16:21:24 INFO  : Registering command handlers for SDK TCF services
16:21:24 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
16:21:27 INFO  : XSCT server has started successfully.
16:21:30 INFO  : Successfully done setting XSCT server connection channel  
16:21:30 INFO  : Successfully done setting SDK workspace  
16:21:30 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
23:31:50 INFO  : Registering command handlers for SDK TCF services
23:31:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
23:31:54 INFO  : XSCT server has started successfully.
23:31:54 INFO  : Successfully done setting XSCT server connection channel  
23:31:57 INFO  : Successfully done setting SDK workspace  
23:31:57 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
23:31:57 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
14:41:15 INFO  : Registering command handlers for SDK TCF services
14:41:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
14:41:20 INFO  : XSCT server has started successfully.
14:41:23 INFO  : Successfully done setting XSCT server connection channel  
14:41:23 INFO  : Successfully done setting SDK workspace  
14:41:23 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
14:41:23 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
15:06:05 INFO  : Registering command handlers for SDK TCF services
15:06:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
15:06:08 INFO  : XSCT server has started successfully.
15:06:08 INFO  : Successfully done setting XSCT server connection channel  
15:06:08 INFO  : Successfully done setting SDK workspace  
15:06:08 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
15:06:08 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
15:06:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1702105528278,  Project:1701937160259
15:06:10 INFO  : The hardware specification for project 'uart_test1_wrapper_hw_platform_0' is different from C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
15:06:10 INFO  : Copied contents of C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf into \uart_test1_wrapper_hw_platform_0\system.hdf.
15:06:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:06:15 INFO  : 
15:06:16 INFO  : Updating hardware inferred compiler options for helloworld.
15:06:16 INFO  : Clearing existing target manager status.
15:14:19 INFO  : Registering command handlers for SDK TCF services
15:14:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
15:14:22 INFO  : XSCT server has started successfully.
15:14:22 INFO  : Successfully done setting XSCT server connection channel  
15:14:22 INFO  : Successfully done setting SDK workspace  
15:14:22 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
15:14:22 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
16:16:01 INFO  : Example project helloworld_bsp_xuartps_hello_world_example_1 has been created successfully.
17:54:10 INFO  : Example project helloworld_bsp_xuartps_hello_world_example_2 has been created successfully.
17:54:10 INFO  : Example project helloworld_bsp_xuartps_selftest_example_1 has been created successfully.
22:17:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:02 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
22:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:19:17 INFO  : 'fpga -state' command is executed.
22:19:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:19:17 INFO  : 'jtag frequency' command is executed.
22:19:17 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:19:17 INFO  : Context for 'APU' is selected.
22:19:18 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:19:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:19:18 INFO  : Context for 'APU' is selected.
22:19:18 INFO  : 'stop' command is executed.
22:19:18 INFO  : 'ps7_init' command is executed.
22:19:18 INFO  : 'ps7_post_config' command is executed.
22:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:18 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:19:18 INFO  : 'configparams force-mem-access 0' command is executed.
22:19:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:19:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:19:18 INFO  : 'con' command is executed.
22:19:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:19:18 INFO  : Disconnected from the channel tcfchan#1.
22:21:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:21:49 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
22:21:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:21:54 INFO  : 'fpga -state' command is executed.
22:21:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:21:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:21:54 INFO  : 'jtag frequency' command is executed.
22:21:54 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:21:54 INFO  : Context for 'APU' is selected.
22:21:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:21:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:21:54 INFO  : Context for 'APU' is selected.
22:21:54 INFO  : 'stop' command is executed.
22:21:54 INFO  : 'ps7_init' command is executed.
22:21:54 INFO  : 'ps7_post_config' command is executed.
22:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:21:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:21:55 INFO  : 'con' command is executed.
22:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:21:55 INFO  : Disconnected from the channel tcfchan#2.
22:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:22:17 INFO  : 'fpga -state' command is executed.
22:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:22:17 INFO  : 'jtag frequency' command is executed.
22:22:17 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:17 INFO  : Context for 'APU' is selected.
22:22:18 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:22:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:18 INFO  : Context for 'APU' is selected.
22:22:18 INFO  : 'stop' command is executed.
22:22:19 INFO  : 'ps7_init' command is executed.
22:22:19 INFO  : 'ps7_post_config' command is executed.
22:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:19 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:19 INFO  : 'con' command is executed.
22:22:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:22:19 INFO  : Disconnected from the channel tcfchan#3.
22:23:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:23:18 INFO  : 'fpga -state' command is executed.
22:23:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:23:19 INFO  : 'jtag frequency' command is executed.
22:23:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:19 INFO  : Context for 'APU' is selected.
22:23:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:23:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:20 INFO  : Context for 'APU' is selected.
22:23:20 INFO  : 'stop' command is executed.
22:23:21 INFO  : 'ps7_init' command is executed.
22:23:21 INFO  : 'ps7_post_config' command is executed.
22:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:21 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:21 INFO  : 'con' command is executed.
22:23:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:23:21 INFO  : Disconnected from the channel tcfchan#4.
22:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:23:47 INFO  : 'fpga -state' command is executed.
22:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:23:47 INFO  : 'jtag frequency' command is executed.
22:23:47 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:47 INFO  : Context for 'APU' is selected.
22:23:48 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:23:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:48 INFO  : Context for 'APU' is selected.
22:23:48 INFO  : 'stop' command is executed.
22:23:49 INFO  : 'ps7_init' command is executed.
22:23:49 INFO  : 'ps7_post_config' command is executed.
22:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:49 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:49 INFO  : 'con' command is executed.
22:23:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:23:49 INFO  : Disconnected from the channel tcfchan#5.
22:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:28 INFO  : 'fpga -state' command is executed.
22:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:28 INFO  : 'jtag frequency' command is executed.
22:24:28 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:28 INFO  : Context for 'APU' is selected.
22:24:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:24:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:29 INFO  : Context for 'APU' is selected.
22:24:29 INFO  : 'stop' command is executed.
22:24:30 INFO  : 'ps7_init' command is executed.
22:24:30 INFO  : 'ps7_post_config' command is executed.
22:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:30 INFO  : 'con' command is executed.
22:24:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:24:30 INFO  : Disconnected from the channel tcfchan#6.
22:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:28:55 INFO  : 'fpga -state' command is executed.
22:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:28:55 INFO  : 'jtag frequency' command is executed.
22:28:55 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:55 INFO  : Context for 'APU' is selected.
22:28:56 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:28:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:56 INFO  : Context for 'APU' is selected.
22:28:56 INFO  : 'stop' command is executed.
22:28:57 INFO  : 'ps7_init' command is executed.
22:28:57 INFO  : 'ps7_post_config' command is executed.
22:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:57 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:57 INFO  : 'con' command is executed.
22:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:28:57 INFO  : Disconnected from the channel tcfchan#7.
22:30:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:04 INFO  : 'fpga -state' command is executed.
22:30:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:30:04 INFO  : 'jtag frequency' command is executed.
22:30:04 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:04 INFO  : Context for 'APU' is selected.
22:30:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:06 INFO  : Context for 'APU' is selected.
22:30:06 INFO  : 'stop' command is executed.
22:30:06 INFO  : 'ps7_init' command is executed.
22:30:06 INFO  : 'ps7_post_config' command is executed.
22:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:06 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:06 INFO  : 'con' command is executed.
22:30:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:30:06 INFO  : Disconnected from the channel tcfchan#8.
22:32:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:32:26 INFO  : 'fpga -state' command is executed.
22:32:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:32:27 INFO  : 'jtag frequency' command is executed.
22:32:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:27 INFO  : Context for 'APU' is selected.
22:32:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:32:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:28 INFO  : Context for 'APU' is selected.
22:32:28 INFO  : 'stop' command is executed.
22:32:29 INFO  : 'ps7_init' command is executed.
22:32:29 INFO  : 'ps7_post_config' command is executed.
22:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:29 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:29 INFO  : 'con' command is executed.
22:32:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:32:29 INFO  : Disconnected from the channel tcfchan#9.
22:33:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:33:09 INFO  : 'fpga -state' command is executed.
22:33:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:33:10 INFO  : 'jtag frequency' command is executed.
22:33:10 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:10 INFO  : Context for 'APU' is selected.
22:33:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:11 INFO  : Context for 'APU' is selected.
22:33:11 INFO  : 'stop' command is executed.
22:33:12 INFO  : 'ps7_init' command is executed.
22:33:12 INFO  : 'ps7_post_config' command is executed.
22:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:12 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:12 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:12 INFO  : 'con' command is executed.
22:33:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:33:12 INFO  : Disconnected from the channel tcfchan#10.
22:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:34:03 INFO  : 'fpga -state' command is executed.
22:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:34:03 INFO  : 'jtag frequency' command is executed.
22:34:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:03 INFO  : Context for 'APU' is selected.
22:34:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:34:05 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:05 INFO  : Context for 'APU' is selected.
22:34:05 INFO  : 'stop' command is executed.
22:34:05 INFO  : 'ps7_init' command is executed.
22:34:05 INFO  : 'ps7_post_config' command is executed.
22:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:06 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:06 INFO  : 'con' command is executed.
22:34:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:34:06 INFO  : Disconnected from the channel tcfchan#11.
22:35:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:35:17 INFO  : 'fpga -state' command is executed.
22:35:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:35:18 INFO  : 'jtag frequency' command is executed.
22:35:18 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:18 INFO  : Context for 'APU' is selected.
22:35:19 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:35:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:19 INFO  : Context for 'APU' is selected.
22:35:19 INFO  : 'stop' command is executed.
22:35:20 INFO  : 'ps7_init' command is executed.
22:35:20 INFO  : 'ps7_post_config' command is executed.
22:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:20 INFO  : 'con' command is executed.
22:35:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:35:20 INFO  : Disconnected from the channel tcfchan#12.
22:36:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:55 INFO  : 'fpga -state' command is executed.
22:36:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:36:55 INFO  : 'jtag frequency' command is executed.
22:36:55 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:36:55 INFO  : Context for 'APU' is selected.
22:36:56 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:36:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:56 INFO  : Context for 'APU' is selected.
22:36:56 INFO  : 'stop' command is executed.
22:36:57 INFO  : 'ps7_init' command is executed.
22:36:57 INFO  : 'ps7_post_config' command is executed.
22:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:57 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:57 INFO  : 'con' command is executed.
22:36:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:36:57 INFO  : Disconnected from the channel tcfchan#13.
23:08:20 INFO  : Example project helloworld_bsp_xuartps_intr_example_1 has been created successfully.
23:22:21 INFO  : Example project helloworld_bsp_xuartps_polled_example_1 has been created successfully.
23:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:35 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
23:47:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:47:49 INFO  : 'fpga -state' command is executed.
23:47:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:47:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:47:49 INFO  : 'jtag frequency' command is executed.
23:47:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:47:49 INFO  : Context for 'APU' is selected.
23:47:49 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:47:49 INFO  : 'configparams force-mem-access 1' command is executed.
23:47:49 INFO  : Context for 'APU' is selected.
23:47:49 INFO  : 'stop' command is executed.
23:47:50 INFO  : 'ps7_init' command is executed.
23:47:50 INFO  : 'ps7_post_config' command is executed.
23:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:50 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:47:50 INFO  : 'configparams force-mem-access 0' command is executed.
23:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:47:50 INFO  : 'con' command is executed.
23:47:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:47:50 INFO  : Disconnected from the channel tcfchan#14.
23:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:48:27 INFO  : 'fpga -state' command is executed.
23:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:48:27 INFO  : 'jtag frequency' command is executed.
23:48:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:48:27 INFO  : Context for 'APU' is selected.
23:48:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:48:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:48:29 INFO  : Context for 'APU' is selected.
23:48:29 INFO  : 'stop' command is executed.
23:48:29 INFO  : 'ps7_init' command is executed.
23:48:29 INFO  : 'ps7_post_config' command is executed.
23:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:48:30 INFO  : 'configparams force-mem-access 0' command is executed.
23:48:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:48:30 INFO  : 'con' command is executed.
23:48:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:48:30 INFO  : Disconnected from the channel tcfchan#15.
23:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:49:09 INFO  : 'fpga -state' command is executed.
23:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:49:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:49:10 INFO  : 'jtag frequency' command is executed.
23:49:10 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:49:10 INFO  : Context for 'APU' is selected.
23:49:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:49:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:49:11 INFO  : Context for 'APU' is selected.
23:49:11 INFO  : 'stop' command is executed.
23:49:11 INFO  : 'ps7_init' command is executed.
23:49:12 INFO  : 'ps7_post_config' command is executed.
23:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:12 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:49:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:49:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:49:12 INFO  : 'con' command is executed.
23:49:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:49:12 INFO  : Disconnected from the channel tcfchan#16.
00:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:10 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
00:26:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:26:19 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
00:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:26:39 INFO  : 'fpga -state' command is executed.
00:26:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:26:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:26:40 INFO  : 'jtag frequency' command is executed.
00:26:40 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:26:40 INFO  : Context for 'APU' is selected.
00:26:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:26:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:26:40 INFO  : Context for 'APU' is selected.
00:26:40 INFO  : 'stop' command is executed.
00:26:40 INFO  : 'ps7_init' command is executed.
00:26:40 INFO  : 'ps7_post_config' command is executed.
00:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:26:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:26:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:26:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:26:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:26:41 INFO  : 'con' command is executed.
00:26:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:26:41 INFO  : Disconnected from the channel tcfchan#17.
00:27:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:27:20 INFO  : 'fpga -state' command is executed.
00:27:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:27:20 INFO  : 'jtag frequency' command is executed.
00:27:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:20 INFO  : Context for 'APU' is selected.
00:27:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:27:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:22 INFO  : Context for 'APU' is selected.
00:27:22 INFO  : 'stop' command is executed.
00:27:22 INFO  : 'ps7_init' command is executed.
00:27:22 INFO  : 'ps7_post_config' command is executed.
00:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:22 INFO  : 'con' command is executed.
00:27:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:27:22 INFO  : Disconnected from the channel tcfchan#18.
00:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:27:48 INFO  : 'fpga -state' command is executed.
00:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:27:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:27:48 INFO  : 'jtag frequency' command is executed.
00:27:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:27:48 INFO  : Context for 'APU' is selected.
00:27:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:27:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:27:50 INFO  : Context for 'APU' is selected.
00:27:50 INFO  : 'stop' command is executed.
00:27:50 INFO  : 'ps7_init' command is executed.
00:27:50 INFO  : 'ps7_post_config' command is executed.
00:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:27:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:27:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:27:51 INFO  : 'con' command is executed.
00:27:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:27:51 INFO  : Disconnected from the channel tcfchan#19.
00:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:28:59 INFO  : 'fpga -state' command is executed.
00:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:28:59 INFO  : 'jtag frequency' command is executed.
00:28:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:28:59 INFO  : Context for 'APU' is selected.
00:29:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:29:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:01 INFO  : Context for 'APU' is selected.
00:29:01 INFO  : 'stop' command is executed.
00:29:02 INFO  : 'ps7_init' command is executed.
00:29:02 INFO  : 'ps7_post_config' command is executed.
00:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:02 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:02 INFO  : 'con' command is executed.
00:29:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:29:02 INFO  : Disconnected from the channel tcfchan#20.
00:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:29:24 INFO  : 'fpga -state' command is executed.
00:29:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:29:24 INFO  : 'jtag frequency' command is executed.
00:29:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:29:24 INFO  : Context for 'APU' is selected.
00:29:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
00:29:26 INFO  : Context for 'APU' is selected.
00:29:26 INFO  : 'stop' command is executed.
00:29:26 INFO  : 'ps7_init' command is executed.
00:29:26 INFO  : 'ps7_post_config' command is executed.
00:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:27 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:29:27 INFO  : 'configparams force-mem-access 0' command is executed.
00:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:29:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:29:27 INFO  : 'con' command is executed.
00:29:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:29:27 INFO  : Disconnected from the channel tcfchan#21.
00:31:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:11 INFO  : 'fpga -state' command is executed.
00:31:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:11 INFO  : 'jtag frequency' command is executed.
00:31:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:11 INFO  : Context for 'APU' is selected.
00:31:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:31:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:13 INFO  : Context for 'APU' is selected.
00:31:13 INFO  : 'stop' command is executed.
00:31:14 INFO  : 'ps7_init' command is executed.
00:31:14 INFO  : 'ps7_post_config' command is executed.
00:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:14 INFO  : 'con' command is executed.
00:31:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:14 INFO  : Disconnected from the channel tcfchan#22.
00:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:20 INFO  : 'fpga -state' command is executed.
00:31:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:21 INFO  : 'jtag frequency' command is executed.
00:31:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:21 INFO  : Context for 'APU' is selected.
00:31:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:23 INFO  : Context for 'APU' is selected.
00:31:23 INFO  : 'stop' command is executed.
00:31:23 INFO  : 'ps7_init' command is executed.
00:31:23 INFO  : 'ps7_post_config' command is executed.
00:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:24 INFO  : 'con' command is executed.
00:31:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:24 INFO  : Disconnected from the channel tcfchan#23.
00:31:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:31:42 INFO  : 'fpga -state' command is executed.
00:31:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:31:42 INFO  : 'jtag frequency' command is executed.
00:31:42 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:31:42 INFO  : Context for 'APU' is selected.
00:31:44 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:31:44 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:44 INFO  : Context for 'APU' is selected.
00:31:44 INFO  : 'stop' command is executed.
00:31:44 INFO  : 'ps7_init' command is executed.
00:31:44 INFO  : 'ps7_post_config' command is executed.
00:31:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:45 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:45 INFO  : 'con' command is executed.
00:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:31:45 INFO  : Disconnected from the channel tcfchan#24.
00:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:32:06 INFO  : 'fpga -state' command is executed.
00:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:32:07 INFO  : 'jtag frequency' command is executed.
00:32:07 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:32:07 INFO  : Context for 'APU' is selected.
00:32:08 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:32:08 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:09 INFO  : Context for 'APU' is selected.
00:32:09 INFO  : 'stop' command is executed.
00:32:09 INFO  : 'ps7_init' command is executed.
00:32:09 INFO  : 'ps7_post_config' command is executed.
00:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:09 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:09 INFO  : 'con' command is executed.
00:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:32:09 INFO  : Disconnected from the channel tcfchan#25.
00:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:18 INFO  : 'fpga -state' command is executed.
00:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:18 INFO  : 'jtag frequency' command is executed.
00:33:18 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:18 INFO  : Context for 'APU' is selected.
00:33:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:33:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:20 INFO  : Context for 'APU' is selected.
00:33:20 INFO  : 'stop' command is executed.
00:33:20 INFO  : 'ps7_init' command is executed.
00:33:20 INFO  : 'ps7_post_config' command is executed.
00:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:20 INFO  : 'con' command is executed.
00:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:21 INFO  : Disconnected from the channel tcfchan#26.
00:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:39 INFO  : 'fpga -state' command is executed.
00:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:39 INFO  : 'jtag frequency' command is executed.
00:33:39 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:39 INFO  : Context for 'APU' is selected.
00:33:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:33:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:41 INFO  : Context for 'APU' is selected.
00:33:41 INFO  : 'stop' command is executed.
00:33:41 INFO  : 'ps7_init' command is executed.
00:33:41 INFO  : 'ps7_post_config' command is executed.
00:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:41 INFO  : 'con' command is executed.
00:33:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:41 INFO  : Disconnected from the channel tcfchan#27.
00:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:50 INFO  : 'fpga -state' command is executed.
00:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:33:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:33:50 INFO  : 'jtag frequency' command is executed.
00:33:50 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:33:50 INFO  : Context for 'APU' is selected.
00:33:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:52 INFO  : Context for 'APU' is selected.
00:33:52 INFO  : 'stop' command is executed.
00:33:52 INFO  : 'ps7_init' command is executed.
00:33:52 INFO  : 'ps7_post_config' command is executed.
00:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:53 INFO  : 'con' command is executed.
00:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:33:53 INFO  : Disconnected from the channel tcfchan#28.
00:34:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:34:33 INFO  : 'fpga -state' command is executed.
00:34:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:34:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:34:34 INFO  : 'jtag frequency' command is executed.
00:34:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:34:34 INFO  : Context for 'APU' is selected.
00:34:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:34:35 INFO  : 'configparams force-mem-access 1' command is executed.
00:34:35 INFO  : Context for 'APU' is selected.
00:34:35 INFO  : 'stop' command is executed.
00:34:36 INFO  : 'ps7_init' command is executed.
00:34:36 INFO  : 'ps7_post_config' command is executed.
00:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:34:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:34:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:34:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:34:36 INFO  : 'con' command is executed.
00:34:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:34:36 INFO  : Disconnected from the channel tcfchan#29.
00:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:42:38 INFO  : 'fpga -state' command is executed.
00:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:42:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:42:38 INFO  : 'jtag frequency' command is executed.
00:42:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:42:38 INFO  : Context for 'APU' is selected.
00:42:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:42:40 INFO  : 'configparams force-mem-access 1' command is executed.
00:42:40 INFO  : Context for 'APU' is selected.
00:42:40 INFO  : 'stop' command is executed.
00:42:40 INFO  : 'ps7_init' command is executed.
00:42:40 INFO  : 'ps7_post_config' command is executed.
00:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:42:41 INFO  : 'configparams force-mem-access 0' command is executed.
00:42:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:42:41 INFO  : 'con' command is executed.
00:42:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:42:41 INFO  : Disconnected from the channel tcfchan#30.
00:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:43:12 INFO  : 'fpga -state' command is executed.
00:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:43:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:43:12 INFO  : 'jtag frequency' command is executed.
00:43:12 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:43:12 INFO  : Context for 'APU' is selected.
00:43:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:43:14 INFO  : 'configparams force-mem-access 1' command is executed.
00:43:14 INFO  : Context for 'APU' is selected.
00:43:14 INFO  : 'stop' command is executed.
00:43:14 INFO  : 'ps7_init' command is executed.
00:43:14 INFO  : 'ps7_post_config' command is executed.
00:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:43:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:43:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:43:15 INFO  : 'con' command is executed.
00:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:43:15 INFO  : Disconnected from the channel tcfchan#31.
00:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:51:56 INFO  : 'fpga -state' command is executed.
00:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:51:56 INFO  : 'jtag frequency' command is executed.
00:51:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:51:56 INFO  : Context for 'APU' is selected.
00:51:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:58 INFO  : Context for 'APU' is selected.
00:51:58 INFO  : 'stop' command is executed.
00:51:58 INFO  : 'ps7_init' command is executed.
00:51:58 INFO  : 'ps7_post_config' command is executed.
00:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:58 INFO  : 'con' command is executed.
00:51:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:51:59 INFO  : Disconnected from the channel tcfchan#32.
00:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:52:55 INFO  : 'fpga -state' command is executed.
00:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:52:56 INFO  : 'jtag frequency' command is executed.
00:52:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:52:56 INFO  : Context for 'APU' is selected.
00:52:57 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:52:57 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:57 INFO  : Context for 'APU' is selected.
00:52:58 INFO  : 'stop' command is executed.
00:52:58 INFO  : 'ps7_init' command is executed.
00:52:58 INFO  : 'ps7_post_config' command is executed.
00:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:58 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:58 INFO  : 'con' command is executed.
00:52:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:52:58 INFO  : Disconnected from the channel tcfchan#33.
00:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:53:21 INFO  : 'fpga -state' command is executed.
00:53:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:53:21 INFO  : 'jtag frequency' command is executed.
00:53:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:21 INFO  : Context for 'APU' is selected.
00:53:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:23 INFO  : Context for 'APU' is selected.
00:53:23 INFO  : 'stop' command is executed.
00:53:23 INFO  : 'ps7_init' command is executed.
00:53:23 INFO  : 'ps7_post_config' command is executed.
00:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:24 INFO  : 'con' command is executed.
00:53:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:53:24 INFO  : Disconnected from the channel tcfchan#34.
00:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:53:49 INFO  : 'fpga -state' command is executed.
00:53:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:53:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:53:49 INFO  : 'jtag frequency' command is executed.
00:53:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:53:49 INFO  : Context for 'APU' is selected.
00:53:51 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:53:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:53:51 INFO  : Context for 'APU' is selected.
00:53:51 INFO  : 'stop' command is executed.
00:53:51 INFO  : 'ps7_init' command is executed.
00:53:51 INFO  : 'ps7_post_config' command is executed.
00:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:53:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:52 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:53:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:53:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:53:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:53:52 INFO  : 'con' command is executed.
00:53:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:53:52 INFO  : Disconnected from the channel tcfchan#35.
00:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:54:13 INFO  : 'fpga -state' command is executed.
00:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:54:13 INFO  : 'jtag frequency' command is executed.
00:54:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:54:13 INFO  : Context for 'APU' is selected.
00:54:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:54:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:15 INFO  : Context for 'APU' is selected.
00:54:16 INFO  : 'stop' command is executed.
00:54:16 INFO  : 'ps7_init' command is executed.
00:54:16 INFO  : 'ps7_post_config' command is executed.
00:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:16 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:16 INFO  : 'con' command is executed.
00:54:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:54:16 INFO  : Disconnected from the channel tcfchan#36.
00:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:55:08 INFO  : 'fpga -state' command is executed.
00:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:55:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:55:08 INFO  : 'jtag frequency' command is executed.
00:55:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:55:08 INFO  : Context for 'APU' is selected.
00:55:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
00:55:10 INFO  : Context for 'APU' is selected.
00:55:10 INFO  : 'stop' command is executed.
00:55:11 INFO  : 'ps7_init' command is executed.
00:55:11 INFO  : 'ps7_post_config' command is executed.
00:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:55:11 INFO  : 'con' command is executed.
00:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:55:11 INFO  : Disconnected from the channel tcfchan#37.
00:56:57 INFO  : Registering command handlers for SDK TCF services
00:56:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
00:57:01 INFO  : XSCT server has started successfully.
00:57:01 INFO  : Successfully done setting XSCT server connection channel  
00:57:03 INFO  : Successfully done setting SDK workspace  
00:57:03 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
00:57:03 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
00:57:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:57:49 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
00:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:57:59 INFO  : 'fpga -state' command is executed.
00:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:57:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:57:59 INFO  : 'jtag frequency' command is executed.
00:57:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:57:59 INFO  : Context for 'APU' is selected.
00:57:59 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:57:59 INFO  : 'configparams force-mem-access 1' command is executed.
00:57:59 INFO  : Context for 'APU' is selected.
00:57:59 INFO  : 'stop' command is executed.
00:57:59 INFO  : 'ps7_init' command is executed.
00:57:59 INFO  : 'ps7_post_config' command is executed.
00:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:57:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:00 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:00 INFO  : 'con' command is executed.
00:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:58:00 INFO  : Disconnected from the channel tcfchan#1.
00:58:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:58:13 INFO  : 'fpga -state' command is executed.
00:58:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:58:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:58:13 INFO  : 'jtag frequency' command is executed.
00:58:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:58:13 INFO  : Context for 'APU' is selected.
00:58:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:58:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:58:15 INFO  : Context for 'APU' is selected.
00:58:15 INFO  : 'stop' command is executed.
00:58:15 INFO  : 'ps7_init' command is executed.
00:58:15 INFO  : 'ps7_post_config' command is executed.
00:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:58:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:16 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:58:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:58:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:58:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:58:16 INFO  : 'con' command is executed.
00:58:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:58:16 INFO  : Disconnected from the channel tcfchan#2.
13:22:14 INFO  : Registering command handlers for SDK TCF services
13:22:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
13:22:19 INFO  : XSCT server has started successfully.
13:22:19 INFO  : Successfully done setting XSCT server connection channel  
13:22:23 INFO  : Successfully done setting SDK workspace  
13:22:23 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
13:22:23 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
14:34:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:34 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
14:35:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:35:45 INFO  : 'fpga -state' command is executed.
14:35:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:35:45 INFO  : 'jtag frequency' command is executed.
14:35:45 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:35:45 INFO  : Context for 'APU' is selected.
14:35:45 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:35:45 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:45 INFO  : Context for 'APU' is selected.
14:35:45 INFO  : 'stop' command is executed.
14:35:45 INFO  : 'ps7_init' command is executed.
14:35:45 INFO  : 'ps7_post_config' command is executed.
14:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:46 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:46 INFO  : 'con' command is executed.
14:35:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:35:46 INFO  : Disconnected from the channel tcfchan#1.
14:37:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:34 INFO  : 'fpga -state' command is executed.
14:37:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:34 INFO  : 'jtag frequency' command is executed.
14:37:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:34 INFO  : Context for 'APU' is selected.
14:37:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:36 INFO  : Context for 'APU' is selected.
14:37:36 INFO  : 'stop' command is executed.
14:37:36 INFO  : 'ps7_init' command is executed.
14:37:36 INFO  : 'ps7_post_config' command is executed.
14:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:37 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:37 INFO  : 'con' command is executed.
14:37:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:37:37 INFO  : Disconnected from the channel tcfchan#2.
14:38:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:15 INFO  : 'fpga -state' command is executed.
14:38:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:15 INFO  : 'jtag frequency' command is executed.
14:38:15 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:15 INFO  : Context for 'APU' is selected.
14:38:17 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:38:17 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:17 INFO  : Context for 'APU' is selected.
14:38:17 INFO  : 'stop' command is executed.
14:38:17 INFO  : 'ps7_init' command is executed.
14:38:17 INFO  : 'ps7_post_config' command is executed.
14:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:18 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:18 INFO  : 'con' command is executed.
14:38:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:38:18 INFO  : Disconnected from the channel tcfchan#3.
14:39:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:39:51 INFO  : 'fpga -state' command is executed.
14:39:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:39:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:39:51 INFO  : 'jtag frequency' command is executed.
14:39:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:39:51 INFO  : Context for 'APU' is selected.
14:39:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:39:53 INFO  : 'configparams force-mem-access 1' command is executed.
14:39:53 INFO  : Context for 'APU' is selected.
14:39:53 INFO  : 'stop' command is executed.
14:39:54 INFO  : 'ps7_init' command is executed.
14:39:54 INFO  : 'ps7_post_config' command is executed.
14:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:54 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:39:54 INFO  : 'configparams force-mem-access 0' command is executed.
14:39:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:39:54 INFO  : 'con' command is executed.
14:39:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:39:54 INFO  : Disconnected from the channel tcfchan#4.
14:42:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:42:20 INFO  : 'fpga -state' command is executed.
14:42:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:42:21 INFO  : 'jtag frequency' command is executed.
14:42:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:21 INFO  : Context for 'APU' is selected.
14:42:22 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:42:22 INFO  : Context for 'APU' is selected.
14:42:22 INFO  : 'stop' command is executed.
14:42:22 INFO  : 'ps7_init' command is executed.
14:42:22 INFO  : 'ps7_post_config' command is executed.
14:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:23 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:23 INFO  : 'con' command is executed.
14:42:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:42:23 INFO  : Disconnected from the channel tcfchan#5.
14:43:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:43:14 INFO  : 'fpga -state' command is executed.
14:43:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:14 INFO  : 'jtag frequency' command is executed.
14:43:14 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:14 INFO  : Context for 'APU' is selected.
14:43:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:43:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:16 INFO  : Context for 'APU' is selected.
14:43:16 INFO  : 'stop' command is executed.
14:43:17 INFO  : 'ps7_init' command is executed.
14:43:17 INFO  : 'ps7_post_config' command is executed.
14:43:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:17 INFO  : 'con' command is executed.
14:43:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:43:17 INFO  : Disconnected from the channel tcfchan#6.
14:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:43:52 INFO  : 'fpga -state' command is executed.
14:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:43:53 INFO  : 'jtag frequency' command is executed.
14:43:53 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:53 INFO  : Context for 'APU' is selected.
14:43:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:43:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:54 INFO  : Context for 'APU' is selected.
14:43:54 INFO  : 'stop' command is executed.
14:43:55 INFO  : 'ps7_init' command is executed.
14:43:55 INFO  : 'ps7_post_config' command is executed.
14:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:43:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:43:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:43:55 INFO  : 'con' command is executed.
14:43:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:43:55 INFO  : Disconnected from the channel tcfchan#7.
14:44:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:44:31 INFO  : 'fpga -state' command is executed.
14:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:44:31 INFO  : 'jtag frequency' command is executed.
14:44:31 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:44:31 INFO  : Context for 'APU' is selected.
14:44:33 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:44:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:44:33 INFO  : Context for 'APU' is selected.
14:44:33 INFO  : 'stop' command is executed.
14:44:34 INFO  : 'ps7_init' command is executed.
14:44:34 INFO  : 'ps7_post_config' command is executed.
14:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:34 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:34 INFO  : 'con' command is executed.
14:44:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:44:34 INFO  : Disconnected from the channel tcfchan#8.
14:45:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:45:19 INFO  : 'fpga -state' command is executed.
14:45:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:45:19 INFO  : 'jtag frequency' command is executed.
14:45:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:19 INFO  : Context for 'APU' is selected.
14:45:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:45:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:45:21 INFO  : Context for 'APU' is selected.
14:45:21 INFO  : 'stop' command is executed.
14:45:21 INFO  : 'ps7_init' command is executed.
14:45:21 INFO  : 'ps7_post_config' command is executed.
14:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:21 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:21 INFO  : 'configparams force-mem-access 0' command is executed.
14:45:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:22 INFO  : 'con' command is executed.
14:45:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:45:22 INFO  : Disconnected from the channel tcfchan#9.
14:46:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:46:57 INFO  : 'fpga -state' command is executed.
14:46:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:46:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:46:58 INFO  : 'jtag frequency' command is executed.
14:46:58 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:46:58 INFO  : Context for 'APU' is selected.
14:47:00 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:47:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:00 INFO  : Context for 'APU' is selected.
14:47:00 INFO  : 'stop' command is executed.
14:47:00 INFO  : 'ps7_init' command is executed.
14:47:00 INFO  : 'ps7_post_config' command is executed.
14:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:00 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:00 INFO  : 'con' command is executed.
14:47:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:47:01 INFO  : Disconnected from the channel tcfchan#10.
14:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:47:08 INFO  : 'fpga -state' command is executed.
14:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:08 INFO  : 'jtag frequency' command is executed.
14:47:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:08 INFO  : Context for 'APU' is selected.
14:47:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:47:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:10 INFO  : Context for 'APU' is selected.
14:47:10 INFO  : 'stop' command is executed.
14:47:10 INFO  : 'ps7_init' command is executed.
14:47:10 INFO  : 'ps7_post_config' command is executed.
14:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:47:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:47:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:47:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:47:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:47:11 INFO  : 'con' command is executed.
14:47:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:47:11 INFO  : Disconnected from the channel tcfchan#11.
14:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:47:57 INFO  : 'fpga -state' command is executed.
14:47:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:47:57 INFO  : 'jtag frequency' command is executed.
14:47:57 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:47:58 INFO  : Context for 'APU' is selected.
14:47:59 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:47:59 INFO  : 'configparams force-mem-access 1' command is executed.
14:47:59 INFO  : Context for 'APU' is selected.
14:47:59 INFO  : 'stop' command is executed.
14:48:00 INFO  : 'ps7_init' command is executed.
14:48:00 INFO  : 'ps7_post_config' command is executed.
14:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:00 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:48:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:48:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:00 INFO  : 'con' command is executed.
14:48:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:48:00 INFO  : Disconnected from the channel tcfchan#12.
14:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:50:48 INFO  : 'fpga -state' command is executed.
14:50:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:48 INFO  : 'jtag frequency' command is executed.
14:50:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:48 INFO  : Context for 'APU' is selected.
14:50:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:50:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:50 INFO  : Context for 'APU' is selected.
14:50:50 INFO  : 'stop' command is executed.
14:50:51 INFO  : 'ps7_init' command is executed.
14:50:51 INFO  : 'ps7_post_config' command is executed.
14:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:51 INFO  : 'con' command is executed.
14:50:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:50:51 INFO  : Disconnected from the channel tcfchan#13.
14:58:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:58:27 INFO  : 'fpga -state' command is executed.
14:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:58:28 INFO  : 'jtag frequency' command is executed.
14:58:28 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:28 INFO  : Context for 'APU' is selected.
14:58:30 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:30 INFO  : Context for 'APU' is selected.
14:58:30 INFO  : 'stop' command is executed.
14:58:30 INFO  : 'ps7_init' command is executed.
14:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:58:30 ERROR : Context does not support memory read. Unsupported command
14:58:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
----------------End of Script----------------

14:58:30 INFO  : 'fpga -state' command is executed.
14:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:58:30 INFO  : 'jtag frequency' command is executed.
14:58:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:58:30 INFO  : Context for 'APU' is selected.
14:58:30 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:30 INFO  : Context for 'APU' is selected.
14:58:30 INFO  : 'stop' command is executed.
14:58:31 INFO  : 'ps7_init' command is executed.
14:58:31 INFO  : 'ps7_post_config' command is executed.
14:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:31 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:31 INFO  : 'con' command is executed.
14:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:58:31 INFO  : Disconnected from the channel tcfchan#14.
14:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:58:58 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
14:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:59:04 INFO  : 'fpga -state' command is executed.
14:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:59:04 INFO  : 'jtag frequency' command is executed.
14:59:04 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:04 INFO  : Context for 'APU' is selected.
14:59:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:59:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:04 INFO  : Context for 'APU' is selected.
14:59:04 INFO  : 'stop' command is executed.
14:59:05 INFO  : 'ps7_init' command is executed.
14:59:05 INFO  : 'ps7_post_config' command is executed.
14:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:05 INFO  : 'con' command is executed.
14:59:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:59:05 INFO  : Disconnected from the channel tcfchan#15.
14:59:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:59:33 INFO  : 'fpga -state' command is executed.
14:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:59:33 INFO  : 'jtag frequency' command is executed.
14:59:33 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:33 INFO  : Context for 'APU' is selected.
14:59:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:59:35 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:35 INFO  : Context for 'APU' is selected.
14:59:35 INFO  : 'stop' command is executed.
14:59:35 INFO  : 'ps7_init' command is executed.
14:59:35 INFO  : 'ps7_post_config' command is executed.
14:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:36 INFO  : 'con' command is executed.
14:59:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:59:36 INFO  : Disconnected from the channel tcfchan#16.
15:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:01:09 INFO  : 'fpga -state' command is executed.
15:01:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:01:09 INFO  : 'jtag frequency' command is executed.
15:01:09 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:09 INFO  : Context for 'APU' is selected.
15:01:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:01:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:11 INFO  : Context for 'APU' is selected.
15:01:11 INFO  : 'stop' command is executed.
15:01:11 INFO  : 'ps7_init' command is executed.
15:01:11 INFO  : 'ps7_post_config' command is executed.
15:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:11 INFO  : 'con' command is executed.
15:01:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:01:11 INFO  : Disconnected from the channel tcfchan#17.
15:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:36 INFO  : 'fpga -state' command is executed.
15:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:36 INFO  : 'jtag frequency' command is executed.
15:03:36 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:36 INFO  : Context for 'APU' is selected.
15:03:38 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:03:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:38 INFO  : Context for 'APU' is selected.
15:03:38 INFO  : 'stop' command is executed.
15:03:39 INFO  : 'ps7_init' command is executed.
15:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:39 ERROR : Context does not support memory read. Unsupported command
15:03:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
----------------End of Script----------------

15:03:39 INFO  : 'fpga -state' command is executed.
15:03:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:39 INFO  : 'jtag frequency' command is executed.
15:03:39 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:39 INFO  : Context for 'APU' is selected.
15:03:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:03:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:39 INFO  : Context for 'APU' is selected.
15:03:39 INFO  : 'stop' command is executed.
15:03:39 INFO  : 'ps7_init' command is executed.
15:03:39 INFO  : 'ps7_post_config' command is executed.
15:03:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:40 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:40 INFO  : 'con' command is executed.
15:03:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:40 INFO  : Disconnected from the channel tcfchan#18.
15:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:48 INFO  : 'fpga -state' command is executed.
15:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:49 INFO  : 'jtag frequency' command is executed.
15:03:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:49 INFO  : Context for 'APU' is selected.
15:03:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:03:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:50 INFO  : Context for 'APU' is selected.
15:03:50 INFO  : 'stop' command is executed.
15:03:51 INFO  : 'ps7_init' command is executed.
15:03:51 INFO  : 'ps7_post_config' command is executed.
15:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:51 INFO  : 'con' command is executed.
15:03:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:51 INFO  : Disconnected from the channel tcfchan#19.
15:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:07 INFO  : 'fpga -state' command is executed.
15:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:07 INFO  : 'jtag frequency' command is executed.
15:44:07 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:07 INFO  : Context for 'APU' is selected.
15:44:09 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:44:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:09 INFO  : Context for 'APU' is selected.
15:44:09 INFO  : 'stop' command is executed.
15:44:10 INFO  : 'ps7_init' command is executed.
15:44:10 INFO  : 'ps7_post_config' command is executed.
15:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:10 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:10 INFO  : 'con' command is executed.
15:44:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:44:10 INFO  : Disconnected from the channel tcfchan#20.
15:47:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:01 INFO  : 'fpga -state' command is executed.
15:47:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:01 INFO  : 'jtag frequency' command is executed.
15:47:01 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:01 INFO  : Context for 'APU' is selected.
15:47:03 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:03 INFO  : Context for 'APU' is selected.
15:47:03 INFO  : 'stop' command is executed.
15:47:03 INFO  : 'ps7_init' command is executed.
15:47:03 INFO  : 'ps7_post_config' command is executed.
15:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:04 INFO  : 'con' command is executed.
15:47:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:47:04 INFO  : Disconnected from the channel tcfchan#21.
15:47:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:47:57 INFO  : 'fpga -state' command is executed.
15:47:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:47:57 INFO  : 'jtag frequency' command is executed.
15:47:57 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:47:57 INFO  : Context for 'APU' is selected.
15:47:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:47:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:47:58 INFO  : Context for 'APU' is selected.
15:47:58 INFO  : 'stop' command is executed.
15:47:59 INFO  : 'ps7_init' command is executed.
15:47:59 INFO  : 'ps7_post_config' command is executed.
15:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:59 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:47:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:47:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:47:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:47:59 INFO  : 'con' command is executed.
15:47:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:47:59 INFO  : Disconnected from the channel tcfchan#22.
15:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:20 INFO  : 'fpga -state' command is executed.
15:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:20 INFO  : 'jtag frequency' command is executed.
15:53:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:20 INFO  : Context for 'APU' is selected.
15:53:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:53:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:21 INFO  : Context for 'APU' is selected.
15:53:21 INFO  : 'stop' command is executed.
15:53:22 INFO  : 'ps7_init' command is executed.
15:53:22 INFO  : 'ps7_post_config' command is executed.
15:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:22 INFO  : 'con' command is executed.
15:53:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:22 INFO  : Disconnected from the channel tcfchan#23.
15:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:55 INFO  : 'fpga -state' command is executed.
15:55:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:55 INFO  : 'jtag frequency' command is executed.
15:55:55 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:55 INFO  : Context for 'APU' is selected.
15:55:57 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:57 INFO  : Context for 'APU' is selected.
15:55:57 INFO  : 'stop' command is executed.
15:55:57 INFO  : 'ps7_init' command is executed.
15:55:57 INFO  : 'ps7_post_config' command is executed.
15:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:58 INFO  : 'con' command is executed.
15:55:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:55:58 INFO  : Disconnected from the channel tcfchan#24.
15:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:56:29 INFO  : 'fpga -state' command is executed.
15:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:56:29 INFO  : 'jtag frequency' command is executed.
15:56:29 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:29 INFO  : Context for 'APU' is selected.
15:56:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:56:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:31 INFO  : Context for 'APU' is selected.
15:56:31 INFO  : 'stop' command is executed.
15:56:32 INFO  : 'ps7_init' command is executed.
15:56:32 INFO  : 'ps7_post_config' command is executed.
15:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:32 INFO  : 'con' command is executed.
15:56:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:56:32 INFO  : Disconnected from the channel tcfchan#25.
16:09:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:09:02 INFO  : 'fpga -state' command is executed.
16:09:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:02 INFO  : 'jtag frequency' command is executed.
16:09:02 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:02 INFO  : Context for 'APU' is selected.
16:09:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:09:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:04 INFO  : Context for 'APU' is selected.
16:09:04 INFO  : 'stop' command is executed.
16:09:04 INFO  : 'ps7_init' command is executed.
16:09:04 INFO  : 'ps7_post_config' command is executed.
16:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:05 INFO  : 'con' command is executed.
16:09:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:05 INFO  : Disconnected from the channel tcfchan#26.
16:10:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:10:50 INFO  : 'fpga -state' command is executed.
16:10:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:10:50 INFO  : 'jtag frequency' command is executed.
16:10:50 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:10:50 INFO  : Context for 'APU' is selected.
16:10:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:10:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:52 INFO  : Context for 'APU' is selected.
16:10:52 INFO  : 'stop' command is executed.
16:10:52 INFO  : 'ps7_init' command is executed.
16:10:52 INFO  : 'ps7_post_config' command is executed.
16:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:10:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:10:53 INFO  : 'con' command is executed.
16:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:10:53 INFO  : Disconnected from the channel tcfchan#27.
16:12:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:12:55 INFO  : 'fpga -state' command is executed.
16:12:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:12:56 INFO  : 'jtag frequency' command is executed.
16:12:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:56 INFO  : Context for 'APU' is selected.
16:12:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:12:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:58 INFO  : Context for 'APU' is selected.
16:12:58 INFO  : 'stop' command is executed.
16:12:58 INFO  : 'ps7_init' command is executed.
16:12:58 INFO  : 'ps7_post_config' command is executed.
16:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:12:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:12:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:12:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:58 INFO  : 'con' command is executed.
16:12:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:12:58 INFO  : Disconnected from the channel tcfchan#28.
16:14:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:14:30 INFO  : 'fpga -state' command is executed.
16:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:14:30 INFO  : 'jtag frequency' command is executed.
16:14:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:30 INFO  : Context for 'APU' is selected.
16:14:32 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:14:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:32 INFO  : Context for 'APU' is selected.
16:14:32 INFO  : 'stop' command is executed.
16:14:33 INFO  : 'ps7_init' command is executed.
16:14:33 INFO  : 'ps7_post_config' command is executed.
16:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:33 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:33 INFO  : 'con' command is executed.
16:14:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:14:33 INFO  : Disconnected from the channel tcfchan#29.
16:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:15:14 INFO  : 'fpga -state' command is executed.
16:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:15:14 INFO  : 'jtag frequency' command is executed.
16:15:14 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:14 INFO  : Context for 'APU' is selected.
16:15:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:15:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:16 INFO  : Context for 'APU' is selected.
16:15:16 INFO  : 'stop' command is executed.
16:15:16 INFO  : 'ps7_init' command is executed.
16:15:16 INFO  : 'ps7_post_config' command is executed.
16:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:16 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:16 INFO  : 'con' command is executed.
16:15:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:15:16 INFO  : Disconnected from the channel tcfchan#30.
16:15:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:15:39 INFO  : 'fpga -state' command is executed.
16:15:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:15:40 INFO  : 'jtag frequency' command is executed.
16:15:40 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:15:40 INFO  : Context for 'APU' is selected.
16:15:41 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:15:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:41 INFO  : Context for 'APU' is selected.
16:15:41 INFO  : 'stop' command is executed.
16:15:42 INFO  : 'ps7_init' command is executed.
16:15:42 INFO  : 'ps7_post_config' command is executed.
16:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:42 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:42 INFO  : 'con' command is executed.
16:15:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:15:42 INFO  : Disconnected from the channel tcfchan#31.
16:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:16:16 INFO  : 'fpga -state' command is executed.
16:16:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:16:16 INFO  : 'jtag frequency' command is executed.
16:16:16 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:16 INFO  : Context for 'APU' is selected.
16:16:18 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:16:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:18 INFO  : Context for 'APU' is selected.
16:16:18 INFO  : 'stop' command is executed.
16:16:18 INFO  : 'ps7_init' command is executed.
16:16:18 INFO  : 'ps7_post_config' command is executed.
16:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:18 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:18 INFO  : 'con' command is executed.
16:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:16:18 INFO  : Disconnected from the channel tcfchan#32.
16:35:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:25 INFO  : 'fpga -state' command is executed.
16:35:25 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
16:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:35:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:30 INFO  : 'fpga -state' command is executed.
16:35:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:30 INFO  : 'jtag frequency' command is executed.
16:35:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:30 INFO  : Context for 'APU' is selected.
16:35:32 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:35:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:32 INFO  : Context for 'APU' is selected.
16:35:32 INFO  : 'stop' command is executed.
16:35:32 INFO  : 'ps7_init' command is executed.
16:35:32 INFO  : 'ps7_post_config' command is executed.
16:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:33 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:33 INFO  : 'con' command is executed.
16:35:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:35:33 INFO  : Disconnected from the channel tcfchan#33.
16:39:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:39:16 INFO  : 'fpga -state' command is executed.
16:39:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:39:16 INFO  : 'jtag frequency' command is executed.
16:39:16 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:16 INFO  : Context for 'APU' is selected.
16:39:18 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:39:18 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:18 INFO  : Context for 'APU' is selected.
16:39:18 INFO  : 'stop' command is executed.
16:39:19 INFO  : 'ps7_init' command is executed.
16:39:19 INFO  : 'ps7_post_config' command is executed.
16:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:19 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:19 INFO  : 'con' command is executed.
16:39:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:39:19 INFO  : Disconnected from the channel tcfchan#34.
16:43:00 INFO  : Registering command handlers for SDK TCF services
16:43:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
16:43:03 INFO  : XSCT server has started successfully.
16:43:03 INFO  : Successfully done setting XSCT server connection channel  
16:43:03 INFO  : Successfully done setting SDK workspace  
16:43:03 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
16:43:03 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
16:44:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:44:21 INFO  : 'fpga -state' command is executed.
16:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:21 INFO  : 'jtag frequency' command is executed.
16:44:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:21 INFO  : Context for 'APU' is selected.
16:44:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:44:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:21 INFO  : Context for 'APU' is selected.
16:44:21 INFO  : 'stop' command is executed.
16:44:22 INFO  : 'ps7_init' command is executed.
16:44:22 INFO  : 'ps7_post_config' command is executed.
16:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:22 INFO  : 'con' command is executed.
16:44:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:44:22 INFO  : Disconnected from the channel tcfchan#1.
16:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:45:04 INFO  : 'fpga -state' command is executed.
16:45:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:45:04 INFO  : 'jtag frequency' command is executed.
16:45:04 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:04 INFO  : Context for 'APU' is selected.
16:45:06 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:45:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:06 INFO  : Context for 'APU' is selected.
16:45:06 INFO  : 'stop' command is executed.
16:45:06 INFO  : 'ps7_init' command is executed.
16:45:06 INFO  : 'ps7_post_config' command is executed.
16:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:07 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:07 INFO  : 'con' command is executed.
16:45:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:45:07 INFO  : Disconnected from the channel tcfchan#2.
17:11:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:11:03 INFO  : 'fpga -state' command is executed.
17:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:11:04 INFO  : 'jtag frequency' command is executed.
17:11:04 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:04 INFO  : Context for 'APU' is selected.
17:11:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:11:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:05 INFO  : Context for 'APU' is selected.
17:11:06 INFO  : 'stop' command is executed.
17:11:06 INFO  : 'ps7_init' command is executed.
17:11:06 INFO  : 'ps7_post_config' command is executed.
17:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:06 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:06 INFO  : 'con' command is executed.
17:11:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:11:07 INFO  : Disconnected from the channel tcfchan#3.
17:12:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:12:34 INFO  : 'fpga -state' command is executed.
17:12:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:12:34 INFO  : 'jtag frequency' command is executed.
17:12:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:34 INFO  : Context for 'APU' is selected.
17:12:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:12:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:35 INFO  : Context for 'APU' is selected.
17:12:35 INFO  : 'stop' command is executed.
17:12:36 INFO  : 'ps7_init' command is executed.
17:12:36 INFO  : 'ps7_post_config' command is executed.
17:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:36 INFO  : 'con' command is executed.
17:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:12:36 INFO  : Disconnected from the channel tcfchan#4.
17:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:03 INFO  : 'fpga -state' command is executed.
17:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:04 INFO  : 'jtag frequency' command is executed.
17:24:04 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:04 INFO  : Context for 'APU' is selected.
17:24:06 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:24:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:06 INFO  : Context for 'APU' is selected.
17:24:06 INFO  : 'stop' command is executed.
17:24:06 INFO  : 'ps7_init' command is executed.
17:24:06 INFO  : 'ps7_post_config' command is executed.
17:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:06 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:06 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:06 INFO  : 'con' command is executed.
17:24:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:06 INFO  : Disconnected from the channel tcfchan#5.
17:42:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:58 INFO  : 'fpga -state' command is executed.
17:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:59 INFO  : 'jtag frequency' command is executed.
17:42:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:59 INFO  : Context for 'APU' is selected.
17:43:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:43:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:01 INFO  : Context for 'APU' is selected.
17:43:01 INFO  : 'stop' command is executed.
17:43:01 INFO  : 'ps7_init' command is executed.
17:43:01 INFO  : 'ps7_post_config' command is executed.
17:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:01 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:01 INFO  : 'con' command is executed.
17:43:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:43:01 INFO  : Disconnected from the channel tcfchan#6.
17:45:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:45:10 INFO  : 'fpga -state' command is executed.
17:45:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:45:10 INFO  : 'jtag frequency' command is executed.
17:45:10 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:10 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:12 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : 'stop' command is executed.
17:45:13 INFO  : 'ps7_init' command is executed.
17:45:13 INFO  : 'ps7_post_config' command is executed.
17:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:13 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:13 INFO  : 'con' command is executed.
17:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:45:13 INFO  : Disconnected from the channel tcfchan#7.
18:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:02:42 INFO  : 'fpga -state' command is executed.
18:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:02:42 INFO  : 'jtag frequency' command is executed.
18:02:42 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:42 INFO  : Context for 'APU' is selected.
18:02:44 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:02:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:44 INFO  : Context for 'APU' is selected.
18:02:44 INFO  : 'stop' command is executed.
18:02:44 INFO  : 'ps7_init' command is executed.
18:02:44 INFO  : 'ps7_post_config' command is executed.
18:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:44 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:44 INFO  : 'con' command is executed.
18:02:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:02:44 INFO  : Disconnected from the channel tcfchan#8.
18:04:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:04:08 INFO  : 'fpga -state' command is executed.
18:04:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:04:08 INFO  : 'jtag frequency' command is executed.
18:04:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:08 INFO  : Context for 'APU' is selected.
18:04:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:04:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:10 INFO  : Context for 'APU' is selected.
18:04:10 INFO  : 'stop' command is executed.
18:04:11 INFO  : 'ps7_init' command is executed.
18:04:11 INFO  : 'ps7_post_config' command is executed.
18:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:11 INFO  : 'con' command is executed.
18:04:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:04:11 INFO  : Disconnected from the channel tcfchan#9.
18:07:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:07:15 INFO  : 'fpga -state' command is executed.
18:07:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:15 INFO  : 'jtag frequency' command is executed.
18:07:15 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:15 INFO  : Context for 'APU' is selected.
18:07:17 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:07:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:17 INFO  : Context for 'APU' is selected.
18:07:17 INFO  : 'stop' command is executed.
18:07:18 INFO  : 'ps7_init' command is executed.
18:07:18 INFO  : 'ps7_post_config' command is executed.
18:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:18 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:18 INFO  : 'con' command is executed.
18:07:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:07:18 INFO  : Disconnected from the channel tcfchan#10.
18:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:10:49 INFO  : 'fpga -state' command is executed.
18:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:10:49 INFO  : 'jtag frequency' command is executed.
18:10:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:10:49 INFO  : Context for 'APU' is selected.
18:10:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:10:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:10:51 INFO  : Context for 'APU' is selected.
18:10:51 INFO  : 'stop' command is executed.
18:10:51 INFO  : 'ps7_init' command is executed.
18:10:51 INFO  : 'ps7_post_config' command is executed.
18:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:10:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:10:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:10:51 INFO  : 'con' command is executed.
18:10:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:10:51 INFO  : Disconnected from the channel tcfchan#11.
18:11:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:11:10 INFO  : 'fpga -state' command is executed.
18:11:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:11:10 INFO  : 'jtag frequency' command is executed.
18:11:10 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:10 INFO  : Context for 'APU' is selected.
18:11:12 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:11:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:12 INFO  : Context for 'APU' is selected.
18:11:12 INFO  : 'stop' command is executed.
18:11:13 INFO  : 'ps7_init' command is executed.
18:11:13 INFO  : 'ps7_post_config' command is executed.
18:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:13 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:13 INFO  : 'con' command is executed.
18:11:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:11:13 INFO  : Disconnected from the channel tcfchan#12.
18:11:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:11:41 INFO  : 'fpga -state' command is executed.
18:11:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:11:56 INFO  : 'jtag frequency' command is executed.
18:11:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:56 INFO  : Context for 'APU' is selected.
18:11:57 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:11:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:58 INFO  : Context for 'APU' is selected.
18:11:58 INFO  : 'stop' command is executed.
18:11:58 INFO  : 'ps7_init' command is executed.
18:11:58 INFO  : 'ps7_post_config' command is executed.
18:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:58 INFO  : 'con' command is executed.
18:11:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:11:58 INFO  : Disconnected from the channel tcfchan#13.
18:12:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:12:14 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
18:12:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:12:20 INFO  : 'fpga -state' command is executed.
18:12:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:20 INFO  : 'jtag frequency' command is executed.
18:12:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:20 INFO  : Context for 'APU' is selected.
18:12:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:20 INFO  : Context for 'APU' is selected.
18:12:20 INFO  : 'stop' command is executed.
18:12:21 INFO  : 'ps7_init' command is executed.
18:12:21 INFO  : 'ps7_post_config' command is executed.
18:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:21 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:21 INFO  : 'con' command is executed.
18:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:12:21 INFO  : Disconnected from the channel tcfchan#14.
21:04:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:04:26 INFO  : 'fpga -state' command is executed.
21:05:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:05 INFO  : 'jtag frequency' command is executed.
21:05:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:05 INFO  : Context for 'APU' is selected.
21:05:07 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:05:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:07 INFO  : Context for 'APU' is selected.
21:05:07 INFO  : 'stop' command is executed.
21:05:07 INFO  : 'ps7_init' command is executed.
21:05:07 INFO  : 'ps7_post_config' command is executed.
21:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:08 INFO  : 'con' command is executed.
21:05:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:08 INFO  : Disconnected from the channel tcfchan#15.
21:06:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:54 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
21:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:07:01 INFO  : 'fpga -state' command is executed.
21:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:07:01 INFO  : 'jtag frequency' command is executed.
21:07:01 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:01 INFO  : Context for 'APU' is selected.
21:07:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:07:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:01 INFO  : Context for 'APU' is selected.
21:07:01 INFO  : 'stop' command is executed.
21:07:02 INFO  : 'ps7_init' command is executed.
21:07:02 INFO  : 'ps7_post_config' command is executed.
21:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:02 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:02 INFO  : 'con' command is executed.
21:07:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:07:02 INFO  : Disconnected from the channel tcfchan#16.
21:07:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:07:19 INFO  : 'fpga -state' command is executed.
21:07:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:07:19 INFO  : 'jtag frequency' command is executed.
21:07:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:19 INFO  : Context for 'APU' is selected.
21:07:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:07:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:21 INFO  : Context for 'APU' is selected.
21:07:21 INFO  : 'stop' command is executed.
21:07:21 INFO  : 'ps7_init' command is executed.
21:07:21 INFO  : 'ps7_post_config' command is executed.
21:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:07:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:22 INFO  : 'con' command is executed.
21:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:07:22 INFO  : Disconnected from the channel tcfchan#17.
21:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:08:37 INFO  : 'fpga -state' command is executed.
21:08:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:08:37 INFO  : 'jtag frequency' command is executed.
21:08:37 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:37 INFO  : Context for 'APU' is selected.
21:08:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:08:39 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:39 INFO  : Context for 'APU' is selected.
21:08:39 INFO  : 'stop' command is executed.
21:08:39 INFO  : 'ps7_init' command is executed.
21:08:39 INFO  : 'ps7_post_config' command is executed.
21:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:08:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:40 INFO  : 'con' command is executed.
21:08:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:08:40 INFO  : Disconnected from the channel tcfchan#18.
23:18:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:18:15 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
23:18:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:18:27 INFO  : 'fpga -state' command is executed.
23:18:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:18:27 INFO  : 'jtag frequency' command is executed.
23:18:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:18:28 INFO  : Context for 'APU' is selected.
23:18:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:18:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:28 INFO  : Context for 'APU' is selected.
23:18:28 INFO  : 'stop' command is executed.
23:18:28 INFO  : 'ps7_init' command is executed.
23:18:28 INFO  : 'ps7_post_config' command is executed.
23:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:28 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:18:28 INFO  : 'con' command is executed.
23:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:18:28 INFO  : Disconnected from the channel tcfchan#19.
23:23:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:23:34 INFO  : 'fpga -state' command is executed.
23:23:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:23:34 INFO  : 'jtag frequency' command is executed.
23:23:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:34 INFO  : Context for 'APU' is selected.
23:23:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:23:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:36 INFO  : Context for 'APU' is selected.
23:23:36 INFO  : 'stop' command is executed.
23:23:36 INFO  : 'ps7_init' command is executed.
23:23:36 INFO  : 'ps7_post_config' command is executed.
23:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:37 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:37 INFO  : 'con' command is executed.
23:23:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:23:37 INFO  : Disconnected from the channel tcfchan#20.
23:50:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:50:46 INFO  : 'fpga -state' command is executed.
23:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:50:46 INFO  : 'jtag frequency' command is executed.
23:50:46 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:46 INFO  : Context for 'APU' is selected.
23:50:48 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:50:48 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:48 INFO  : Context for 'APU' is selected.
23:50:48 INFO  : 'stop' command is executed.
23:50:48 INFO  : 'ps7_init' command is executed.
23:50:48 INFO  : 'ps7_post_config' command is executed.
23:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:50:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:48 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:49 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:49 INFO  : 'con' command is executed.
23:50:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:50:49 INFO  : Disconnected from the channel tcfchan#21.
23:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:51:51 INFO  : 'fpga -state' command is executed.
23:51:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:51:51 INFO  : 'jtag frequency' command is executed.
23:51:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:51:51 INFO  : Context for 'APU' is selected.
23:51:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:51:52 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:52 INFO  : Context for 'APU' is selected.
23:51:52 INFO  : 'stop' command is executed.
23:51:53 INFO  : 'ps7_init' command is executed.
23:51:53 INFO  : 'ps7_post_config' command is executed.
23:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:53 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:53 INFO  : 'con' command is executed.
23:51:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:51:53 INFO  : Disconnected from the channel tcfchan#22.
23:55:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:55:36 INFO  : 'fpga -state' command is executed.
23:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:55:36 INFO  : 'jtag frequency' command is executed.
23:55:36 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:36 INFO  : Context for 'APU' is selected.
23:55:38 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:55:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:38 INFO  : Context for 'APU' is selected.
23:55:38 INFO  : 'stop' command is executed.
23:55:38 INFO  : 'ps7_init' command is executed.
23:55:38 INFO  : 'ps7_post_config' command is executed.
23:55:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:39 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:39 INFO  : 'con' command is executed.
23:55:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:55:39 INFO  : Disconnected from the channel tcfchan#23.
23:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:59:48 INFO  : 'fpga -state' command is executed.
23:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:59:48 INFO  : 'jtag frequency' command is executed.
23:59:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:48 INFO  : Context for 'APU' is selected.
23:59:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:50 INFO  : Context for 'APU' is selected.
23:59:50 INFO  : 'stop' command is executed.
23:59:50 INFO  : 'ps7_init' command is executed.
23:59:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:59:50 ERROR : Context does not support memory read. Unsupported command
23:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
----------------End of Script----------------

23:59:50 INFO  : 'fpga -state' command is executed.
23:59:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:59:50 INFO  : 'jtag frequency' command is executed.
23:59:50 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:50 INFO  : Context for 'APU' is selected.
23:59:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:51 INFO  : Context for 'APU' is selected.
23:59:51 INFO  : 'stop' command is executed.
23:59:51 INFO  : 'ps7_init' command is executed.
23:59:51 INFO  : 'ps7_post_config' command is executed.
23:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:51 INFO  : 'con' command is executed.
23:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:59:51 INFO  : Disconnected from the channel tcfchan#24.
23:59:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:59:56 INFO  : 'fpga -state' command is executed.
23:59:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:59:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:59:56 INFO  : 'jtag frequency' command is executed.
23:59:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:59:56 INFO  : Context for 'APU' is selected.
23:59:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:59:58 INFO  : 'configparams force-mem-access 1' command is executed.
23:59:58 INFO  : Context for 'APU' is selected.
23:59:58 INFO  : 'stop' command is executed.
23:59:58 INFO  : 'ps7_init' command is executed.
23:59:58 INFO  : 'ps7_post_config' command is executed.
23:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:59:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:59:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:59:58 INFO  : 'con' command is executed.
23:59:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:59:59 INFO  : Disconnected from the channel tcfchan#25.
00:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:00:13 INFO  : 'fpga -state' command is executed.
00:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:00:13 INFO  : 'jtag frequency' command is executed.
00:00:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:13 INFO  : Context for 'APU' is selected.
00:00:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:15 INFO  : Context for 'APU' is selected.
00:00:15 INFO  : 'stop' command is executed.
00:00:15 INFO  : 'ps7_init' command is executed.
00:00:15 INFO  : 'ps7_post_config' command is executed.
00:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:15 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:15 INFO  : 'con' command is executed.
00:00:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:00:15 INFO  : Disconnected from the channel tcfchan#26.
00:00:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:00:59 INFO  : 'fpga -state' command is executed.
00:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:00:59 INFO  : 'jtag frequency' command is executed.
00:00:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:59 INFO  : Context for 'APU' is selected.
00:01:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:01:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:01 INFO  : Context for 'APU' is selected.
00:01:01 INFO  : 'stop' command is executed.
00:01:01 INFO  : 'ps7_init' command is executed.
00:01:01 INFO  : 'ps7_post_config' command is executed.
00:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:01:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:02 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:02 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:02 INFO  : 'con' command is executed.
00:01:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:01:02 INFO  : Disconnected from the channel tcfchan#27.
00:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:01:21 INFO  : 'fpga -state' command is executed.
00:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:01:22 INFO  : 'jtag frequency' command is executed.
00:01:22 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:01:22 INFO  : Context for 'APU' is selected.
00:01:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:01:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:23 INFO  : Context for 'APU' is selected.
00:01:23 INFO  : 'stop' command is executed.
00:01:23 INFO  : 'ps7_init' command is executed.
00:01:23 INFO  : 'ps7_post_config' command is executed.
00:01:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:24 INFO  : 'con' command is executed.
00:01:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:01:24 INFO  : Disconnected from the channel tcfchan#28.
00:01:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:01:48 INFO  : 'fpga -state' command is executed.
00:01:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:01:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:01:48 INFO  : 'jtag frequency' command is executed.
00:01:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:01:48 INFO  : Context for 'APU' is selected.
00:01:49 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:01:49 INFO  : 'configparams force-mem-access 1' command is executed.
00:01:49 INFO  : Context for 'APU' is selected.
00:01:49 INFO  : 'stop' command is executed.
00:01:50 INFO  : 'ps7_init' command is executed.
00:01:50 INFO  : 'ps7_post_config' command is executed.
00:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:50 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:01:50 INFO  : 'configparams force-mem-access 0' command is executed.
00:01:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:01:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:01:50 INFO  : 'con' command is executed.
00:01:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:01:50 INFO  : Disconnected from the channel tcfchan#29.
00:03:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:03:01 INFO  : 'fpga -state' command is executed.
00:03:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:03:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:03:01 INFO  : 'jtag frequency' command is executed.
00:03:01 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:03:01 INFO  : Context for 'APU' is selected.
00:03:02 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:03:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:03:02 INFO  : Context for 'APU' is selected.
00:03:02 INFO  : 'stop' command is executed.
00:03:03 INFO  : 'ps7_init' command is executed.
00:03:03 INFO  : 'ps7_post_config' command is executed.
00:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:03 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:03:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:03:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:03:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:03:03 INFO  : 'con' command is executed.
00:03:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:03:03 INFO  : Disconnected from the channel tcfchan#30.
00:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:04:20 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
00:04:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:04:25 INFO  : 'fpga -state' command is executed.
00:04:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:04:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:04:25 INFO  : 'jtag frequency' command is executed.
00:04:25 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:04:25 INFO  : Context for 'APU' is selected.
00:04:25 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:04:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:04:25 INFO  : Context for 'APU' is selected.
00:04:25 INFO  : 'stop' command is executed.
00:04:26 INFO  : 'ps7_init' command is executed.
00:04:26 INFO  : 'ps7_post_config' command is executed.
00:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:04:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:04:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:04:26 INFO  : 'con' command is executed.
00:04:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:04:26 INFO  : Disconnected from the channel tcfchan#31.
00:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:05:31 INFO  : 'fpga -state' command is executed.
00:05:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:05:31 INFO  : 'jtag frequency' command is executed.
00:05:31 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:31 INFO  : Context for 'APU' is selected.
00:05:32 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:05:32 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:32 INFO  : Context for 'APU' is selected.
00:05:32 INFO  : 'stop' command is executed.
00:05:33 INFO  : 'ps7_init' command is executed.
00:05:33 INFO  : 'ps7_post_config' command is executed.
00:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:33 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:33 INFO  : Memory regions updated for context APU
00:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:33 INFO  : 'con' command is executed.
00:05:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:05:33 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_helloworld.elf_on_local.tcl'
00:05:34 INFO  : Apm configuration has been updated and stored to 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0\apmconfigs\apm_default.json' for the project 'uart_test1_wrapper_hw_platform_0'
00:05:36 INFO  : Performance data for 'PS' will be exported to the file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-11_00-05\PS_Trace_QG-11_00-05\trace'
00:05:36 INFO  : Created tracing project 'uart_test1_wrapper_hw_platform_0_Traces'
00:05:36 INFO  : Added tracing folder 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-11_00-05\PS_Trace_QG-11_00-05' into  'uart_test1_wrapper_hw_platform_0_Traces'
00:05:37 INFO  : Attempting to open tracing file 'PS_Trace_QG-11_00-05'
00:05:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:05:51 INFO  : 'fpga -state' command is executed.
00:05:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:05:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:05:51 INFO  : 'jtag frequency' command is executed.
00:05:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:05:51 INFO  : Context for 'APU' is selected.
00:05:51 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
00:05:51 INFO  : Context for 'APU' is selected.
00:05:51 INFO  : 'stop' command is executed.
00:05:51 INFO  : 'ps7_init' command is executed.
00:05:51 INFO  : 'ps7_post_config' command is executed.
00:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:05:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:52 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
00:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:05:52 INFO  : 'con' command is executed.
00:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:05:52 INFO  : Disconnected from the channel tcfchan#32.
00:06:28 INFO  : Performance data for 'PS' has been exported to the file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-11_00-05\PS_Trace_QG-11_00-05\trace'
00:06:28 INFO  : Performance data for 'PS' has been exported to the file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-11_00-05\PS_Trace_QG-11_00-05\trace'
00:06:28 WARN  : channel "tcfchan#32" closed
00:06:57 INFO  : Registering command handlers for SDK TCF services
00:06:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
00:07:00 INFO  : XSCT server has started successfully.
00:07:00 INFO  : Successfully done setting XSCT server connection channel  
00:07:03 INFO  : Successfully done setting SDK workspace  
00:07:03 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
00:07:03 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
00:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:08:04 INFO  : 'fpga -state' command is executed.
00:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:08:05 INFO  : 'jtag frequency' command is executed.
00:08:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:05 INFO  : Context for 'APU' is selected.
00:08:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:05 INFO  : Context for 'APU' is selected.
00:08:05 INFO  : 'stop' command is executed.
00:08:05 INFO  : 'ps7_init' command is executed.
00:08:05 INFO  : 'ps7_post_config' command is executed.
00:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:06 INFO  : 'con' command is executed.
00:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:08:06 INFO  : Disconnected from the channel tcfchan#1.
00:09:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:09:03 INFO  : 'fpga -state' command is executed.
00:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:09:03 INFO  : 'jtag frequency' command is executed.
00:09:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:03 INFO  : Context for 'APU' is selected.
00:09:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:09:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:05 INFO  : Context for 'APU' is selected.
00:09:05 INFO  : 'stop' command is executed.
00:09:05 INFO  : 'ps7_init' command is executed.
00:09:05 INFO  : 'ps7_post_config' command is executed.
00:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:06 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:06 INFO  : Memory regions updated for context APU
00:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:06 INFO  : 'con' command is executed.
00:09:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:09:06 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_helloworld.elf_on_local.tcl'
00:09:08 INFO  : Performance data for 'PS' will be exported to the file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-11_00-09\PS_Trace_QG-11_00-09\trace'
00:09:08 INFO  : Added tracing folder 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-11_00-09\PS_Trace_QG-11_00-09' into  'uart_test1_wrapper_hw_platform_0_Traces'
00:09:08 INFO  : Attempting to open tracing file 'PS_Trace_QG-11_00-09'
00:09:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:09:18 INFO  : 'fpga -state' command is executed.
00:09:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:09:18 INFO  : 'jtag frequency' command is executed.
00:09:18 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:18 INFO  : Context for 'APU' is selected.
00:09:18 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:09:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:18 INFO  : Context for 'APU' is selected.
00:09:18 INFO  : 'stop' command is executed.
00:09:18 INFO  : 'ps7_init' command is executed.
00:09:18 INFO  : 'ps7_post_config' command is executed.
00:09:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:19 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:19 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:19 INFO  : 'con' command is executed.
00:09:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:09:19 INFO  : Disconnected from the channel tcfchan#2.
00:09:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:09:38 INFO  : 'fpga -state' command is executed.
00:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:09:38 INFO  : 'jtag frequency' command is executed.
00:09:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:38 INFO  : Context for 'APU' is selected.
00:09:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:09:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:09:39 INFO  : Context for 'APU' is selected.
00:09:39 INFO  : 'stop' command is executed.
00:09:40 INFO  : 'ps7_init' command is executed.
00:09:40 INFO  : 'ps7_post_config' command is executed.
00:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:09:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:09:40 INFO  : 'con' command is executed.
00:09:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:09:40 INFO  : Disconnected from the channel tcfchan#3.
00:10:15 INFO  : Performance data for 'PS' has been exported to the file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-11_00-09\PS_Trace_QG-11_00-09\trace'
00:10:15 WARN  : channel "tcfchan#2" closed
00:10:30 INFO  : Registering command handlers for SDK TCF services
00:10:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
00:10:33 INFO  : XSCT server has started successfully.
00:10:33 INFO  : Successfully done setting XSCT server connection channel  
00:10:33 INFO  : Successfully done setting SDK workspace  
00:10:33 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
00:10:33 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
00:10:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:10:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:10:53 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
00:11:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:11:04 INFO  : 'fpga -state' command is executed.
00:11:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:11:04 INFO  : 'jtag frequency' command is executed.
00:11:04 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:11:04 INFO  : Context for 'APU' is selected.
00:11:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:11:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:04 INFO  : Context for 'APU' is selected.
00:11:04 INFO  : 'stop' command is executed.
00:11:04 INFO  : 'ps7_init' command is executed.
00:11:04 INFO  : 'ps7_post_config' command is executed.
00:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:05 INFO  : 'con' command is executed.
00:11:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:11:05 INFO  : Disconnected from the channel tcfchan#1.
00:12:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:12:19 INFO  : 'fpga -state' command is executed.
00:12:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:12:19 INFO  : 'jtag frequency' command is executed.
00:12:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:19 INFO  : Context for 'APU' is selected.
00:12:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:12:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:21 INFO  : Context for 'APU' is selected.
00:12:21 INFO  : 'stop' command is executed.
00:12:21 INFO  : 'ps7_init' command is executed.
00:12:21 INFO  : 'ps7_post_config' command is executed.
00:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:21 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:21 INFO  : 'con' command is executed.
00:12:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:12:21 INFO  : Disconnected from the channel tcfchan#2.
00:13:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:13:32 INFO  : 'fpga -state' command is executed.
00:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:13:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:13:32 INFO  : 'jtag frequency' command is executed.
00:13:32 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:13:32 INFO  : Context for 'APU' is selected.
00:13:34 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:13:34 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:34 INFO  : Context for 'APU' is selected.
00:13:34 INFO  : 'stop' command is executed.
00:13:34 INFO  : 'ps7_init' command is executed.
00:13:34 INFO  : 'ps7_post_config' command is executed.
00:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:13:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:35 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:35 INFO  : 'con' command is executed.
00:13:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:13:35 INFO  : Disconnected from the channel tcfchan#3.
00:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:15:00 INFO  : 'fpga -state' command is executed.
00:15:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:15:00 INFO  : 'jtag frequency' command is executed.
00:15:00 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:00 INFO  : Context for 'APU' is selected.
00:15:02 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:15:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:02 INFO  : Context for 'APU' is selected.
00:15:02 INFO  : 'stop' command is executed.
00:15:02 INFO  : 'ps7_init' command is executed.
00:15:02 INFO  : 'ps7_post_config' command is executed.
00:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:15:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:03 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:03 INFO  : 'con' command is executed.
00:15:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:15:03 INFO  : Disconnected from the channel tcfchan#4.
00:17:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:17:20 INFO  : 'fpga -state' command is executed.
00:17:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:17:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:17:20 INFO  : 'jtag frequency' command is executed.
00:17:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:17:20 INFO  : Context for 'APU' is selected.
00:17:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:17:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:17:21 INFO  : Context for 'APU' is selected.
00:17:21 INFO  : 'stop' command is executed.
00:17:22 INFO  : 'ps7_init' command is executed.
00:17:22 INFO  : 'ps7_post_config' command is executed.
00:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:17:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:17:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:17:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:17:22 INFO  : 'con' command is executed.
00:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:17:22 INFO  : Disconnected from the channel tcfchan#5.
00:18:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:18:22 INFO  : 'fpga -state' command is executed.
00:18:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:18:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:18:22 INFO  : 'jtag frequency' command is executed.
00:18:22 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:18:22 INFO  : Context for 'APU' is selected.
00:18:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:18:23 INFO  : 'configparams force-mem-access 1' command is executed.
00:18:23 INFO  : Context for 'APU' is selected.
00:18:23 INFO  : 'stop' command is executed.
00:18:24 INFO  : 'ps7_init' command is executed.
00:18:24 INFO  : 'ps7_post_config' command is executed.
00:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:18:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:18:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:18:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:18:24 INFO  : 'con' command is executed.
00:18:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:18:24 INFO  : Disconnected from the channel tcfchan#6.
00:20:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:20:12 INFO  : 'fpga -state' command is executed.
00:20:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:20:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:20:12 INFO  : 'jtag frequency' command is executed.
00:20:12 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:20:12 INFO  : Context for 'APU' is selected.
00:20:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:20:13 INFO  : 'configparams force-mem-access 1' command is executed.
00:20:13 INFO  : Context for 'APU' is selected.
00:20:13 INFO  : 'stop' command is executed.
00:20:14 INFO  : 'ps7_init' command is executed.
00:20:14 INFO  : 'ps7_post_config' command is executed.
00:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:20:14 INFO  : 'configparams force-mem-access 0' command is executed.
00:20:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:20:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:20:14 INFO  : 'con' command is executed.
00:20:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:20:14 INFO  : Disconnected from the channel tcfchan#7.
00:23:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:23:03 INFO  : 'fpga -state' command is executed.
00:23:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:23:03 INFO  : 'jtag frequency' command is executed.
00:23:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:03 INFO  : Context for 'APU' is selected.
00:23:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:23:05 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:05 INFO  : Context for 'APU' is selected.
00:23:05 INFO  : 'stop' command is executed.
00:23:05 INFO  : 'ps7_init' command is executed.
00:23:05 INFO  : 'ps7_post_config' command is executed.
00:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:06 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:06 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:06 INFO  : Memory regions updated for context APU
00:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:06 INFO  : 'con' command is executed.
00:23:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:23:06 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_helloworld.elf_on_local.tcl'
00:23:08 INFO  : Performance data for 'PS' will be exported to the file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-11_00-23\PS_Trace_QG-11_00-23\trace'
00:23:08 INFO  : Added tracing folder 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-11_00-23\PS_Trace_QG-11_00-23' into  'uart_test1_wrapper_hw_platform_0_Traces'
00:23:08 INFO  : Attempting to open tracing file 'PS_Trace_QG-11_00-23'
00:23:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:23:16 INFO  : 'fpga -state' command is executed.
00:23:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:23:16 INFO  : 'jtag frequency' command is executed.
00:23:16 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:17 INFO  : Context for 'APU' is selected.
00:23:17 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:23:17 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:17 INFO  : Context for 'APU' is selected.
00:23:17 INFO  : 'stop' command is executed.
00:23:17 INFO  : 'ps7_init' command is executed.
00:23:17 INFO  : 'ps7_post_config' command is executed.
00:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:17 INFO  : 'con' command is executed.
00:23:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:23:17 INFO  : Disconnected from the channel tcfchan#8.
00:23:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:23:25 INFO  : 'fpga -state' command is executed.
00:23:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:23:26 INFO  : 'jtag frequency' command is executed.
00:23:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:26 INFO  : Context for 'APU' is selected.
00:23:27 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:23:27 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:27 INFO  : Context for 'APU' is selected.
00:23:27 INFO  : 'stop' command is executed.
00:23:27 INFO  : 'ps7_init' command is executed.
00:23:27 INFO  : 'ps7_post_config' command is executed.
00:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:28 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:28 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:28 INFO  : 'con' command is executed.
00:23:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:23:28 INFO  : Disconnected from the channel tcfchan#9.
00:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:23:37 INFO  : 'fpga -state' command is executed.
00:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:23:38 INFO  : 'jtag frequency' command is executed.
00:23:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:23:38 INFO  : Context for 'APU' is selected.
00:23:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:23:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:23:39 INFO  : Context for 'APU' is selected.
00:23:39 INFO  : 'stop' command is executed.
00:23:39 INFO  : 'ps7_init' command is executed.
00:23:39 INFO  : 'ps7_post_config' command is executed.
00:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:23:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:23:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:23:40 INFO  : 'con' command is executed.
00:23:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:23:40 INFO  : Disconnected from the channel tcfchan#10.
00:23:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:23:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:00 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
00:24:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:04 INFO  : 'fpga -state' command is executed.
00:24:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:24:04 INFO  : 'jtag frequency' command is executed.
00:24:04 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:04 INFO  : Context for 'APU' is selected.
00:24:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:24:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:04 INFO  : Context for 'APU' is selected.
00:24:04 INFO  : 'stop' command is executed.
00:24:04 INFO  : 'ps7_init' command is executed.
00:24:04 INFO  : 'ps7_post_config' command is executed.
00:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:05 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:05 INFO  : 'con' command is executed.
00:24:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:24:05 INFO  : Disconnected from the channel tcfchan#11.
00:24:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:19 INFO  : 'fpga -state' command is executed.
00:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:24:20 INFO  : 'jtag frequency' command is executed.
00:24:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:24:20 INFO  : Context for 'APU' is selected.
00:24:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:24:21 INFO  : 'configparams force-mem-access 1' command is executed.
00:24:21 INFO  : Context for 'APU' is selected.
00:24:21 INFO  : 'stop' command is executed.
00:24:22 INFO  : 'ps7_init' command is executed.
00:24:22 INFO  : 'ps7_post_config' command is executed.
00:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:24:22 INFO  : 'configparams force-mem-access 0' command is executed.
00:24:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:24:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:24:22 INFO  : 'con' command is executed.
00:24:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:24:22 INFO  : Disconnected from the channel tcfchan#12.
00:24:29 INFO  : Performance data for 'PS' has been exported to the file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-11_00-23\PS_Trace_QG-11_00-23\trace'
00:24:29 WARN  : channel "tcfchan#8" closed
00:24:45 INFO  : Registering command handlers for SDK TCF services
00:24:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
00:24:48 INFO  : XSCT server has started successfully.
00:24:48 INFO  : Successfully done setting XSCT server connection channel  
00:24:48 INFO  : Successfully done setting SDK workspace  
00:24:48 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
00:24:48 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
00:24:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:24:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:24:59 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
00:25:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:25:10 INFO  : 'fpga -state' command is executed.
00:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:25:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:25:11 INFO  : 'jtag frequency' command is executed.
00:25:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:25:11 INFO  : Context for 'APU' is selected.
00:25:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:25:11 INFO  : 'configparams force-mem-access 1' command is executed.
00:25:11 INFO  : Context for 'APU' is selected.
00:25:11 INFO  : 'stop' command is executed.
00:25:11 INFO  : 'ps7_init' command is executed.
00:25:11 INFO  : 'ps7_post_config' command is executed.
00:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
00:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:25:12 INFO  : 'con' command is executed.
00:25:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:25:12 INFO  : Disconnected from the channel tcfchan#1.
00:41:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:41:34 INFO  : 'fpga -state' command is executed.
00:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:41:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:41:34 INFO  : 'jtag frequency' command is executed.
00:41:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:41:34 INFO  : Context for 'APU' is selected.
00:41:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
00:41:36 INFO  : Context for 'APU' is selected.
00:41:36 INFO  : 'stop' command is executed.
00:41:36 INFO  : 'ps7_init' command is executed.
00:41:36 INFO  : 'ps7_post_config' command is executed.
00:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
00:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:41:36 INFO  : 'con' command is executed.
00:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:41:36 INFO  : Disconnected from the channel tcfchan#2.
00:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:45:18 INFO  : 'fpga -state' command is executed.
00:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:45:19 INFO  : 'jtag frequency' command is executed.
00:45:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:45:19 INFO  : Context for 'APU' is selected.
00:45:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:45:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:45:20 INFO  : Context for 'APU' is selected.
00:45:20 INFO  : 'stop' command is executed.
00:45:21 INFO  : 'ps7_init' command is executed.
00:45:21 INFO  : 'ps7_post_config' command is executed.
00:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:21 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:45:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:45:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:45:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:45:21 INFO  : 'con' command is executed.
00:45:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:45:21 INFO  : Disconnected from the channel tcfchan#3.
01:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:18:38 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
01:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:18:46 INFO  : 'fpga -state' command is executed.
01:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:18:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:18:46 INFO  : 'jtag frequency' command is executed.
01:18:46 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:18:46 INFO  : Context for 'APU' is selected.
01:18:46 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
01:18:46 INFO  : 'configparams force-mem-access 1' command is executed.
01:18:46 INFO  : Context for 'APU' is selected.
01:18:46 INFO  : 'stop' command is executed.
01:18:47 INFO  : 'ps7_init' command is executed.
01:18:47 INFO  : 'ps7_post_config' command is executed.
01:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:47 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:18:47 INFO  : 'configparams force-mem-access 0' command is executed.
01:18:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

01:18:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:18:47 INFO  : 'con' command is executed.
01:18:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:18:47 INFO  : Disconnected from the channel tcfchan#4.
01:21:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:21:59 INFO  : 'fpga -state' command is executed.
01:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:21:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:21:59 INFO  : 'jtag frequency' command is executed.
01:21:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:21:59 INFO  : Context for 'APU' is selected.
01:22:00 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
01:22:00 INFO  : 'configparams force-mem-access 1' command is executed.
01:22:00 INFO  : Context for 'APU' is selected.
01:22:00 INFO  : 'stop' command is executed.
01:22:01 INFO  : 'ps7_init' command is executed.
01:22:01 INFO  : 'ps7_post_config' command is executed.
01:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:01 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:22:01 INFO  : 'configparams force-mem-access 0' command is executed.
01:22:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

01:22:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:22:01 INFO  : 'con' command is executed.
01:22:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:22:01 INFO  : Disconnected from the channel tcfchan#5.
10:38:39 INFO  : Registering command handlers for SDK TCF services
10:38:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
10:38:43 INFO  : XSCT server has started successfully.
10:38:46 INFO  : Successfully done setting XSCT server connection channel  
10:38:46 INFO  : Successfully done setting SDK workspace  
10:38:46 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
10:38:46 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
13:05:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:05:25 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
13:05:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:05:55 INFO  : 'fpga -state' command is executed.
13:05:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:05:55 INFO  : 'jtag frequency' command is executed.
13:05:55 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:05:55 INFO  : Context for 'APU' is selected.
13:05:55 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:05:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:55 INFO  : Context for 'APU' is selected.
13:05:55 INFO  : 'stop' command is executed.
13:05:55 INFO  : 'ps7_init' command is executed.
13:05:55 INFO  : 'ps7_post_config' command is executed.
13:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:56 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:56 INFO  : 'con' command is executed.
13:05:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:05:56 INFO  : Disconnected from the channel tcfchan#1.
13:10:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:10:21 INFO  : 'fpga -state' command is executed.
13:10:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:10:22 INFO  : 'jtag frequency' command is executed.
13:10:22 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:22 INFO  : Context for 'APU' is selected.
13:10:24 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:10:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:24 INFO  : Context for 'APU' is selected.
13:10:24 INFO  : 'stop' command is executed.
13:10:24 INFO  : 'ps7_init' command is executed.
13:10:24 INFO  : 'ps7_post_config' command is executed.
13:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:24 INFO  : 'con' command is executed.
13:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:10:24 INFO  : Disconnected from the channel tcfchan#2.
13:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:10:55 INFO  : 'fpga -state' command is executed.
13:10:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:10:55 INFO  : 'jtag frequency' command is executed.
13:10:55 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:55 INFO  : Context for 'APU' is selected.
13:10:57 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:10:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:57 INFO  : Context for 'APU' is selected.
13:10:57 INFO  : 'stop' command is executed.
13:10:57 INFO  : 'ps7_init' command is executed.
13:10:57 INFO  : 'ps7_post_config' command is executed.
13:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:57 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:57 INFO  : 'con' command is executed.
13:10:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:10:58 INFO  : Disconnected from the channel tcfchan#3.
13:12:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:12:45 INFO  : 'fpga -state' command is executed.
13:12:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:12:45 INFO  : 'jtag frequency' command is executed.
13:12:45 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:12:45 INFO  : Context for 'APU' is selected.
13:12:47 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:12:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:12:47 INFO  : Context for 'APU' is selected.
13:12:47 INFO  : 'stop' command is executed.
13:12:47 INFO  : 'ps7_init' command is executed.
13:12:47 INFO  : 'ps7_post_config' command is executed.
13:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:12:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:48 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:12:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:12:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:12:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:12:48 INFO  : 'con' command is executed.
13:12:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:12:48 INFO  : Disconnected from the channel tcfchan#4.
13:13:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:13:15 INFO  : 'fpga -state' command is executed.
13:13:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:13:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:13:15 INFO  : 'jtag frequency' command is executed.
13:13:15 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:13:15 INFO  : Context for 'APU' is selected.
13:13:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:13:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:13:16 INFO  : Context for 'APU' is selected.
13:13:17 INFO  : 'stop' command is executed.
13:13:17 INFO  : 'ps7_init' command is executed.
13:13:17 INFO  : 'ps7_post_config' command is executed.
13:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:13:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:13:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:13:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:13:17 INFO  : 'con' command is executed.
13:13:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:13:17 INFO  : Disconnected from the channel tcfchan#5.
13:17:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:17:17 INFO  : 'fpga -state' command is executed.
13:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:17:17 INFO  : 'jtag frequency' command is executed.
13:17:17 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:17 INFO  : Context for 'APU' is selected.
13:17:19 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:19 INFO  : Context for 'APU' is selected.
13:17:19 INFO  : 'stop' command is executed.
13:17:19 INFO  : 'ps7_init' command is executed.
13:17:19 INFO  : 'ps7_post_config' command is executed.
13:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:20 INFO  : 'con' command is executed.
13:17:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:17:20 INFO  : Disconnected from the channel tcfchan#6.
13:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:19:53 INFO  : 'fpga -state' command is executed.
13:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:19:53 INFO  : 'jtag frequency' command is executed.
13:19:53 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:53 INFO  : Context for 'APU' is selected.
13:19:55 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:55 INFO  : Context for 'APU' is selected.
13:19:55 INFO  : 'stop' command is executed.
13:19:55 INFO  : 'ps7_init' command is executed.
13:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:19:55 ERROR : Context does not support memory read. Unsupported command
13:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
----------------End of Script----------------

13:19:55 INFO  : 'fpga -state' command is executed.
13:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:19:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:19:55 INFO  : 'jtag frequency' command is executed.
13:19:55 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:19:55 INFO  : Context for 'APU' is selected.
13:19:55 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:19:55 INFO  : Context for 'APU' is selected.
13:19:55 INFO  : 'stop' command is executed.
13:19:56 INFO  : 'ps7_init' command is executed.
13:19:56 INFO  : 'ps7_post_config' command is executed.
13:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:56 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
13:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:19:56 INFO  : 'con' command is executed.
13:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:19:56 INFO  : Disconnected from the channel tcfchan#7.
13:20:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:20:31 INFO  : 'fpga -state' command is executed.
13:20:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:20:31 INFO  : 'jtag frequency' command is executed.
13:20:31 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:31 INFO  : Context for 'APU' is selected.
13:20:33 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:33 INFO  : Context for 'APU' is selected.
13:20:33 INFO  : 'stop' command is executed.
13:20:33 INFO  : 'ps7_init' command is executed.
13:20:33 INFO  : 'ps7_post_config' command is executed.
13:20:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:34 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:34 INFO  : 'con' command is executed.
13:20:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:20:34 INFO  : Disconnected from the channel tcfchan#8.
13:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:21:39 INFO  : 'fpga -state' command is executed.
13:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:21:39 INFO  : 'jtag frequency' command is executed.
13:21:39 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:39 INFO  : Context for 'APU' is selected.
13:21:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:40 INFO  : Context for 'APU' is selected.
13:21:40 INFO  : 'stop' command is executed.
13:21:41 INFO  : 'ps7_init' command is executed.
13:21:41 INFO  : 'ps7_post_config' command is executed.
13:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:41 INFO  : 'con' command is executed.
13:21:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:21:41 INFO  : Disconnected from the channel tcfchan#9.
13:21:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:21:51 INFO  : 'fpga -state' command is executed.
13:21:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:21:51 INFO  : 'jtag frequency' command is executed.
13:21:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:51 INFO  : Context for 'APU' is selected.
13:21:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:53 INFO  : Context for 'APU' is selected.
13:21:53 INFO  : 'stop' command is executed.
13:21:53 INFO  : 'ps7_init' command is executed.
13:21:53 INFO  : 'ps7_post_config' command is executed.
13:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:53 INFO  : 'con' command is executed.
13:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:21:54 INFO  : Disconnected from the channel tcfchan#10.
15:18:00 INFO  : Registering command handlers for SDK TCF services
15:18:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
15:18:05 INFO  : XSCT server has started successfully.
15:18:09 INFO  : Successfully done setting XSCT server connection channel  
15:18:09 INFO  : Successfully done setting SDK workspace  
15:18:09 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
15:18:09 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
16:02:05 ERROR : Failed to connect to hardware server on host '127.0.0.1' and port '3121'.
Reason: 'connect -url tcp:127.0.0.1:3121' is cancelled.
16:02:05 INFO  : Issued abort command to xsdb.
16:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:02:16 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
16:02:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:02:41 INFO  : 'fpga -state' command is executed.
16:02:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:02:42 INFO  : 'jtag frequency' command is executed.
16:02:42 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:42 INFO  : Context for 'APU' is selected.
16:02:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:42 INFO  : Context for 'APU' is selected.
16:02:42 INFO  : 'stop' command is executed.
16:02:42 INFO  : 'ps7_init' command is executed.
16:02:42 INFO  : 'ps7_post_config' command is executed.
16:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:42 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:43 INFO  : 'con' command is executed.
16:02:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:02:43 INFO  : Disconnected from the channel tcfchan#1.
16:05:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:05:36 INFO  : 'fpga -state' command is executed.
16:05:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:36 INFO  : 'jtag frequency' command is executed.
16:05:36 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:36 INFO  : Context for 'APU' is selected.
16:05:38 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:05:38 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:38 INFO  : Context for 'APU' is selected.
16:05:38 INFO  : 'stop' command is executed.
16:05:39 INFO  : 'ps7_init' command is executed.
16:05:39 INFO  : 'ps7_post_config' command is executed.
16:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:39 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:39 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:39 INFO  : 'con' command is executed.
16:05:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:05:39 INFO  : Disconnected from the channel tcfchan#2.
16:06:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:06:26 INFO  : 'fpga -state' command is executed.
16:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:06:26 INFO  : 'jtag frequency' command is executed.
16:06:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:06:26 INFO  : Context for 'APU' is selected.
16:06:27 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:06:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:27 INFO  : Context for 'APU' is selected.
16:06:27 INFO  : 'stop' command is executed.
16:06:28 INFO  : 'ps7_init' command is executed.
16:06:28 INFO  : 'ps7_post_config' command is executed.
16:06:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:28 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:28 INFO  : 'con' command is executed.
16:06:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:06:28 INFO  : Disconnected from the channel tcfchan#3.
16:14:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:14:35 INFO  : 'fpga -state' command is executed.
16:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:14:35 INFO  : 'jtag frequency' command is executed.
16:14:35 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:35 INFO  : Context for 'APU' is selected.
16:14:37 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:14:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:37 INFO  : Context for 'APU' is selected.
16:14:37 INFO  : 'stop' command is executed.
16:14:37 INFO  : 'ps7_init' command is executed.
16:14:37 INFO  : 'ps7_post_config' command is executed.
16:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:37 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:37 INFO  : 'con' command is executed.
16:14:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:14:37 INFO  : Disconnected from the channel tcfchan#4.
16:17:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:17:25 INFO  : 'fpga -state' command is executed.
16:17:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:17:25 INFO  : 'jtag frequency' command is executed.
16:17:25 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:25 INFO  : Context for 'APU' is selected.
16:17:27 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:17:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:27 INFO  : Context for 'APU' is selected.
16:17:27 INFO  : 'stop' command is executed.
16:17:27 INFO  : 'ps7_init' command is executed.
16:17:27 INFO  : 'ps7_post_config' command is executed.
16:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:27 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:27 INFO  : 'con' command is executed.
16:17:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:17:27 INFO  : Disconnected from the channel tcfchan#5.
16:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:28:57 INFO  : 'fpga -state' command is executed.
16:28:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:28:57 INFO  : 'jtag frequency' command is executed.
16:28:57 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:57 INFO  : Context for 'APU' is selected.
16:28:59 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:28:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:59 INFO  : Context for 'APU' is selected.
16:28:59 INFO  : 'stop' command is executed.
16:28:59 INFO  : 'ps7_init' command is executed.
16:28:59 INFO  : 'ps7_post_config' command is executed.
16:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:59 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:59 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:59 INFO  : 'con' command is executed.
16:28:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:28:59 INFO  : Disconnected from the channel tcfchan#6.
16:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:31:00 INFO  : 'fpga -state' command is executed.
16:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:31:01 INFO  : 'jtag frequency' command is executed.
16:31:01 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:01 INFO  : Context for 'APU' is selected.
16:31:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:31:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:01 INFO  : Context for 'APU' is selected.
16:31:01 INFO  : 'stop' command is executed.
16:31:01 INFO  : 'ps7_init' command is executed.
16:31:01 INFO  : 'ps7_post_config' command is executed.
16:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:01 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:01 INFO  : 'con' command is executed.
16:31:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:31:01 INFO  : Disconnected from the channel tcfchan#7.
16:31:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:31:21 INFO  : 'fpga -state' command is executed.
16:31:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:31:21 INFO  : 'jtag frequency' command is executed.
16:31:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:31:21 INFO  : Context for 'APU' is selected.
16:31:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:23 INFO  : Context for 'APU' is selected.
16:31:23 INFO  : 'stop' command is executed.
16:31:23 INFO  : 'ps7_init' command is executed.
16:31:23 INFO  : 'ps7_post_config' command is executed.
16:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:23 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:31:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:31:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:31:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:31:24 INFO  : 'con' command is executed.
16:31:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:31:24 INFO  : Disconnected from the channel tcfchan#8.
16:32:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:32:10 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
16:32:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:32:16 INFO  : 'fpga -state' command is executed.
16:32:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:16 INFO  : 'jtag frequency' command is executed.
16:32:16 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:16 INFO  : Context for 'APU' is selected.
16:32:17 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:32:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:17 INFO  : Context for 'APU' is selected.
16:32:17 INFO  : 'stop' command is executed.
16:32:17 INFO  : 'ps7_init' command is executed.
16:32:17 INFO  : 'ps7_post_config' command is executed.
16:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:17 INFO  : 'con' command is executed.
16:32:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:32:17 INFO  : Disconnected from the channel tcfchan#9.
16:32:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:32:41 INFO  : 'fpga -state' command is executed.
16:32:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:42 INFO  : 'jtag frequency' command is executed.
16:32:42 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:42 INFO  : Context for 'APU' is selected.
16:32:43 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:32:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:43 INFO  : Context for 'APU' is selected.
16:32:43 INFO  : 'stop' command is executed.
16:32:43 INFO  : 'ps7_init' command is executed.
16:32:43 INFO  : 'ps7_post_config' command is executed.
16:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:44 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:44 INFO  : 'con' command is executed.
16:32:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:32:44 INFO  : Disconnected from the channel tcfchan#10.
16:33:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:33:03 INFO  : 'fpga -state' command is executed.
16:33:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:33:03 INFO  : 'jtag frequency' command is executed.
16:33:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:03 INFO  : Context for 'APU' is selected.
16:33:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:33:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:05 INFO  : Context for 'APU' is selected.
16:33:05 INFO  : 'stop' command is executed.
16:33:05 INFO  : 'ps7_init' command is executed.
16:33:05 INFO  : 'ps7_post_config' command is executed.
16:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:05 INFO  : 'con' command is executed.
16:33:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:33:05 INFO  : Disconnected from the channel tcfchan#11.
16:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:33:29 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
16:33:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:33:43 INFO  : 'fpga -state' command is executed.
16:33:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:33:44 INFO  : 'jtag frequency' command is executed.
16:33:44 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:44 INFO  : Context for 'APU' is selected.
16:33:44 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:33:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:44 INFO  : Context for 'APU' is selected.
16:33:44 INFO  : 'stop' command is executed.
16:33:44 INFO  : 'ps7_init' command is executed.
16:33:44 INFO  : 'ps7_post_config' command is executed.
16:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:44 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:44 INFO  : 'con' command is executed.
16:33:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:33:44 INFO  : Disconnected from the channel tcfchan#12.
16:34:47 INFO  : Registering command handlers for SDK TCF services
16:34:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
16:34:51 INFO  : XSCT server has started successfully.
16:34:51 INFO  : Successfully done setting XSCT server connection channel  
16:34:54 INFO  : Successfully done setting SDK workspace  
16:34:54 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
16:34:54 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
16:35:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:06 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
16:35:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:35:13 INFO  : 'fpga -state' command is executed.
16:35:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:35:14 INFO  : 'jtag frequency' command is executed.
16:35:14 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:14 INFO  : Context for 'APU' is selected.
16:35:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:35:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:14 INFO  : Context for 'APU' is selected.
16:35:14 INFO  : 'stop' command is executed.
16:35:14 INFO  : 'ps7_init' command is executed.
16:35:14 INFO  : 'ps7_post_config' command is executed.
16:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:15 INFO  : 'con' command is executed.
16:35:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:35:15 INFO  : Disconnected from the channel tcfchan#1.
16:36:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:36:19 INFO  : 'fpga -state' command is executed.
16:36:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:36:20 INFO  : 'jtag frequency' command is executed.
16:36:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:20 INFO  : Context for 'APU' is selected.
16:36:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:36:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:21 INFO  : Context for 'APU' is selected.
16:36:21 INFO  : 'stop' command is executed.
16:36:21 INFO  : 'ps7_init' command is executed.
16:36:21 INFO  : 'ps7_post_config' command is executed.
16:36:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:22 INFO  : 'con' command is executed.
16:36:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:36:22 INFO  : Disconnected from the channel tcfchan#2.
16:37:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:37:29 INFO  : 'fpga -state' command is executed.
16:37:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:37:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:37:29 INFO  : 'jtag frequency' command is executed.
16:37:29 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:37:29 INFO  : Context for 'APU' is selected.
16:37:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:37:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:31 INFO  : Context for 'APU' is selected.
16:37:31 INFO  : 'stop' command is executed.
16:37:32 INFO  : 'ps7_init' command is executed.
16:37:32 INFO  : 'ps7_post_config' command is executed.
16:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:37:32 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:37:32 INFO  : 'con' command is executed.
16:37:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:37:32 INFO  : Disconnected from the channel tcfchan#3.
16:42:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:42:28 INFO  : 'fpga -state' command is executed.
16:42:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:28 INFO  : 'jtag frequency' command is executed.
16:42:28 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:28 INFO  : Context for 'APU' is selected.
16:42:30 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:42:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:30 INFO  : Context for 'APU' is selected.
16:42:30 INFO  : 'stop' command is executed.
16:42:30 INFO  : 'ps7_init' command is executed.
16:42:30 INFO  : 'ps7_post_config' command is executed.
16:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:30 INFO  : 'con' command is executed.
16:42:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:42:30 INFO  : Disconnected from the channel tcfchan#4.
16:43:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:05 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
16:43:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:43:12 INFO  : 'fpga -state' command is executed.
16:43:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:43:12 INFO  : 'jtag frequency' command is executed.
16:43:12 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:43:12 INFO  : Context for 'APU' is selected.
16:43:12 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:12 INFO  : Context for 'APU' is selected.
16:43:12 INFO  : 'stop' command is executed.
16:43:12 INFO  : 'ps7_init' command is executed.
16:43:12 INFO  : 'ps7_post_config' command is executed.
16:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:43:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:13 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:43:13 INFO  : 'con' command is executed.
16:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:43:13 INFO  : Disconnected from the channel tcfchan#5.
16:44:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:44:40 INFO  : 'fpga -state' command is executed.
16:44:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:40 INFO  : 'jtag frequency' command is executed.
16:44:40 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:44:40 INFO  : Context for 'APU' is selected.
16:44:41 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:44:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:41 INFO  : Context for 'APU' is selected.
16:44:42 INFO  : 'stop' command is executed.
16:44:42 INFO  : 'ps7_init' command is executed.
16:44:42 INFO  : 'ps7_post_config' command is executed.
16:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:42 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:42 INFO  : 'con' command is executed.
16:44:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:44:42 INFO  : Disconnected from the channel tcfchan#6.
16:45:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:45:04 INFO  : 'fpga -state' command is executed.
16:45:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:45:05 INFO  : 'jtag frequency' command is executed.
16:45:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:05 INFO  : Context for 'APU' is selected.
16:45:06 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:45:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:06 INFO  : Context for 'APU' is selected.
16:45:06 INFO  : 'stop' command is executed.
16:45:07 INFO  : 'ps7_init' command is executed.
16:45:07 INFO  : 'ps7_post_config' command is executed.
16:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:07 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:07 INFO  : 'con' command is executed.
16:45:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:45:07 INFO  : Disconnected from the channel tcfchan#7.
16:45:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:45:28 INFO  : 'fpga -state' command is executed.
16:45:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:45:28 INFO  : 'jtag frequency' command is executed.
16:45:28 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:28 INFO  : Context for 'APU' is selected.
16:45:30 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:45:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:30 INFO  : Context for 'APU' is selected.
16:45:30 INFO  : 'stop' command is executed.
16:45:30 INFO  : 'ps7_init' command is executed.
16:45:30 INFO  : 'ps7_post_config' command is executed.
16:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:31 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:31 INFO  : 'con' command is executed.
16:45:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:45:31 INFO  : Disconnected from the channel tcfchan#8.
16:45:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:45:57 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
16:46:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:46:07 INFO  : 'fpga -state' command is executed.
16:46:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:46:07 INFO  : 'jtag frequency' command is executed.
16:46:07 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:07 INFO  : Context for 'APU' is selected.
16:46:07 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:46:07 INFO  : Context for 'APU' is selected.
16:46:07 INFO  : 'stop' command is executed.
16:46:07 INFO  : 'ps7_init' command is executed.
16:46:08 INFO  : 'ps7_post_config' command is executed.
16:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:46:08 INFO  : 'con' command is executed.
16:46:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:46:08 INFO  : Disconnected from the channel tcfchan#9.
16:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:05 INFO  : 'fpga -state' command is executed.
16:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:05 INFO  : 'jtag frequency' command is executed.
16:55:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:05 INFO  : Context for 'APU' is selected.
16:55:07 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:55:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:07 INFO  : Context for 'APU' is selected.
16:55:07 INFO  : 'stop' command is executed.
16:55:07 INFO  : 'ps7_init' command is executed.
16:55:07 INFO  : 'ps7_post_config' command is executed.
16:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:08 INFO  : 'con' command is executed.
16:55:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:55:08 INFO  : Disconnected from the channel tcfchan#10.
16:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:35 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
16:55:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:51 INFO  : 'fpga -state' command is executed.
16:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:51 INFO  : 'jtag frequency' command is executed.
16:55:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:51 INFO  : Context for 'APU' is selected.
16:55:51 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:55:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:51 INFO  : Context for 'APU' is selected.
16:55:51 INFO  : 'stop' command is executed.
16:55:51 INFO  : 'ps7_init' command is executed.
16:55:51 INFO  : 'ps7_post_config' command is executed.
16:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:52 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:52 INFO  : 'con' command is executed.
16:55:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:55:52 INFO  : Disconnected from the channel tcfchan#11.
16:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:56:21 INFO  : 'fpga -state' command is executed.
16:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:21 INFO  : 'jtag frequency' command is executed.
16:56:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:21 INFO  : Context for 'APU' is selected.
16:56:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:23 INFO  : Context for 'APU' is selected.
16:56:23 INFO  : 'stop' command is executed.
16:56:23 INFO  : 'ps7_init' command is executed.
16:56:23 INFO  : 'ps7_post_config' command is executed.
16:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:23 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:23 INFO  : 'con' command is executed.
16:56:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:56:23 INFO  : Disconnected from the channel tcfchan#12.
16:58:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:58:24 INFO  : 'fpga -state' command is executed.
16:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:58:24 INFO  : 'jtag frequency' command is executed.
16:58:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:24 INFO  : Context for 'APU' is selected.
16:58:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:58:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:26 INFO  : Context for 'APU' is selected.
16:58:26 INFO  : 'stop' command is executed.
16:58:26 INFO  : 'ps7_init' command is executed.
16:58:26 INFO  : 'ps7_post_config' command is executed.
16:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:27 INFO  : 'con' command is executed.
16:58:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:58:27 INFO  : Disconnected from the channel tcfchan#13.
17:04:33 INFO  : Registering command handlers for SDK TCF services
17:04:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
17:04:36 INFO  : XSCT server has started successfully.
17:04:36 INFO  : Successfully done setting XSCT server connection channel  
17:04:36 INFO  : Successfully done setting SDK workspace  
17:04:36 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
17:04:36 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
17:05:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:05:05 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
17:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:05:13 INFO  : 'fpga -state' command is executed.
17:05:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:13 INFO  : 'jtag frequency' command is executed.
17:05:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:05:13 INFO  : Context for 'APU' is selected.
17:05:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:05:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:13 INFO  : Context for 'APU' is selected.
17:05:13 INFO  : 'stop' command is executed.
17:05:13 INFO  : 'ps7_init' command is executed.
17:05:13 INFO  : 'ps7_post_config' command is executed.
17:05:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:14 INFO  : 'con' command is executed.
17:05:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:05:14 INFO  : Disconnected from the channel tcfchan#1.
17:06:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:06:36 INFO  : 'fpga -state' command is executed.
17:06:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:36 INFO  : 'jtag frequency' command is executed.
17:06:36 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:06:36 INFO  : Context for 'APU' is selected.
17:06:38 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:38 INFO  : Context for 'APU' is selected.
17:06:38 INFO  : 'stop' command is executed.
17:06:38 INFO  : 'ps7_init' command is executed.
17:06:38 INFO  : 'ps7_post_config' command is executed.
17:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:38 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:38 INFO  : 'con' command is executed.
17:06:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:06:38 INFO  : Disconnected from the channel tcfchan#2.
17:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:37 INFO  : 'fpga -state' command is executed.
17:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:38 INFO  : 'jtag frequency' command is executed.
17:17:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:38 INFO  : Context for 'APU' is selected.
17:17:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:39 INFO  : Context for 'APU' is selected.
17:17:39 INFO  : 'stop' command is executed.
17:17:39 INFO  : 'ps7_init' command is executed.
17:17:39 INFO  : 'ps7_post_config' command is executed.
17:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:40 INFO  : Memory regions updated for context APU
17:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:40 INFO  : 'con' command is executed.
17:17:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:40 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\.sdk\launch_scripts\performance_analysis\performance_analysis_using_debug_helloworld.elf_on_local.tcl'
17:17:42 INFO  : Performance data for 'PS' will be exported to the file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-13_17-17\PS_Trace_QG-13_17-17\trace'
17:17:42 INFO  : Added tracing folder 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-13_17-17\PS_Trace_QG-13_17-17' into  'uart_test1_wrapper_hw_platform_0_Traces'
17:17:43 INFO  : Attempting to open tracing file 'PS_Trace_QG-13_17-17'
17:17:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:57 INFO  : 'fpga -state' command is executed.
17:17:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:58 INFO  : 'jtag frequency' command is executed.
17:17:58 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:58 INFO  : Context for 'APU' is selected.
17:17:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:17:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:58 INFO  : Context for 'APU' is selected.
17:17:58 INFO  : 'stop' command is executed.
17:17:58 INFO  : 'ps7_init' command is executed.
17:17:58 INFO  : 'ps7_post_config' command is executed.
17:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:59 INFO  : 'con' command is executed.
17:17:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:59 INFO  : Disconnected from the channel tcfchan#3.
17:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:18:34 INFO  : 'fpga -state' command is executed.
17:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:18:34 INFO  : 'jtag frequency' command is executed.
17:18:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:34 INFO  : Context for 'APU' is selected.
17:18:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:18:35 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:35 INFO  : Context for 'APU' is selected.
17:18:35 INFO  : 'stop' command is executed.
17:18:36 INFO  : 'ps7_init' command is executed.
17:18:36 INFO  : 'ps7_post_config' command is executed.
17:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:36 INFO  : 'con' command is executed.
17:18:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:18:36 INFO  : Disconnected from the channel tcfchan#4.
17:21:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:21:13 INFO  : 'fpga -state' command is executed.
17:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:14 INFO  : 'jtag frequency' command is executed.
17:21:14 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:14 INFO  : Context for 'APU' is selected.
17:21:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:21:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:15 INFO  : Context for 'APU' is selected.
17:21:15 INFO  : 'stop' command is executed.
17:21:16 INFO  : 'ps7_init' command is executed.
17:21:16 INFO  : 'ps7_post_config' command is executed.
17:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:16 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:16 INFO  : 'con' command is executed.
17:21:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:21:16 INFO  : Disconnected from the channel tcfchan#5.
17:24:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:34 INFO  : 'fpga -state' command is executed.
17:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:34 INFO  : 'jtag frequency' command is executed.
17:24:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:34 INFO  : Context for 'APU' is selected.
17:24:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:24:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:36 INFO  : Context for 'APU' is selected.
17:24:36 INFO  : 'stop' command is executed.
17:24:36 INFO  : 'ps7_init' command is executed.
17:24:36 INFO  : 'ps7_post_config' command is executed.
17:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:36 INFO  : 'con' command is executed.
17:24:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:37 INFO  : Disconnected from the channel tcfchan#6.
17:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:27:19 INFO  : 'fpga -state' command is executed.
17:27:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:27:19 INFO  : 'jtag frequency' command is executed.
17:27:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:27:19 INFO  : Context for 'APU' is selected.
17:27:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:27:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:27:20 INFO  : Context for 'APU' is selected.
17:27:20 INFO  : 'stop' command is executed.
17:27:21 INFO  : 'ps7_init' command is executed.
17:27:21 INFO  : 'ps7_post_config' command is executed.
17:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:21 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:27:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:27:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:27:21 INFO  : 'con' command is executed.
17:27:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:27:21 INFO  : Disconnected from the channel tcfchan#7.
17:27:42 INFO  : Performance data for 'PS' has been exported to the file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-13_17-17\PS_Trace_QG-13_17-17\trace'
17:31:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:31:28 INFO  : 'fpga -state' command is executed.
17:31:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:31:28 INFO  : 'jtag frequency' command is executed.
17:31:28 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:29 INFO  : Context for 'APU' is selected.
17:31:30 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:31:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:30 INFO  : Context for 'APU' is selected.
17:31:30 INFO  : 'stop' command is executed.
17:31:30 INFO  : 'ps7_init' command is executed.
17:31:30 INFO  : 'ps7_post_config' command is executed.
17:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:31:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:31 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:31 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:31 INFO  : 'con' command is executed.
17:31:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:31:31 INFO  : Disconnected from the channel tcfchan#8.
17:32:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:32:24 INFO  : 'fpga -state' command is executed.
17:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:32:25 INFO  : 'jtag frequency' command is executed.
17:32:25 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:25 INFO  : Context for 'APU' is selected.
17:32:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:32:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:26 INFO  : Context for 'APU' is selected.
17:32:26 INFO  : 'stop' command is executed.
17:32:26 INFO  : 'ps7_init' command is executed.
17:32:26 INFO  : 'ps7_post_config' command is executed.
17:32:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:27 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:27 INFO  : 'con' command is executed.
17:32:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:32:27 INFO  : Disconnected from the channel tcfchan#9.
18:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:03:21 INFO  : 'fpga -state' command is executed.
18:03:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:03:21 INFO  : 'jtag frequency' command is executed.
18:03:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:21 INFO  : Context for 'APU' is selected.
18:03:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:03:23 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:23 INFO  : Context for 'APU' is selected.
18:03:23 INFO  : 'stop' command is executed.
18:03:23 INFO  : 'ps7_init' command is executed.
18:03:23 INFO  : 'ps7_post_config' command is executed.
18:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:24 INFO  : 'con' command is executed.
18:03:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:03:24 INFO  : Disconnected from the channel tcfchan#10.
18:04:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:04:01 INFO  : 'fpga -state' command is executed.
18:04:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:04:01 INFO  : 'jtag frequency' command is executed.
18:04:01 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:01 INFO  : Context for 'APU' is selected.
18:04:03 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:04:03 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:03 INFO  : Context for 'APU' is selected.
18:04:03 INFO  : 'stop' command is executed.
18:04:03 INFO  : 'ps7_init' command is executed.
18:04:03 INFO  : 'ps7_post_config' command is executed.
18:04:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:04 INFO  : 'con' command is executed.
18:04:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:04:04 INFO  : Disconnected from the channel tcfchan#11.
18:04:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:04:41 INFO  : 'fpga -state' command is executed.
18:04:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:04:41 INFO  : 'jtag frequency' command is executed.
18:04:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:41 INFO  : Context for 'APU' is selected.
18:04:43 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:04:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:43 INFO  : Context for 'APU' is selected.
18:04:43 INFO  : 'stop' command is executed.
18:04:43 INFO  : 'ps7_init' command is executed.
18:04:43 INFO  : 'ps7_post_config' command is executed.
18:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:44 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:44 INFO  : 'con' command is executed.
18:04:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:04:44 INFO  : Disconnected from the channel tcfchan#12.
18:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:05:52 INFO  : 'fpga -state' command is executed.
18:05:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:52 INFO  : 'jtag frequency' command is executed.
18:05:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:05:52 INFO  : Context for 'APU' is selected.
18:05:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:05:54 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:54 INFO  : Context for 'APU' is selected.
18:05:54 INFO  : 'stop' command is executed.
18:05:54 INFO  : 'ps7_init' command is executed.
18:05:54 INFO  : 'ps7_post_config' command is executed.
18:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:05:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:55 INFO  : 'con' command is executed.
18:05:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:05:55 INFO  : Disconnected from the channel tcfchan#13.
18:07:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:07:07 INFO  : 'fpga -state' command is executed.
18:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:07 INFO  : 'jtag frequency' command is executed.
18:07:07 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:07 INFO  : Context for 'APU' is selected.
18:07:09 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:07:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:09 INFO  : Context for 'APU' is selected.
18:07:09 INFO  : 'stop' command is executed.
18:07:09 INFO  : 'ps7_init' command is executed.
18:07:09 INFO  : 'ps7_post_config' command is executed.
18:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:10 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:10 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:10 INFO  : 'con' command is executed.
18:07:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:07:10 INFO  : Disconnected from the channel tcfchan#14.
18:07:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:07:30 INFO  : 'fpga -state' command is executed.
18:07:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:30 INFO  : 'jtag frequency' command is executed.
18:07:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:30 INFO  : Context for 'APU' is selected.
18:07:32 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:07:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:32 INFO  : Context for 'APU' is selected.
18:07:32 INFO  : 'stop' command is executed.
18:07:32 INFO  : 'ps7_init' command is executed.
18:07:32 INFO  : 'ps7_post_config' command is executed.
18:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:33 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:33 INFO  : 'con' command is executed.
18:07:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:07:33 INFO  : Disconnected from the channel tcfchan#15.
18:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:07:51 INFO  : 'fpga -state' command is executed.
18:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:07:51 INFO  : 'jtag frequency' command is executed.
18:07:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:51 INFO  : Context for 'APU' is selected.
18:07:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:07:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:53 INFO  : Context for 'APU' is selected.
18:07:53 INFO  : 'stop' command is executed.
18:07:53 INFO  : 'ps7_init' command is executed.
18:07:53 INFO  : 'ps7_post_config' command is executed.
18:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:54 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:54 INFO  : 'con' command is executed.
18:07:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:07:54 INFO  : Disconnected from the channel tcfchan#16.
18:12:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:12:06 INFO  : 'fpga -state' command is executed.
18:12:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:06 INFO  : 'jtag frequency' command is executed.
18:12:06 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:06 INFO  : Context for 'APU' is selected.
18:12:07 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:07 INFO  : Context for 'APU' is selected.
18:12:07 INFO  : 'stop' command is executed.
18:12:08 INFO  : 'ps7_init' command is executed.
18:12:08 INFO  : 'ps7_post_config' command is executed.
18:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:08 INFO  : 'con' command is executed.
18:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:12:08 INFO  : Disconnected from the channel tcfchan#17.
18:13:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:13:34 INFO  : 'fpga -state' command is executed.
18:13:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:13:34 INFO  : 'jtag frequency' command is executed.
18:13:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:34 INFO  : Context for 'APU' is selected.
18:13:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:13:36 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:36 INFO  : Context for 'APU' is selected.
18:13:36 INFO  : 'stop' command is executed.
18:13:36 INFO  : 'ps7_init' command is executed.
18:13:36 INFO  : 'ps7_post_config' command is executed.
18:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:36 INFO  : 'con' command is executed.
18:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:13:36 INFO  : Disconnected from the channel tcfchan#18.
18:16:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:16:54 INFO  : 'fpga -state' command is executed.
18:17:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:17:11 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
18:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:17:16 INFO  : 'fpga -state' command is executed.
18:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:17:16 INFO  : 'jtag frequency' command is executed.
18:17:16 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:16 INFO  : Context for 'APU' is selected.
18:17:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:17:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:16 INFO  : Context for 'APU' is selected.
18:17:16 INFO  : 'stop' command is executed.
18:17:16 INFO  : 'ps7_init' command is executed.
18:17:16 INFO  : 'ps7_post_config' command is executed.
18:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:17 INFO  : 'con' command is executed.
18:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:17:17 INFO  : Disconnected from the channel tcfchan#19.
18:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:17:57 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
18:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:18:00 INFO  : 'fpga -state' command is executed.
18:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:00 INFO  : 'jtag frequency' command is executed.
18:18:00 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:00 INFO  : Context for 'APU' is selected.
18:18:00 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:18:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:00 INFO  : Context for 'APU' is selected.
18:18:00 INFO  : 'stop' command is executed.
18:18:01 INFO  : 'ps7_init' command is executed.
18:18:01 INFO  : 'ps7_post_config' command is executed.
18:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:01 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:01 INFO  : 'con' command is executed.
18:18:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:18:01 INFO  : Disconnected from the channel tcfchan#20.
18:18:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:18:26 INFO  : 'fpga -state' command is executed.
18:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:18:26 INFO  : 'jtag frequency' command is executed.
18:18:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:18:26 INFO  : Context for 'APU' is selected.
18:18:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:18:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:28 INFO  : Context for 'APU' is selected.
18:18:28 INFO  : 'stop' command is executed.
18:18:28 INFO  : 'ps7_init' command is executed.
18:18:28 INFO  : 'ps7_post_config' command is executed.
18:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:29 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:18:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:18:29 INFO  : 'con' command is executed.
18:18:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:18:29 INFO  : Disconnected from the channel tcfchan#21.
18:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:19:56 INFO  : 'fpga -state' command is executed.
18:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:19:56 INFO  : 'jtag frequency' command is executed.
18:19:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:56 INFO  : Context for 'APU' is selected.
18:19:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:19:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:19:58 INFO  : Context for 'APU' is selected.
18:19:58 INFO  : 'stop' command is executed.
18:19:59 INFO  : 'ps7_init' command is executed.
18:19:59 INFO  : 'ps7_post_config' command is executed.
18:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:59 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:19:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:19:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:19:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:19:59 INFO  : 'con' command is executed.
18:19:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:19:59 INFO  : Disconnected from the channel tcfchan#22.
18:21:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:21:14 INFO  : 'fpga -state' command is executed.
18:21:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:21:14 INFO  : 'jtag frequency' command is executed.
18:21:14 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:14 INFO  : Context for 'APU' is selected.
18:21:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:21:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:16 INFO  : Context for 'APU' is selected.
18:21:16 INFO  : 'stop' command is executed.
18:21:17 INFO  : 'ps7_init' command is executed.
18:21:17 INFO  : 'ps7_post_config' command is executed.
18:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:17 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:17 INFO  : 'con' command is executed.
18:21:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:21:17 INFO  : Disconnected from the channel tcfchan#23.
20:15:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:17:12 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
20:17:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:17:23 INFO  : 'fpga -state' command is executed.
20:17:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:17:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:17:23 INFO  : 'jtag frequency' command is executed.
20:17:23 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:17:23 INFO  : Context for 'APU' is selected.
20:17:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:17:23 INFO  : 'configparams force-mem-access 1' command is executed.
20:17:23 INFO  : Context for 'APU' is selected.
20:17:23 INFO  : 'stop' command is executed.
20:17:24 INFO  : 'ps7_init' command is executed.
20:17:24 INFO  : 'ps7_post_config' command is executed.
20:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:17:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:17:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:17:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:17:24 INFO  : 'con' command is executed.
20:17:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:17:24 INFO  : Disconnected from the channel tcfchan#24.
21:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:33 INFO  : 'fpga -state' command is executed.
21:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:34 INFO  : 'jtag frequency' command is executed.
21:55:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:34 INFO  : Context for 'APU' is selected.
21:55:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:35 INFO  : Context for 'APU' is selected.
21:55:35 INFO  : 'stop' command is executed.
21:55:35 INFO  : 'ps7_init' command is executed.
21:55:36 INFO  : 'ps7_post_config' command is executed.
21:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:36 INFO  : 'con' command is executed.
21:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:55:36 INFO  : Disconnected from the channel tcfchan#25.
21:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:55:59 INFO  : 'fpga -state' command is executed.
21:55:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:55:59 INFO  : 'jtag frequency' command is executed.
21:55:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:59 INFO  : Context for 'APU' is selected.
21:56:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:56:01 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:01 INFO  : Context for 'APU' is selected.
21:56:01 INFO  : 'stop' command is executed.
21:56:01 INFO  : 'ps7_init' command is executed.
21:56:01 INFO  : 'ps7_post_config' command is executed.
21:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:01 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:01 INFO  : 'con' command is executed.
21:56:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:56:01 INFO  : Disconnected from the channel tcfchan#26.
21:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:56:21 INFO  : 'fpga -state' command is executed.
21:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:56:21 INFO  : 'jtag frequency' command is executed.
21:56:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:21 INFO  : Context for 'APU' is selected.
21:56:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:23 INFO  : Context for 'APU' is selected.
21:56:23 INFO  : 'stop' command is executed.
21:56:24 INFO  : 'ps7_init' command is executed.
21:56:24 INFO  : 'ps7_post_config' command is executed.
21:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:24 INFO  : 'con' command is executed.
21:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:56:24 INFO  : Disconnected from the channel tcfchan#27.
21:57:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:21 INFO  : 'fpga -state' command is executed.
21:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:22 INFO  : 'jtag frequency' command is executed.
21:57:22 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:22 INFO  : Context for 'APU' is selected.
21:57:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:23 INFO  : Context for 'APU' is selected.
21:57:23 INFO  : 'stop' command is executed.
21:57:24 INFO  : 'ps7_init' command is executed.
21:57:24 INFO  : 'ps7_post_config' command is executed.
21:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:24 INFO  : 'con' command is executed.
21:57:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:24 INFO  : Disconnected from the channel tcfchan#28.
21:58:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:21 INFO  : 'fpga -state' command is executed.
21:58:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:58:21 INFO  : 'jtag frequency' command is executed.
21:58:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:21 INFO  : Context for 'APU' is selected.
21:58:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:58:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:23 INFO  : Context for 'APU' is selected.
21:58:23 INFO  : 'stop' command is executed.
21:58:23 INFO  : 'ps7_init' command is executed.
21:58:23 INFO  : 'ps7_post_config' command is executed.
21:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:23 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:23 INFO  : 'con' command is executed.
21:58:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:58:23 INFO  : Disconnected from the channel tcfchan#29.
22:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:01:08 INFO  : 'fpga -state' command is executed.
22:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:01:08 INFO  : 'jtag frequency' command is executed.
22:01:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:08 INFO  : Context for 'APU' is selected.
22:01:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:01:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:10 INFO  : Context for 'APU' is selected.
22:01:10 INFO  : 'stop' command is executed.
22:01:10 INFO  : 'ps7_init' command is executed.
22:01:10 INFO  : 'ps7_post_config' command is executed.
22:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:11 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:11 INFO  : 'con' command is executed.
22:01:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:01:11 INFO  : Disconnected from the channel tcfchan#30.
22:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:02:51 INFO  : 'fpga -state' command is executed.
22:02:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:02:51 INFO  : 'jtag frequency' command is executed.
22:02:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:51 INFO  : Context for 'APU' is selected.
22:02:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:02:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:53 INFO  : Context for 'APU' is selected.
22:02:53 INFO  : 'stop' command is executed.
22:02:53 INFO  : 'ps7_init' command is executed.
22:02:53 INFO  : 'ps7_post_config' command is executed.
22:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:02:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:54 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:54 INFO  : 'con' command is executed.
22:02:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:02:54 INFO  : Disconnected from the channel tcfchan#31.
22:06:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:06:56 INFO  : 'fpga -state' command is executed.
22:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:06:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:06:56 INFO  : 'jtag frequency' command is executed.
22:06:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:06:56 INFO  : Context for 'APU' is selected.
22:06:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:06:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:06:58 INFO  : Context for 'APU' is selected.
22:06:58 INFO  : 'stop' command is executed.
22:06:58 INFO  : 'ps7_init' command is executed.
22:06:58 INFO  : 'ps7_post_config' command is executed.
22:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:06:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:06:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:06:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:06:59 INFO  : 'con' command is executed.
22:06:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:06:59 INFO  : Disconnected from the channel tcfchan#32.
22:09:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:09:59 INFO  : 'fpga -state' command is executed.
22:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:09:59 INFO  : 'jtag frequency' command is executed.
22:09:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:59 INFO  : Context for 'APU' is selected.
22:10:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:01 INFO  : Context for 'APU' is selected.
22:10:01 INFO  : 'stop' command is executed.
22:10:02 INFO  : 'ps7_init' command is executed.
22:10:02 INFO  : 'ps7_post_config' command is executed.
22:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:02 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:02 INFO  : 'con' command is executed.
22:10:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:10:02 INFO  : Disconnected from the channel tcfchan#33.
22:11:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:11:42 INFO  : 'fpga -state' command is executed.
22:11:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:11:42 INFO  : 'jtag frequency' command is executed.
22:11:42 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:42 INFO  : Context for 'APU' is selected.
22:11:44 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:44 INFO  : Context for 'APU' is selected.
22:11:44 INFO  : 'stop' command is executed.
22:11:44 INFO  : 'ps7_init' command is executed.
22:11:44 INFO  : 'ps7_post_config' command is executed.
22:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:44 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:44 INFO  : 'con' command is executed.
22:11:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:11:44 INFO  : Disconnected from the channel tcfchan#34.
22:13:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:13:37 INFO  : 'fpga -state' command is executed.
22:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:13:37 INFO  : 'jtag frequency' command is executed.
22:13:37 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:37 INFO  : Context for 'APU' is selected.
22:13:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:13:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:39 INFO  : Context for 'APU' is selected.
22:13:39 INFO  : 'stop' command is executed.
22:13:39 INFO  : 'ps7_init' command is executed.
22:13:39 INFO  : 'ps7_post_config' command is executed.
22:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:40 INFO  : 'con' command is executed.
22:13:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:13:40 INFO  : Disconnected from the channel tcfchan#35.
22:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:14:01 INFO  : 'fpga -state' command is executed.
22:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:14:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:14:01 INFO  : 'jtag frequency' command is executed.
22:14:01 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:14:01 INFO  : Context for 'APU' is selected.
22:14:03 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:14:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:14:03 INFO  : Context for 'APU' is selected.
22:14:03 INFO  : 'stop' command is executed.
22:14:04 INFO  : 'ps7_init' command is executed.
22:14:04 INFO  : 'ps7_post_config' command is executed.
22:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:14:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:14:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:14:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:14:04 INFO  : 'con' command is executed.
22:14:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:14:04 INFO  : Disconnected from the channel tcfchan#36.
00:00:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:00:29 INFO  : 'fpga -state' command is executed.
00:00:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:00:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:00:29 INFO  : 'jtag frequency' command is executed.
00:00:29 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:00:30 INFO  : Context for 'APU' is selected.
00:00:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:00:31 INFO  : 'configparams force-mem-access 1' command is executed.
00:00:31 INFO  : Context for 'APU' is selected.
00:00:31 INFO  : 'stop' command is executed.
00:00:32 INFO  : 'ps7_init' command is executed.
00:00:32 INFO  : 'ps7_post_config' command is executed.
00:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
00:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:00:32 INFO  : 'con' command is executed.
00:00:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:00:32 INFO  : Disconnected from the channel tcfchan#37.
00:02:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:02:14 INFO  : 'fpga -state' command is executed.
00:02:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:02:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:02:14 INFO  : 'jtag frequency' command is executed.
00:02:14 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:02:14 INFO  : Context for 'APU' is selected.
00:02:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
00:02:16 INFO  : 'configparams force-mem-access 1' command is executed.
00:02:16 INFO  : Context for 'APU' is selected.
00:02:16 INFO  : 'stop' command is executed.
00:02:17 INFO  : 'ps7_init' command is executed.
00:02:17 INFO  : 'ps7_post_config' command is executed.
00:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:02:17 INFO  : 'configparams force-mem-access 0' command is executed.
00:02:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

00:02:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:02:17 INFO  : 'con' command is executed.
00:02:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:02:17 INFO  : Disconnected from the channel tcfchan#38.
00:56:32 INFO  : Performance data for 'PS' has been exported to the file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\uart_test1_wrapper_hw_platform_0_Traces\Traces\Run_QG-13_17-17\PS_Trace_QG-13_17-17\trace'
00:56:32 WARN  : channel "tcfchan#3" closed
13:41:54 INFO  : Registering command handlers for SDK TCF services
13:41:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
13:41:57 INFO  : XSCT server has started successfully.
13:41:57 INFO  : Successfully done setting XSCT server connection channel  
13:42:00 INFO  : Successfully done setting SDK workspace  
13:42:00 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
13:42:00 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
13:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:43:21 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
13:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:43:35 INFO  : 'fpga -state' command is executed.
13:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:43:35 INFO  : 'jtag frequency' command is executed.
13:43:35 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:35 INFO  : Context for 'APU' is selected.
13:43:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:43:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:36 INFO  : Context for 'APU' is selected.
13:43:36 INFO  : 'stop' command is executed.
13:43:36 INFO  : 'ps7_init' command is executed.
13:43:36 INFO  : 'ps7_post_config' command is executed.
13:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:36 INFO  : 'con' command is executed.
13:43:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:43:36 INFO  : Disconnected from the channel tcfchan#1.
13:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:43:52 INFO  : 'fpga -state' command is executed.
13:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:43:52 INFO  : 'jtag frequency' command is executed.
13:43:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:52 INFO  : Context for 'APU' is selected.
13:43:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:43:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:53 INFO  : Context for 'APU' is selected.
13:43:54 INFO  : 'stop' command is executed.
13:43:54 INFO  : 'ps7_init' command is executed.
13:43:54 INFO  : 'ps7_post_config' command is executed.
13:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:54 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:54 INFO  : 'con' command is executed.
13:43:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:43:54 INFO  : Disconnected from the channel tcfchan#2.
13:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:46:05 INFO  : 'fpga -state' command is executed.
13:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:46:06 INFO  : 'jtag frequency' command is executed.
13:46:06 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:46:06 INFO  : Context for 'APU' is selected.
13:46:07 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:46:07 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:07 INFO  : Context for 'APU' is selected.
13:46:07 INFO  : 'stop' command is executed.
13:46:08 INFO  : 'ps7_init' command is executed.
13:46:08 INFO  : 'ps7_post_config' command is executed.
13:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:08 INFO  : 'con' command is executed.
13:46:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:46:08 INFO  : Disconnected from the channel tcfchan#3.
13:46:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:46:52 INFO  : 'fpga -state' command is executed.
13:46:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:46:53 INFO  : 'jtag frequency' command is executed.
13:46:53 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:46:53 INFO  : Context for 'APU' is selected.
13:46:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:46:54 INFO  : 'configparams force-mem-access 1' command is executed.
13:46:54 INFO  : Context for 'APU' is selected.
13:46:54 INFO  : 'stop' command is executed.
13:46:54 INFO  : 'ps7_init' command is executed.
13:46:54 INFO  : 'ps7_post_config' command is executed.
13:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:46:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:55 INFO  : 'con' command is executed.
13:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:46:55 INFO  : Disconnected from the channel tcfchan#4.
13:47:57 INFO  : Registering command handlers for SDK TCF services
13:47:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
13:48:00 INFO  : XSCT server has started successfully.
13:48:00 INFO  : Successfully done setting XSCT server connection channel  
13:48:00 INFO  : Successfully done setting SDK workspace  
13:48:00 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
13:48:00 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
13:48:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:48:47 INFO  : 'fpga -state' command is executed.
13:48:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:48:47 INFO  : 'jtag frequency' command is executed.
13:48:47 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:48:47 INFO  : Context for 'APU' is selected.
13:48:47 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:48:47 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:47 INFO  : Context for 'APU' is selected.
13:48:47 INFO  : 'stop' command is executed.
13:48:48 INFO  : 'ps7_init' command is executed.
13:48:48 INFO  : 'ps7_post_config' command is executed.
13:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:48 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:48 INFO  : 'con' command is executed.
13:48:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:48:48 INFO  : Disconnected from the channel tcfchan#1.
13:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:50:34 INFO  : 'fpga -state' command is executed.
13:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:50:34 INFO  : 'jtag frequency' command is executed.
13:50:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:50:34 INFO  : Context for 'APU' is selected.
13:50:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:50:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:35 INFO  : Context for 'APU' is selected.
13:50:36 INFO  : 'stop' command is executed.
13:50:36 INFO  : 'ps7_init' command is executed.
13:50:36 INFO  : 'ps7_post_config' command is executed.
13:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:50:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:36 INFO  : 'con' command is executed.
13:50:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:50:36 INFO  : Disconnected from the channel tcfchan#2.
13:52:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:52:20 INFO  : 'fpga -state' command is executed.
13:52:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:52:20 INFO  : 'jtag frequency' command is executed.
13:52:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:20 INFO  : Context for 'APU' is selected.
13:52:22 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:52:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:22 INFO  : Context for 'APU' is selected.
13:52:22 INFO  : 'stop' command is executed.
13:52:22 INFO  : 'ps7_init' command is executed.
13:52:22 INFO  : 'ps7_post_config' command is executed.
13:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:22 INFO  : 'con' command is executed.
13:52:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:52:22 INFO  : Disconnected from the channel tcfchan#3.
14:08:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:08:02 INFO  : 'fpga -state' command is executed.
14:08:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:08:03 INFO  : 'jtag frequency' command is executed.
14:08:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:03 INFO  : Context for 'APU' is selected.
14:08:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:08:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:04 INFO  : Context for 'APU' is selected.
14:08:04 INFO  : 'stop' command is executed.
14:08:05 INFO  : 'ps7_init' command is executed.
14:08:05 INFO  : 'ps7_post_config' command is executed.
14:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:05 INFO  : 'con' command is executed.
14:08:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:08:05 INFO  : Disconnected from the channel tcfchan#4.
14:09:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:09:09 INFO  : 'fpga -state' command is executed.
14:09:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:09:09 INFO  : 'jtag frequency' command is executed.
14:09:09 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:09:09 INFO  : Context for 'APU' is selected.
14:09:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:09:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:11 INFO  : Context for 'APU' is selected.
14:09:11 INFO  : 'stop' command is executed.
14:09:11 INFO  : 'ps7_init' command is executed.
14:09:11 INFO  : 'ps7_post_config' command is executed.
14:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:09:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:11 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:12 INFO  : 'con' command is executed.
14:09:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:09:12 INFO  : Disconnected from the channel tcfchan#5.
14:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:10:49 INFO  : 'fpga -state' command is executed.
14:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:10:49 INFO  : 'jtag frequency' command is executed.
14:10:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:10:49 INFO  : Context for 'APU' is selected.
14:10:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:10:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:50 INFO  : Context for 'APU' is selected.
14:10:51 INFO  : 'stop' command is executed.
14:10:51 INFO  : 'ps7_init' command is executed.
14:10:51 INFO  : 'ps7_post_config' command is executed.
14:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:10:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:10:51 INFO  : 'con' command is executed.
14:10:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:10:51 INFO  : Disconnected from the channel tcfchan#6.
14:14:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:14:14 INFO  : 'fpga -state' command is executed.
14:14:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:14:14 INFO  : 'jtag frequency' command is executed.
14:14:14 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:14 INFO  : Context for 'APU' is selected.
14:14:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:14:16 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:16 INFO  : Context for 'APU' is selected.
14:14:16 INFO  : 'stop' command is executed.
14:14:16 INFO  : 'ps7_init' command is executed.
14:14:16 INFO  : 'ps7_post_config' command is executed.
14:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:17 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:17 INFO  : 'con' command is executed.
14:14:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:14:17 INFO  : Disconnected from the channel tcfchan#7.
14:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:16:39 INFO  : 'fpga -state' command is executed.
14:16:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:16:39 INFO  : 'jtag frequency' command is executed.
14:16:39 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:16:39 INFO  : Context for 'APU' is selected.
14:16:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:16:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:16:40 INFO  : Context for 'APU' is selected.
14:16:40 INFO  : 'stop' command is executed.
14:16:41 INFO  : 'ps7_init' command is executed.
14:16:41 INFO  : 'ps7_post_config' command is executed.
14:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:16:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:16:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:16:41 INFO  : 'con' command is executed.
14:16:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:16:41 INFO  : Disconnected from the channel tcfchan#8.
14:17:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:17:06 INFO  : 'fpga -state' command is executed.
14:17:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:17:06 INFO  : 'jtag frequency' command is executed.
14:17:06 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:06 INFO  : Context for 'APU' is selected.
14:17:08 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:17:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:08 INFO  : Context for 'APU' is selected.
14:17:08 INFO  : 'stop' command is executed.
14:17:08 INFO  : 'ps7_init' command is executed.
14:17:08 INFO  : 'ps7_post_config' command is executed.
14:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:08 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:09 INFO  : 'con' command is executed.
14:17:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:17:09 INFO  : Disconnected from the channel tcfchan#9.
14:37:38 INFO  : Registering command handlers for SDK TCF services
14:37:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
14:37:41 INFO  : XSCT server has started successfully.
14:37:41 INFO  : Successfully done setting XSCT server connection channel  
14:37:41 INFO  : Successfully done setting SDK workspace  
14:37:41 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
14:37:41 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
14:38:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:38:41 INFO  : 'fpga -state' command is executed.
14:38:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:38:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:38:42 INFO  : 'jtag frequency' command is executed.
14:38:42 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:38:42 INFO  : Context for 'APU' is selected.
14:38:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:38:42 INFO  : Context for 'APU' is selected.
14:38:42 INFO  : 'stop' command is executed.
14:38:42 INFO  : 'ps7_init' command is executed.
14:38:42 INFO  : 'ps7_post_config' command is executed.
14:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:38:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:38:43 INFO  : 'con' command is executed.
14:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:38:43 INFO  : Disconnected from the channel tcfchan#1.
14:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:59:48 INFO  : 'fpga -state' command is executed.
14:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:59:48 INFO  : 'jtag frequency' command is executed.
14:59:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:48 INFO  : Context for 'APU' is selected.
14:59:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:59:50 INFO  : Context for 'APU' is selected.
14:59:50 INFO  : 'stop' command is executed.
14:59:50 INFO  : 'ps7_init' command is executed.
14:59:50 INFO  : 'ps7_post_config' command is executed.
14:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
14:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:59:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:51 INFO  : 'con' command is executed.
14:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:59:51 INFO  : Disconnected from the channel tcfchan#2.
19:13:45 INFO  : Registering command handlers for SDK TCF services
19:13:45 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
19:13:49 INFO  : XSCT server has started successfully.
19:13:49 INFO  : Successfully done setting XSCT server connection channel  
19:13:51 INFO  : Successfully done setting SDK workspace  
19:13:51 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
19:13:51 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
19:15:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:15:40 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
19:16:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:16:59 INFO  : 'fpga -state' command is executed.
19:16:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:16:59 INFO  : 'jtag frequency' command is executed.
19:16:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:16:59 INFO  : Context for 'APU' is selected.
19:16:59 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
19:16:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:16:59 INFO  : Context for 'APU' is selected.
19:16:59 INFO  : 'stop' command is executed.
19:17:00 INFO  : 'ps7_init' command is executed.
19:17:00 INFO  : 'ps7_post_config' command is executed.
19:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:00 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:00 INFO  : 'con' command is executed.
19:17:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:17:00 INFO  : Disconnected from the channel tcfchan#1.
19:19:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:19:50 INFO  : 'fpga -state' command is executed.
19:19:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:19:51 INFO  : 'jtag frequency' command is executed.
19:19:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:19:51 INFO  : Context for 'APU' is selected.
19:19:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
19:19:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:53 INFO  : Context for 'APU' is selected.
19:19:53 INFO  : 'stop' command is executed.
19:19:53 INFO  : 'ps7_init' command is executed.
19:19:53 INFO  : 'ps7_post_config' command is executed.
19:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:19:53 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:19:53 INFO  : 'con' command is executed.
19:19:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:19:53 INFO  : Disconnected from the channel tcfchan#2.
19:22:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:22:12 INFO  : 'fpga -state' command is executed.
19:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:22:13 INFO  : 'jtag frequency' command is executed.
19:22:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:22:13 INFO  : Context for 'APU' is selected.
19:22:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
19:22:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:14 INFO  : Context for 'APU' is selected.
19:22:15 INFO  : 'stop' command is executed.
19:22:15 INFO  : 'ps7_init' command is executed.
19:22:15 INFO  : 'ps7_post_config' command is executed.
19:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:15 INFO  : 'con' command is executed.
19:22:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:22:15 INFO  : Disconnected from the channel tcfchan#3.
19:24:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:24:03 INFO  : 'fpga -state' command is executed.
19:24:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:24:03 INFO  : 'jtag frequency' command is executed.
19:24:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:03 INFO  : Context for 'APU' is selected.
19:24:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
19:24:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:05 INFO  : Context for 'APU' is selected.
19:24:05 INFO  : 'stop' command is executed.
19:24:06 INFO  : 'ps7_init' command is executed.
19:24:06 INFO  : 'ps7_post_config' command is executed.
19:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:06 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:06 INFO  : 'con' command is executed.
19:24:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:24:06 INFO  : Disconnected from the channel tcfchan#4.
19:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:24:51 INFO  : 'fpga -state' command is executed.
19:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:24:52 INFO  : 'jtag frequency' command is executed.
19:24:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:24:52 INFO  : Context for 'APU' is selected.
19:24:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
19:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:54 INFO  : Context for 'APU' is selected.
19:24:54 INFO  : 'stop' command is executed.
19:24:54 INFO  : 'ps7_init' command is executed.
19:24:54 INFO  : 'ps7_post_config' command is executed.
19:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:54 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:55 INFO  : 'con' command is executed.
19:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:24:55 INFO  : Disconnected from the channel tcfchan#5.
19:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:30:19 INFO  : 'fpga -state' command is executed.
19:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:19 INFO  : 'jtag frequency' command is executed.
19:30:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:30:19 INFO  : Context for 'APU' is selected.
19:30:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
19:30:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:21 INFO  : Context for 'APU' is selected.
19:30:21 INFO  : 'stop' command is executed.
19:30:21 INFO  : 'ps7_init' command is executed.
19:30:21 INFO  : 'ps7_post_config' command is executed.
19:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:21 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:22 INFO  : 'con' command is executed.
19:30:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:30:22 INFO  : Disconnected from the channel tcfchan#6.
19:35:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:35:21 INFO  : 'fpga -state' command is executed.
19:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:35:21 INFO  : 'jtag frequency' command is executed.
19:35:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:35:21 INFO  : Context for 'APU' is selected.
19:35:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
19:35:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:35:23 INFO  : Context for 'APU' is selected.
19:35:23 INFO  : 'stop' command is executed.
19:35:23 INFO  : 'ps7_init' command is executed.
19:35:23 INFO  : 'ps7_post_config' command is executed.
19:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:23 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:35:23 INFO  : 'configparams force-mem-access 0' command is executed.
19:35:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

19:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:35:24 INFO  : 'con' command is executed.
19:35:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:35:24 INFO  : Disconnected from the channel tcfchan#7.
19:37:30 INFO  : Registering command handlers for SDK TCF services
19:37:31 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
19:37:34 INFO  : XSCT server has started successfully.
19:37:34 INFO  : Successfully done setting XSCT server connection channel  
19:37:34 INFO  : Successfully done setting SDK workspace  
19:37:34 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
19:37:34 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
19:38:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:38:02 INFO  : 'fpga -state' command is executed.
19:38:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:38:02 INFO  : 'jtag frequency' command is executed.
19:38:02 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:38:02 INFO  : Context for 'APU' is selected.
19:38:02 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
19:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
19:38:02 INFO  : Context for 'APU' is selected.
19:38:02 INFO  : 'stop' command is executed.
19:38:03 INFO  : 'ps7_init' command is executed.
19:38:03 INFO  : 'ps7_post_config' command is executed.
19:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:03 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

19:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:38:03 INFO  : 'con' command is executed.
19:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

19:38:03 INFO  : Disconnected from the channel tcfchan#1.
17:00:52 INFO  : Registering command handlers for SDK TCF services
17:00:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
17:00:55 INFO  : XSCT server has started successfully.
17:00:59 INFO  : Successfully done setting XSCT server connection channel  
17:00:59 INFO  : Successfully done setting SDK workspace  
17:00:59 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
17:00:59 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
17:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:08:51 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
17:09:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:09:00 INFO  : 'fpga -state' command is executed.
17:09:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:01 INFO  : 'jtag frequency' command is executed.
17:09:01 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:01 INFO  : Context for 'APU' is selected.
17:09:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:09:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:01 INFO  : Context for 'APU' is selected.
17:09:01 INFO  : 'stop' command is executed.
17:09:01 INFO  : 'ps7_init' command is executed.
17:09:01 INFO  : 'ps7_post_config' command is executed.
17:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:01 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:01 INFO  : 'con' command is executed.
17:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:09:01 INFO  : Disconnected from the channel tcfchan#1.
17:15:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:15:00 INFO  : 'fpga -state' command is executed.
17:15:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:15:00 INFO  : 'jtag frequency' command is executed.
17:15:00 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:15:00 INFO  : Context for 'APU' is selected.
17:15:00 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:15:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:00 INFO  : Context for 'APU' is selected.
17:15:00 INFO  : 'stop' command is executed.
17:15:00 INFO  : 'ps7_init' command is executed.
17:15:00 INFO  : 'ps7_post_config' command is executed.
17:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:01 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:15:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:01 INFO  : 'con' command is executed.
17:15:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:15:01 INFO  : Disconnected from the channel tcfchan#2.
17:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:16:43 INFO  : 'fpga -state' command is executed.
17:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:16:44 INFO  : 'jtag frequency' command is executed.
17:16:44 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:44 INFO  : Context for 'APU' is selected.
17:16:45 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:16:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:45 INFO  : Context for 'APU' is selected.
17:16:46 INFO  : 'stop' command is executed.
17:16:46 INFO  : 'ps7_init' command is executed.
17:16:46 INFO  : 'ps7_post_config' command is executed.
17:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:46 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:46 INFO  : 'con' command is executed.
17:16:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:16:46 INFO  : Disconnected from the channel tcfchan#3.
17:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:17:42 INFO  : 'fpga -state' command is executed.
17:17:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:17:42 INFO  : 'jtag frequency' command is executed.
17:17:42 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:42 INFO  : Context for 'APU' is selected.
17:17:44 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:17:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:44 INFO  : Context for 'APU' is selected.
17:17:44 INFO  : 'stop' command is executed.
17:17:44 INFO  : 'ps7_init' command is executed.
17:17:44 INFO  : 'ps7_post_config' command is executed.
17:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:45 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:45 INFO  : 'con' command is executed.
17:17:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:17:45 INFO  : Disconnected from the channel tcfchan#4.
17:19:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:19:02 INFO  : 'fpga -state' command is executed.
17:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:19:02 INFO  : 'jtag frequency' command is executed.
17:19:02 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:02 INFO  : Context for 'APU' is selected.
17:19:03 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:19:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:03 INFO  : Context for 'APU' is selected.
17:19:04 INFO  : 'stop' command is executed.
17:19:04 INFO  : 'ps7_init' command is executed.
17:19:04 INFO  : 'ps7_post_config' command is executed.
17:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:04 INFO  : 'con' command is executed.
17:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:19:04 INFO  : Disconnected from the channel tcfchan#5.
17:22:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:22:23 INFO  : 'fpga -state' command is executed.
17:22:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:24 INFO  : 'jtag frequency' command is executed.
17:22:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:24 INFO  : Context for 'APU' is selected.
17:22:25 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:25 INFO  : Context for 'APU' is selected.
17:22:26 INFO  : 'stop' command is executed.
17:22:26 INFO  : 'ps7_init' command is executed.
17:22:26 INFO  : 'ps7_post_config' command is executed.
17:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:26 INFO  : 'con' command is executed.
17:22:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:22:26 INFO  : Disconnected from the channel tcfchan#6.
17:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:22:56 INFO  : 'fpga -state' command is executed.
17:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:22:57 INFO  : 'jtag frequency' command is executed.
17:22:57 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:22:57 INFO  : Context for 'APU' is selected.
17:22:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:22:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:22:58 INFO  : Context for 'APU' is selected.
17:22:58 INFO  : 'stop' command is executed.
17:22:59 INFO  : 'ps7_init' command is executed.
17:22:59 INFO  : 'ps7_post_config' command is executed.
17:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:59 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:22:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:22:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:22:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:22:59 INFO  : 'con' command is executed.
17:22:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:22:59 INFO  : Disconnected from the channel tcfchan#7.
17:23:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:23:48 INFO  : 'fpga -state' command is executed.
17:23:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:23:49 INFO  : 'jtag frequency' command is executed.
17:23:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:23:49 INFO  : Context for 'APU' is selected.
17:23:51 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:23:51 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:51 INFO  : Context for 'APU' is selected.
17:23:51 INFO  : 'stop' command is executed.
17:23:51 INFO  : 'ps7_init' command is executed.
17:23:51 INFO  : 'ps7_post_config' command is executed.
17:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:23:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:23:51 INFO  : 'con' command is executed.
17:23:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:23:51 INFO  : Disconnected from the channel tcfchan#8.
17:30:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:30:40 INFO  : 'fpga -state' command is executed.
17:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:41 INFO  : 'jtag frequency' command is executed.
17:30:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:41 INFO  : Context for 'APU' is selected.
17:30:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:30:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:42 INFO  : Context for 'APU' is selected.
17:30:42 INFO  : 'stop' command is executed.
17:30:43 INFO  : 'ps7_init' command is executed.
17:30:43 INFO  : 'ps7_post_config' command is executed.
17:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:43 INFO  : 'con' command is executed.
17:30:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:30:43 INFO  : Disconnected from the channel tcfchan#9.
17:32:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:32:19 INFO  : 'fpga -state' command is executed.
17:32:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:32:19 INFO  : 'jtag frequency' command is executed.
17:32:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:19 INFO  : Context for 'APU' is selected.
17:32:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:32:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:21 INFO  : Context for 'APU' is selected.
17:32:21 INFO  : 'stop' command is executed.
17:32:22 INFO  : 'ps7_init' command is executed.
17:32:22 INFO  : 'ps7_post_config' command is executed.
17:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:22 INFO  : 'con' command is executed.
17:32:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:32:22 INFO  : Disconnected from the channel tcfchan#10.
17:32:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:32:46 INFO  : 'fpga -state' command is executed.
17:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:32:47 INFO  : 'jtag frequency' command is executed.
17:32:47 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:47 INFO  : Context for 'APU' is selected.
17:32:48 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:48 INFO  : Context for 'APU' is selected.
17:32:48 INFO  : 'stop' command is executed.
17:32:49 INFO  : 'ps7_init' command is executed.
17:32:49 INFO  : 'ps7_post_config' command is executed.
17:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:49 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:49 INFO  : 'con' command is executed.
17:32:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:32:49 INFO  : Disconnected from the channel tcfchan#11.
17:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:38:10 INFO  : 'fpga -state' command is executed.
17:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:38:11 INFO  : 'jtag frequency' command is executed.
17:38:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:11 INFO  : Context for 'APU' is selected.
17:38:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:38:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:13 INFO  : Context for 'APU' is selected.
17:38:13 INFO  : 'stop' command is executed.
17:38:13 INFO  : 'ps7_init' command is executed.
17:38:13 INFO  : 'ps7_post_config' command is executed.
17:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:14 INFO  : 'con' command is executed.
17:38:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:38:14 INFO  : Disconnected from the channel tcfchan#12.
17:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:38:35 INFO  : 'fpga -state' command is executed.
17:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:38:35 INFO  : 'jtag frequency' command is executed.
17:38:35 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:38:35 INFO  : Context for 'APU' is selected.
17:38:37 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:38:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:38:37 INFO  : Context for 'APU' is selected.
17:38:37 INFO  : 'stop' command is executed.
17:38:37 INFO  : 'ps7_init' command is executed.
17:38:37 INFO  : 'ps7_post_config' command is executed.
17:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:37 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:38:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:38:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:38:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:38:38 INFO  : 'con' command is executed.
17:38:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:38:38 INFO  : Disconnected from the channel tcfchan#13.
17:39:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:26 INFO  : 'fpga -state' command is executed.
17:39:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:27 INFO  : 'jtag frequency' command is executed.
17:39:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:39:27 INFO  : Context for 'APU' is selected.
17:39:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:39:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:29 INFO  : Context for 'APU' is selected.
17:39:29 INFO  : 'stop' command is executed.
17:39:29 INFO  : 'ps7_init' command is executed.
17:39:29 INFO  : 'ps7_post_config' command is executed.
17:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:30 INFO  : Memory regions updated for context APU
17:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:30 INFO  : 'con' command is executed.
17:39:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:39:30 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_helloworld.elf_on_local.tcl'
17:53:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:53:25 INFO  : 'fpga -state' command is executed.
17:53:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:53:25 INFO  : 'jtag frequency' command is executed.
17:53:25 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:25 INFO  : Context for 'APU' is selected.
17:53:25 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:53:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:25 INFO  : Context for 'APU' is selected.
17:53:25 INFO  : 'stop' command is executed.
17:53:25 INFO  : 'ps7_init' command is executed.
17:53:25 INFO  : 'ps7_post_config' command is executed.
17:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:26 INFO  : 'con' command is executed.
17:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:53:26 INFO  : Disconnected from the channel tcfchan#14.
17:53:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:53:42 INFO  : 'fpga -state' command is executed.
17:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:53:43 INFO  : 'jtag frequency' command is executed.
17:53:43 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:43 INFO  : Context for 'APU' is selected.
17:53:45 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:53:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:45 INFO  : Context for 'APU' is selected.
17:53:45 INFO  : 'stop' command is executed.
17:53:45 INFO  : 'ps7_init' command is executed.
17:53:45 INFO  : 'ps7_post_config' command is executed.
17:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:45 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:45 INFO  : 'con' command is executed.
17:53:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:53:45 INFO  : Disconnected from the channel tcfchan#15.
17:55:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:14 INFO  : 'fpga -state' command is executed.
17:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:14 INFO  : 'jtag frequency' command is executed.
17:55:14 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:14 INFO  : Context for 'APU' is selected.
17:55:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:55:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:16 INFO  : Context for 'APU' is selected.
17:55:16 INFO  : 'stop' command is executed.
17:55:17 INFO  : 'ps7_init' command is executed.
17:55:17 INFO  : 'ps7_post_config' command is executed.
17:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:17 INFO  : 'con' command is executed.
17:55:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:55:17 INFO  : Disconnected from the channel tcfchan#16.
17:55:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:42 INFO  : 'fpga -state' command is executed.
17:55:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:43 INFO  : 'jtag frequency' command is executed.
17:55:43 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:43 INFO  : Context for 'APU' is selected.
17:55:45 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:55:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:45 INFO  : Context for 'APU' is selected.
17:55:45 INFO  : 'stop' command is executed.
17:55:45 INFO  : 'ps7_init' command is executed.
17:55:45 INFO  : 'ps7_post_config' command is executed.
17:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:46 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:46 INFO  : 'con' command is executed.
17:55:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:55:46 INFO  : Disconnected from the channel tcfchan#17.
18:00:21 WARN  : channel "tcfchan#14" closed
10:22:37 INFO  : Registering command handlers for SDK TCF services
10:22:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
10:22:42 INFO  : XSCT server has started successfully.
10:22:45 INFO  : Successfully done setting XSCT server connection channel  
10:22:45 INFO  : Successfully done setting SDK workspace  
10:22:45 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
10:22:45 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
10:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:41:33 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
10:41:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:41:39 INFO  : 'fpga -state' command is executed.
10:41:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:41:39 INFO  : 'jtag frequency' command is executed.
10:41:39 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:39 INFO  : Context for 'APU' is selected.
10:41:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
10:41:39 INFO  : 'configparams force-mem-access 1' command is executed.
10:41:39 INFO  : Context for 'APU' is selected.
10:41:39 INFO  : 'stop' command is executed.
10:41:40 INFO  : 'ps7_init' command is executed.
10:41:40 INFO  : 'ps7_post_config' command is executed.
10:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

10:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:40 INFO  : 'con' command is executed.
10:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:41:40 INFO  : Disconnected from the channel tcfchan#1.
10:42:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:42:28 INFO  : 'fpga -state' command is executed.
10:42:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:42:28 INFO  : 'jtag frequency' command is executed.
10:42:28 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:42:28 INFO  : Context for 'APU' is selected.
10:42:30 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
10:42:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:30 INFO  : Context for 'APU' is selected.
10:42:30 INFO  : 'stop' command is executed.
10:42:30 INFO  : 'ps7_init' command is executed.
10:42:30 INFO  : 'ps7_post_config' command is executed.
10:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:30 INFO  : 'con' command is executed.
10:42:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:42:30 INFO  : Disconnected from the channel tcfchan#2.
10:44:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:44:21 INFO  : 'fpga -state' command is executed.
10:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:44:22 INFO  : 'jtag frequency' command is executed.
10:44:22 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:44:22 INFO  : Context for 'APU' is selected.
10:44:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
10:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:23 INFO  : Context for 'APU' is selected.
10:44:23 INFO  : 'stop' command is executed.
10:44:23 INFO  : 'ps7_init' command is executed.
10:44:23 INFO  : 'ps7_post_config' command is executed.
10:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:24 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:24 INFO  : 'con' command is executed.
10:44:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:44:24 INFO  : Disconnected from the channel tcfchan#3.
10:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:45:46 INFO  : 'fpga -state' command is executed.
10:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:45:46 INFO  : 'jtag frequency' command is executed.
10:45:46 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:45:46 INFO  : Context for 'APU' is selected.
10:45:48 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
10:45:48 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:48 INFO  : Context for 'APU' is selected.
10:45:48 INFO  : 'stop' command is executed.
10:45:48 INFO  : 'ps7_init' command is executed.
10:45:48 INFO  : 'ps7_post_config' command is executed.
10:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:48 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:48 INFO  : 'con' command is executed.
10:45:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:45:48 INFO  : Disconnected from the channel tcfchan#4.
11:04:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:04:16 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
11:04:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:04:21 INFO  : 'fpga -state' command is executed.
11:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:04:21 INFO  : 'jtag frequency' command is executed.
11:04:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:21 INFO  : Context for 'APU' is selected.
11:04:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:04:21 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:21 INFO  : Context for 'APU' is selected.
11:04:21 INFO  : 'stop' command is executed.
11:04:22 INFO  : 'ps7_init' command is executed.
11:04:22 INFO  : 'ps7_post_config' command is executed.
11:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:22 INFO  : 'con' command is executed.
11:04:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:04:22 INFO  : Disconnected from the channel tcfchan#5.
11:06:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:06:09 INFO  : 'fpga -state' command is executed.
11:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:06:09 INFO  : 'jtag frequency' command is executed.
11:06:09 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:09 INFO  : Context for 'APU' is selected.
11:06:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:06:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:11 INFO  : Context for 'APU' is selected.
11:06:11 INFO  : 'stop' command is executed.
11:06:11 INFO  : 'ps7_init' command is executed.
11:06:12 INFO  : 'ps7_post_config' command is executed.
11:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:12 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:12 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:12 INFO  : 'con' command is executed.
11:06:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:06:12 INFO  : Disconnected from the channel tcfchan#6.
11:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:07:52 INFO  : 'fpga -state' command is executed.
11:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:07:52 INFO  : 'jtag frequency' command is executed.
11:07:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:52 INFO  : Context for 'APU' is selected.
11:07:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:07:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:53 INFO  : Context for 'APU' is selected.
11:07:53 INFO  : 'stop' command is executed.
11:07:54 INFO  : 'ps7_init' command is executed.
11:07:54 INFO  : 'ps7_post_config' command is executed.
11:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:54 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:54 INFO  : 'con' command is executed.
11:07:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:07:54 INFO  : Disconnected from the channel tcfchan#7.
12:44:48 INFO  : Registering command handlers for SDK TCF services
12:44:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
12:44:50 INFO  : XSCT server has started successfully.
12:44:51 INFO  : Successfully done setting XSCT server connection channel  
12:44:51 INFO  : Successfully done setting SDK workspace  
12:44:51 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
12:44:51 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
13:09:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:09:42 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
13:09:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:09:52 INFO  : 'fpga -state' command is executed.
13:09:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:09:52 INFO  : 'jtag frequency' command is executed.
13:09:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:09:52 INFO  : Context for 'APU' is selected.
13:09:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:09:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:52 INFO  : Context for 'APU' is selected.
13:09:52 INFO  : 'stop' command is executed.
13:09:53 INFO  : 'ps7_init' command is executed.
13:09:53 INFO  : 'ps7_post_config' command is executed.
13:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:53 INFO  : 'con' command is executed.
13:09:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:09:53 INFO  : Disconnected from the channel tcfchan#1.
13:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:10:34 INFO  : 'fpga -state' command is executed.
13:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:10:34 INFO  : 'jtag frequency' command is executed.
13:10:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:10:34 INFO  : Context for 'APU' is selected.
13:10:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:10:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:35 INFO  : Context for 'APU' is selected.
13:10:35 INFO  : 'stop' command is executed.
13:10:36 INFO  : 'ps7_init' command is executed.
13:10:36 INFO  : 'ps7_post_config' command is executed.
13:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:10:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:10:36 INFO  : 'con' command is executed.
13:10:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:10:36 INFO  : Disconnected from the channel tcfchan#2.
13:11:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:11:32 INFO  : 'fpga -state' command is executed.
13:11:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:11:32 INFO  : 'jtag frequency' command is executed.
13:11:32 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:32 INFO  : Context for 'APU' is selected.
13:11:34 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:34 INFO  : Context for 'APU' is selected.
13:11:34 INFO  : 'stop' command is executed.
13:11:35 INFO  : 'ps7_init' command is executed.
13:11:35 INFO  : 'ps7_post_config' command is executed.
13:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:35 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:35 INFO  : 'con' command is executed.
13:11:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:11:35 INFO  : Disconnected from the channel tcfchan#3.
13:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:11:53 INFO  : 'fpga -state' command is executed.
13:11:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:11:53 INFO  : 'jtag frequency' command is executed.
13:11:53 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:53 INFO  : Context for 'APU' is selected.
13:11:55 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:11:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:55 INFO  : Context for 'APU' is selected.
13:11:55 INFO  : 'stop' command is executed.
13:11:55 INFO  : 'ps7_init' command is executed.
13:11:55 INFO  : 'ps7_post_config' command is executed.
13:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:11:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:56 INFO  : 'con' command is executed.
13:11:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:11:56 INFO  : Disconnected from the channel tcfchan#4.
13:23:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:23:32 INFO  : 'fpga -state' command is executed.
13:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:23:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:23:32 INFO  : 'jtag frequency' command is executed.
13:23:32 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:23:32 INFO  : Context for 'APU' is selected.
13:23:34 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:23:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:23:34 INFO  : Context for 'APU' is selected.
13:23:34 INFO  : 'stop' command is executed.
13:23:34 INFO  : 'ps7_init' command is executed.
13:23:34 INFO  : 'ps7_post_config' command is executed.
13:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:34 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:23:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:23:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:23:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:23:34 INFO  : 'con' command is executed.
13:23:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:23:34 INFO  : Disconnected from the channel tcfchan#5.
13:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:29:15 INFO  : 'fpga -state' command is executed.
13:29:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:29:15 INFO  : 'jtag frequency' command is executed.
13:29:15 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:15 INFO  : Context for 'APU' is selected.
13:29:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:29:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:16 INFO  : Context for 'APU' is selected.
13:29:16 INFO  : 'stop' command is executed.
13:29:17 INFO  : 'ps7_init' command is executed.
13:29:17 INFO  : 'ps7_post_config' command is executed.
13:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:17 INFO  : 'con' command is executed.
13:29:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:29:17 INFO  : Disconnected from the channel tcfchan#6.
13:30:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:30:03 INFO  : 'fpga -state' command is executed.
13:30:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:30:03 INFO  : 'jtag frequency' command is executed.
13:30:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:30:03 INFO  : Context for 'APU' is selected.
13:30:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:30:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:30:05 INFO  : Context for 'APU' is selected.
13:30:05 INFO  : 'stop' command is executed.
13:30:05 INFO  : 'ps7_init' command is executed.
13:30:05 INFO  : 'ps7_post_config' command is executed.
13:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:30:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:30:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:30:05 INFO  : 'con' command is executed.
13:30:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:30:05 INFO  : Disconnected from the channel tcfchan#7.
13:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:31:30 INFO  : 'fpga -state' command is executed.
13:31:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:31:30 INFO  : 'jtag frequency' command is executed.
13:31:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:31:30 INFO  : Context for 'APU' is selected.
13:31:32 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:31:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:31:32 INFO  : Context for 'APU' is selected.
13:31:32 INFO  : 'stop' command is executed.
13:31:32 INFO  : 'ps7_init' command is executed.
13:31:32 INFO  : 'ps7_post_config' command is executed.
13:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:31:32 INFO  : 'configparams force-mem-access 0' command is executed.
13:31:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:31:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:31:32 INFO  : 'con' command is executed.
13:31:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:31:32 INFO  : Disconnected from the channel tcfchan#8.
13:33:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:33:50 INFO  : 'fpga -state' command is executed.
13:33:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:33:50 INFO  : 'jtag frequency' command is executed.
13:33:50 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:50 INFO  : Context for 'APU' is selected.
13:33:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:52 INFO  : Context for 'APU' is selected.
13:33:52 INFO  : 'stop' command is executed.
13:33:52 INFO  : 'ps7_init' command is executed.
13:33:52 INFO  : 'ps7_post_config' command is executed.
13:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:53 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:53 INFO  : 'con' command is executed.
13:33:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:33:53 INFO  : Disconnected from the channel tcfchan#9.
13:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:34:25 INFO  : 'fpga -state' command is executed.
13:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:34:25 INFO  : 'jtag frequency' command is executed.
13:34:25 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:25 INFO  : Context for 'APU' is selected.
13:34:27 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:34:27 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:27 INFO  : Context for 'APU' is selected.
13:34:27 INFO  : 'stop' command is executed.
13:34:27 INFO  : 'ps7_init' command is executed.
13:34:27 INFO  : 'ps7_post_config' command is executed.
13:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:28 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:28 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:28 INFO  : 'con' command is executed.
13:34:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:34:28 INFO  : Disconnected from the channel tcfchan#10.
13:36:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:36:33 INFO  : 'fpga -state' command is executed.
13:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:36:33 INFO  : 'jtag frequency' command is executed.
13:36:33 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:33 INFO  : Context for 'APU' is selected.
13:36:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:36:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:35 INFO  : Context for 'APU' is selected.
13:36:35 INFO  : 'stop' command is executed.
13:36:35 INFO  : 'ps7_init' command is executed.
13:36:35 INFO  : 'ps7_post_config' command is executed.
13:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:35 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:35 INFO  : 'con' command is executed.
13:36:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:36:35 INFO  : Disconnected from the channel tcfchan#11.
13:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:36:46 INFO  : 'fpga -state' command is executed.
13:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:36:46 INFO  : 'jtag frequency' command is executed.
13:36:46 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:46 INFO  : Context for 'APU' is selected.
13:36:48 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:36:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:48 INFO  : Context for 'APU' is selected.
13:36:48 INFO  : 'stop' command is executed.
13:36:48 INFO  : 'ps7_init' command is executed.
13:36:48 INFO  : 'ps7_post_config' command is executed.
13:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:36:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:49 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:49 INFO  : 'con' command is executed.
13:36:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:36:49 INFO  : Disconnected from the channel tcfchan#13.
13:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:37:11 INFO  : 'fpga -state' command is executed.
13:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:37:13 INFO  : 'jtag frequency' command is executed.
13:37:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:13 INFO  : Context for 'APU' is selected.
13:37:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:15 INFO  : Context for 'APU' is selected.
13:37:15 INFO  : 'stop' command is executed.
13:37:15 INFO  : 'ps7_init' command is executed.
13:37:15 INFO  : 'ps7_post_config' command is executed.
13:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:15 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:15 INFO  : 'con' command is executed.
13:37:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:37:15 INFO  : Disconnected from the channel tcfchan#14.
13:37:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:37:43 INFO  : 'fpga -state' command is executed.
13:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:37:48 INFO  : 'jtag frequency' command is executed.
13:37:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:48 INFO  : Context for 'APU' is selected.
13:37:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:37:50 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:50 INFO  : Context for 'APU' is selected.
13:37:50 INFO  : 'stop' command is executed.
13:37:51 INFO  : 'ps7_init' command is executed.
13:37:51 INFO  : 'ps7_post_config' command is executed.
13:37:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:37:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:54 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
13:37:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
----------------End of Script----------------

13:38:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:38:07 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
13:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:38:13 INFO  : 'fpga -state' command is executed.
13:38:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:14 INFO  : 'jtag frequency' command is executed.
13:38:14 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:14 INFO  : Context for 'APU' is selected.
13:38:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:38:14 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:14 INFO  : Context for 'APU' is selected.
13:38:14 INFO  : 'stop' command is executed.
13:38:14 INFO  : 'ps7_init' command is executed.
13:38:14 INFO  : 'ps7_post_config' command is executed.
13:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:14 INFO  : 'con' command is executed.
13:38:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:38:14 INFO  : Disconnected from the channel tcfchan#15.
13:38:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:38:46 INFO  : 'fpga -state' command is executed.
13:38:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:46 INFO  : 'jtag frequency' command is executed.
13:38:46 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:38:46 INFO  : Context for 'APU' is selected.
13:38:48 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:38:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:48 INFO  : Context for 'APU' is selected.
13:38:48 INFO  : 'stop' command is executed.
13:38:48 INFO  : 'ps7_init' command is executed.
13:38:48 INFO  : 'ps7_post_config' command is executed.
13:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:48 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:48 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:48 INFO  : 'con' command is executed.
13:38:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:38:48 INFO  : Disconnected from the channel tcfchan#16.
13:39:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:39:18 INFO  : 'fpga -state' command is executed.
13:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:39:18 INFO  : 'jtag frequency' command is executed.
13:39:18 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:18 INFO  : Context for 'APU' is selected.
13:39:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:39:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:20 INFO  : Context for 'APU' is selected.
13:39:20 INFO  : 'stop' command is executed.
13:39:20 INFO  : 'ps7_init' command is executed.
13:39:20 INFO  : 'ps7_post_config' command is executed.
13:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:21 INFO  : 'con' command is executed.
13:39:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:39:21 INFO  : Disconnected from the channel tcfchan#17.
13:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:40:23 INFO  : 'fpga -state' command is executed.
13:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:40:23 INFO  : 'jtag frequency' command is executed.
13:40:23 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:23 INFO  : Context for 'APU' is selected.
13:40:25 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:40:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:40:25 INFO  : Context for 'APU' is selected.
13:40:25 INFO  : 'stop' command is executed.
13:40:25 INFO  : 'ps7_init' command is executed.
13:40:25 INFO  : 'ps7_post_config' command is executed.
13:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:40:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:40:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:40:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:26 INFO  : 'con' command is executed.
13:40:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:40:26 INFO  : Disconnected from the channel tcfchan#18.
13:41:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:41:11 INFO  : 'fpga -state' command is executed.
13:41:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:41:11 INFO  : 'jtag frequency' command is executed.
13:41:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:11 INFO  : Context for 'APU' is selected.
13:41:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:41:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:41:13 INFO  : Context for 'APU' is selected.
13:41:13 INFO  : 'stop' command is executed.
13:41:14 INFO  : 'ps7_init' command is executed.
13:41:14 INFO  : 'ps7_post_config' command is executed.
13:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:14 INFO  : 'configparams force-mem-access 0' command is executed.
13:41:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:41:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:14 INFO  : 'con' command is executed.
13:41:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:41:14 INFO  : Disconnected from the channel tcfchan#19.
13:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:43:27 INFO  : 'fpga -state' command is executed.
13:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:43:27 INFO  : 'jtag frequency' command is executed.
13:43:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:27 INFO  : Context for 'APU' is selected.
13:43:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:43:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:28 INFO  : Context for 'APU' is selected.
13:43:29 INFO  : 'stop' command is executed.
13:43:29 INFO  : 'ps7_init' command is executed.
13:43:29 INFO  : 'ps7_post_config' command is executed.
13:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:29 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:29 INFO  : 'con' command is executed.
13:43:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:43:29 INFO  : Disconnected from the channel tcfchan#20.
13:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:44:03 INFO  : 'fpga -state' command is executed.
13:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:44:03 INFO  : 'jtag frequency' command is executed.
13:44:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:03 INFO  : Context for 'APU' is selected.
13:44:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:44:04 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:05 INFO  : Context for 'APU' is selected.
13:44:05 INFO  : 'stop' command is executed.
13:44:05 INFO  : 'ps7_init' command is executed.
13:44:05 INFO  : 'ps7_post_config' command is executed.
13:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:05 INFO  : 'con' command is executed.
13:44:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:44:05 INFO  : Disconnected from the channel tcfchan#21.
13:44:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:44:21 INFO  : 'fpga -state' command is executed.
13:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:44:21 INFO  : 'jtag frequency' command is executed.
13:44:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:21 INFO  : Context for 'APU' is selected.
13:44:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:44:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:23 INFO  : Context for 'APU' is selected.
13:44:23 INFO  : 'stop' command is executed.
13:44:23 INFO  : 'ps7_init' command is executed.
13:44:23 INFO  : 'ps7_post_config' command is executed.
13:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:23 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:23 INFO  : 'con' command is executed.
13:44:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:44:23 INFO  : Disconnected from the channel tcfchan#22.
13:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:50:14 INFO  : 'fpga -state' command is executed.
13:50:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:50:15 INFO  : 'jtag frequency' command is executed.
13:50:15 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:50:15 INFO  : Context for 'APU' is selected.
13:50:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:50:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:16 INFO  : Context for 'APU' is selected.
13:50:16 INFO  : 'stop' command is executed.
13:50:17 INFO  : 'ps7_init' command is executed.
13:50:17 INFO  : 'ps7_post_config' command is executed.
13:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:50:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:17 INFO  : 'con' command is executed.
13:50:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:50:17 INFO  : Disconnected from the channel tcfchan#23.
13:57:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:57:23 INFO  : 'fpga -state' command is executed.
13:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:57:24 INFO  : 'jtag frequency' command is executed.
13:57:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:24 INFO  : Context for 'APU' is selected.
13:57:25 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:57:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:25 INFO  : Context for 'APU' is selected.
13:57:25 INFO  : 'stop' command is executed.
13:57:26 INFO  : 'ps7_init' command is executed.
13:57:26 INFO  : 'ps7_post_config' command is executed.
13:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:26 INFO  : 'con' command is executed.
13:57:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:57:26 INFO  : Disconnected from the channel tcfchan#24.
13:58:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:58:09 INFO  : 'fpga -state' command is executed.
13:58:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:58:10 INFO  : 'jtag frequency' command is executed.
13:58:10 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:10 INFO  : Context for 'APU' is selected.
13:58:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:58:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:11 INFO  : Context for 'APU' is selected.
13:58:11 INFO  : 'stop' command is executed.
13:58:12 INFO  : 'ps7_init' command is executed.
13:58:12 INFO  : 'ps7_post_config' command is executed.
13:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:12 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:12 INFO  : 'con' command is executed.
13:58:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:58:12 INFO  : Disconnected from the channel tcfchan#25.
14:00:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:00:11 INFO  : 'fpga -state' command is executed.
14:00:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:00:11 INFO  : 'jtag frequency' command is executed.
14:00:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:11 INFO  : Context for 'APU' is selected.
14:00:12 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:00:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:12 INFO  : Context for 'APU' is selected.
14:00:12 INFO  : 'stop' command is executed.
14:00:13 INFO  : 'ps7_init' command is executed.
14:00:13 INFO  : 'ps7_post_config' command is executed.
14:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:13 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:00:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:00:13 INFO  : 'con' command is executed.
14:00:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:00:13 INFO  : Disconnected from the channel tcfchan#26.
14:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:01:09 INFO  : 'fpga -state' command is executed.
14:01:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:01:09 INFO  : 'jtag frequency' command is executed.
14:01:09 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:09 INFO  : Context for 'APU' is selected.
14:01:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:01:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:11 INFO  : Context for 'APU' is selected.
14:01:11 INFO  : 'stop' command is executed.
14:01:11 INFO  : 'ps7_init' command is executed.
14:01:11 INFO  : 'ps7_post_config' command is executed.
14:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:12 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:12 INFO  : 'con' command is executed.
14:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:01:12 INFO  : Disconnected from the channel tcfchan#27.
14:01:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:01:34 INFO  : 'fpga -state' command is executed.
14:01:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:01:34 INFO  : 'jtag frequency' command is executed.
14:01:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:34 INFO  : Context for 'APU' is selected.
14:01:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:01:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:36 INFO  : Context for 'APU' is selected.
14:01:36 INFO  : 'stop' command is executed.
14:01:36 INFO  : 'ps7_init' command is executed.
14:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:01:36 ERROR : Context does not support memory read. Unsupported command
14:01:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
----------------End of Script----------------

14:01:37 INFO  : 'fpga -state' command is executed.
14:01:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:01:37 INFO  : 'jtag frequency' command is executed.
14:01:37 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:37 INFO  : Context for 'APU' is selected.
14:01:37 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:01:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:37 INFO  : Context for 'APU' is selected.
14:01:37 INFO  : 'stop' command is executed.
14:01:37 INFO  : 'ps7_init' command is executed.
14:01:37 INFO  : 'ps7_post_config' command is executed.
14:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:37 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:37 INFO  : 'con' command is executed.
14:01:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:01:37 INFO  : Disconnected from the channel tcfchan#28.
14:01:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:01:43 INFO  : 'fpga -state' command is executed.
14:01:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:01:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:01:43 INFO  : 'jtag frequency' command is executed.
14:01:43 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:01:43 INFO  : Context for 'APU' is selected.
14:01:44 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:01:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:01:44 INFO  : Context for 'APU' is selected.
14:01:44 INFO  : 'stop' command is executed.
14:01:45 INFO  : 'ps7_init' command is executed.
14:01:45 INFO  : 'ps7_post_config' command is executed.
14:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:45 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:45 INFO  : 'configparams force-mem-access 0' command is executed.
14:01:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:01:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:45 INFO  : 'con' command is executed.
14:01:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:01:45 INFO  : Disconnected from the channel tcfchan#29.
14:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:03:50 INFO  : 'fpga -state' command is executed.
14:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:03:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:03:51 INFO  : 'jtag frequency' command is executed.
14:03:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:03:51 INFO  : Context for 'APU' is selected.
14:03:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:52 INFO  : Context for 'APU' is selected.
14:03:52 INFO  : 'stop' command is executed.
14:03:52 INFO  : 'ps7_init' command is executed.
14:03:52 INFO  : 'ps7_post_config' command is executed.
14:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:03:53 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:03:53 INFO  : 'con' command is executed.
14:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:03:53 INFO  : Disconnected from the channel tcfchan#30.
14:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:04:13 INFO  : 'fpga -state' command is executed.
14:04:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:04:13 INFO  : 'jtag frequency' command is executed.
14:04:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:04:13 INFO  : Context for 'APU' is selected.
14:04:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:04:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:15 INFO  : Context for 'APU' is selected.
14:04:15 INFO  : 'stop' command is executed.
14:04:15 INFO  : 'ps7_init' command is executed.
14:04:15 INFO  : 'ps7_post_config' command is executed.
14:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:04:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:04:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:04:16 INFO  : 'con' command is executed.
14:04:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:04:16 INFO  : Disconnected from the channel tcfchan#31.
14:15:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:15:26 INFO  : 'fpga -state' command is executed.
14:15:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:15:26 INFO  : 'jtag frequency' command is executed.
14:15:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:15:26 INFO  : Context for 'APU' is selected.
14:15:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:15:28 INFO  : 'configparams force-mem-access 1' command is executed.
14:15:28 INFO  : Context for 'APU' is selected.
14:15:28 INFO  : 'stop' command is executed.
14:15:28 INFO  : 'ps7_init' command is executed.
14:15:28 INFO  : 'ps7_post_config' command is executed.
14:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:28 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:15:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:15:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:15:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:15:28 INFO  : 'con' command is executed.
14:15:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:15:28 INFO  : Disconnected from the channel tcfchan#32.
14:19:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:19:27 INFO  : 'fpga -state' command is executed.
14:19:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:19:27 INFO  : 'jtag frequency' command is executed.
14:19:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:19:27 INFO  : Context for 'APU' is selected.
14:19:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:19:29 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:29 INFO  : Context for 'APU' is selected.
14:19:29 INFO  : 'stop' command is executed.
14:19:29 INFO  : 'ps7_init' command is executed.
14:19:29 INFO  : 'ps7_post_config' command is executed.
14:19:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:19:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:19:30 INFO  : 'con' command is executed.
14:19:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:19:30 INFO  : Disconnected from the channel tcfchan#33.
14:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:20:34 INFO  : 'fpga -state' command is executed.
14:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:20:34 INFO  : 'jtag frequency' command is executed.
14:20:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:34 INFO  : Context for 'APU' is selected.
14:20:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:20:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:36 INFO  : Context for 'APU' is selected.
14:20:36 INFO  : 'stop' command is executed.
14:20:36 INFO  : 'ps7_init' command is executed.
14:20:36 INFO  : 'ps7_post_config' command is executed.
14:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:37 INFO  : 'con' command is executed.
14:20:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:20:37 INFO  : Disconnected from the channel tcfchan#34.
14:21:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:21:52 INFO  : 'fpga -state' command is executed.
14:21:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:52 INFO  : 'jtag frequency' command is executed.
14:21:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:21:52 INFO  : Context for 'APU' is selected.
14:21:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:21:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:54 INFO  : Context for 'APU' is selected.
14:21:54 INFO  : 'stop' command is executed.
14:21:54 INFO  : 'ps7_init' command is executed.
14:21:54 INFO  : 'ps7_post_config' command is executed.
14:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:55 INFO  : 'con' command is executed.
14:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:21:55 INFO  : Disconnected from the channel tcfchan#35.
14:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:22:21 INFO  : 'fpga -state' command is executed.
14:22:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:22:21 INFO  : 'jtag frequency' command is executed.
14:22:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:21 INFO  : Context for 'APU' is selected.
14:22:22 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:22:22 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:22 INFO  : Context for 'APU' is selected.
14:22:22 INFO  : 'stop' command is executed.
14:22:23 INFO  : 'ps7_init' command is executed.
14:22:23 INFO  : 'ps7_post_config' command is executed.
14:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:23 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:23 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:23 INFO  : 'con' command is executed.
14:22:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:22:23 INFO  : Disconnected from the channel tcfchan#36.
14:22:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:22:28 INFO  : 'fpga -state' command is executed.
14:22:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:22:28 INFO  : 'jtag frequency' command is executed.
14:22:28 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:22:28 INFO  : Context for 'APU' is selected.
14:22:30 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:22:30 INFO  : 'configparams force-mem-access 1' command is executed.
14:22:30 INFO  : Context for 'APU' is selected.
14:22:30 INFO  : 'stop' command is executed.
14:22:30 INFO  : 'ps7_init' command is executed.
14:22:30 INFO  : 'ps7_post_config' command is executed.
14:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:22:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:22:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:22:30 INFO  : 'con' command is executed.
14:22:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:22:30 INFO  : Disconnected from the channel tcfchan#37.
14:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:26:35 INFO  : 'fpga -state' command is executed.
14:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:26:35 INFO  : 'jtag frequency' command is executed.
14:26:35 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:35 INFO  : Context for 'APU' is selected.
14:26:37 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:26:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:37 INFO  : Context for 'APU' is selected.
14:26:37 INFO  : 'stop' command is executed.
14:26:37 INFO  : 'ps7_init' command is executed.
14:26:37 INFO  : 'ps7_post_config' command is executed.
14:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:37 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:37 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:37 INFO  : 'con' command is executed.
14:26:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:26:37 INFO  : Disconnected from the channel tcfchan#38.
14:27:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:27:48 INFO  : 'fpga -state' command is executed.
14:27:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:27:48 INFO  : 'jtag frequency' command is executed.
14:27:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:48 INFO  : Context for 'APU' is selected.
14:27:49 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:27:49 INFO  : 'configparams force-mem-access 1' command is executed.
14:27:49 INFO  : Context for 'APU' is selected.
14:27:49 INFO  : 'stop' command is executed.
14:27:50 INFO  : 'ps7_init' command is executed.
14:27:50 INFO  : 'ps7_post_config' command is executed.
14:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:50 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:27:50 INFO  : 'configparams force-mem-access 0' command is executed.
14:27:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:27:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:27:50 INFO  : 'con' command is executed.
14:27:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:27:50 INFO  : Disconnected from the channel tcfchan#39.
14:29:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:29:11 INFO  : 'fpga -state' command is executed.
14:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:11 INFO  : 'jtag frequency' command is executed.
14:29:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:11 INFO  : Context for 'APU' is selected.
14:29:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:29:13 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:13 INFO  : Context for 'APU' is selected.
14:29:13 INFO  : 'stop' command is executed.
14:29:13 INFO  : 'ps7_init' command is executed.
14:29:13 INFO  : 'ps7_post_config' command is executed.
14:29:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:14 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:14 INFO  : Memory regions updated for context APU
14:29:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:14 INFO  : 'con' command is executed.
14:29:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:29:14 INFO  : Launch script is exported to file 'C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_helloworld.elf_on_local.tcl'
14:30:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:30:37 INFO  : 'fpga -state' command is executed.
14:30:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:30:37 INFO  : 'jtag frequency' command is executed.
14:30:37 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:37 INFO  : Context for 'APU' is selected.
14:30:37 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:30:37 INFO  : 'configparams force-mem-access 1' command is executed.
14:30:37 INFO  : Context for 'APU' is selected.
14:30:37 INFO  : 'stop' command is executed.
14:30:37 INFO  : 'ps7_init' command is executed.
14:30:37 INFO  : 'ps7_post_config' command is executed.
14:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:38 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:30:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:30:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:38 INFO  : 'con' command is executed.
14:30:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:30:38 INFO  : Disconnected from the channel tcfchan#40.
14:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:32:46 INFO  : 'fpga -state' command is executed.
14:32:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:32:46 INFO  : 'jtag frequency' command is executed.
14:32:46 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:46 INFO  : Context for 'APU' is selected.
14:32:47 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:32:47 INFO  : 'configparams force-mem-access 1' command is executed.
14:32:47 INFO  : Context for 'APU' is selected.
14:32:47 INFO  : 'stop' command is executed.
14:32:48 INFO  : 'ps7_init' command is executed.
14:32:48 INFO  : 'ps7_post_config' command is executed.
14:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:48 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:48 INFO  : 'configparams force-mem-access 0' command is executed.
14:32:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:32:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:48 INFO  : 'con' command is executed.
14:32:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:32:48 INFO  : Disconnected from the channel tcfchan#41.
14:34:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:18 INFO  : 'fpga -state' command is executed.
14:34:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:18 INFO  : 'jtag frequency' command is executed.
14:34:18 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:18 INFO  : Context for 'APU' is selected.
14:34:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:34:20 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:20 INFO  : Context for 'APU' is selected.
14:34:20 INFO  : 'stop' command is executed.
14:34:20 INFO  : 'ps7_init' command is executed.
14:34:20 INFO  : 'ps7_post_config' command is executed.
14:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:20 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:21 INFO  : 'con' command is executed.
14:34:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:34:21 INFO  : Disconnected from the channel tcfchan#42.
14:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:54:40 INFO  : 'fpga -state' command is executed.
14:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:54:40 INFO  : 'jtag frequency' command is executed.
14:54:40 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:54:40 INFO  : Context for 'APU' is selected.
14:54:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:54:42 INFO  : Context for 'APU' is selected.
14:54:42 INFO  : 'stop' command is executed.
14:54:42 INFO  : 'ps7_init' command is executed.
14:54:42 INFO  : 'ps7_post_config' command is executed.
14:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:42 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:54:42 INFO  : 'configparams force-mem-access 0' command is executed.
14:54:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:54:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:54:43 INFO  : 'con' command is executed.
14:54:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:54:43 INFO  : Disconnected from the channel tcfchan#43.
14:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:56:10 INFO  : 'fpga -state' command is executed.
14:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:10 INFO  : 'jtag frequency' command is executed.
14:56:10 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:10 INFO  : Context for 'APU' is selected.
14:56:12 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:12 INFO  : Context for 'APU' is selected.
14:56:12 INFO  : 'stop' command is executed.
14:56:12 INFO  : 'ps7_init' command is executed.
14:56:12 INFO  : 'ps7_post_config' command is executed.
14:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:12 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:12 INFO  : 'con' command is executed.
14:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:56:12 INFO  : Disconnected from the channel tcfchan#44.
15:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:00:13 INFO  : 'fpga -state' command is executed.
15:00:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:00:13 INFO  : 'jtag frequency' command is executed.
15:00:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:00:13 INFO  : Context for 'APU' is selected.
15:00:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:00:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:15 INFO  : Context for 'APU' is selected.
15:00:15 INFO  : 'stop' command is executed.
15:00:15 INFO  : 'ps7_init' command is executed.
15:00:15 INFO  : 'ps7_post_config' command is executed.
15:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:00:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:16 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:00:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:00:16 INFO  : 'con' command is executed.
15:00:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:00:16 INFO  : Disconnected from the channel tcfchan#45.
15:10:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:10:09 INFO  : 'fpga -state' command is executed.
15:10:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:09 INFO  : 'jtag frequency' command is executed.
15:10:09 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:09 INFO  : Context for 'APU' is selected.
15:10:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:10:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:11 INFO  : Context for 'APU' is selected.
15:10:11 INFO  : 'stop' command is executed.
15:10:11 INFO  : 'ps7_init' command is executed.
15:10:11 INFO  : 'ps7_post_config' command is executed.
15:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:10:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:10:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:10:12 INFO  : 'con' command is executed.
15:10:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:10:12 INFO  : Disconnected from the channel tcfchan#46.
15:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:11:18 INFO  : 'fpga -state' command is executed.
15:11:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:19 INFO  : 'jtag frequency' command is executed.
15:11:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:11:19 INFO  : Context for 'APU' is selected.
15:11:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:11:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:20 INFO  : Context for 'APU' is selected.
15:11:20 INFO  : 'stop' command is executed.
15:11:21 INFO  : 'ps7_init' command is executed.
15:11:21 INFO  : 'ps7_post_config' command is executed.
15:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:21 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:21 INFO  : 'con' command is executed.
15:11:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:11:21 INFO  : Disconnected from the channel tcfchan#47.
15:12:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:12:10 INFO  : 'fpga -state' command is executed.
15:12:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:12:10 INFO  : 'jtag frequency' command is executed.
15:12:10 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:10 INFO  : Context for 'APU' is selected.
15:12:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:12:11 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:11 INFO  : Context for 'APU' is selected.
15:12:11 INFO  : 'stop' command is executed.
15:12:12 INFO  : 'ps7_init' command is executed.
15:12:12 INFO  : 'ps7_post_config' command is executed.
15:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:12 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:12 INFO  : 'con' command is executed.
15:12:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:12:12 INFO  : Disconnected from the channel tcfchan#48.
15:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:12:26 INFO  : 'fpga -state' command is executed.
15:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:12:26 INFO  : 'jtag frequency' command is executed.
15:12:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:12:26 INFO  : Context for 'APU' is selected.
15:12:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:12:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:12:28 INFO  : Context for 'APU' is selected.
15:12:28 INFO  : 'stop' command is executed.
15:12:28 INFO  : 'ps7_init' command is executed.
15:12:28 INFO  : 'ps7_post_config' command is executed.
15:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:12:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:28 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:12:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:12:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:12:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:12:29 INFO  : 'con' command is executed.
15:12:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:12:29 INFO  : Disconnected from the channel tcfchan#49.
15:13:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:13:12 INFO  : 'fpga -state' command is executed.
15:13:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:12 INFO  : 'jtag frequency' command is executed.
15:13:12 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:12 INFO  : Context for 'APU' is selected.
15:13:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:13:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:14 INFO  : Context for 'APU' is selected.
15:13:14 INFO  : 'stop' command is executed.
15:13:14 INFO  : 'ps7_init' command is executed.
15:13:14 INFO  : 'ps7_post_config' command is executed.
15:13:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:15 INFO  : 'con' command is executed.
15:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:13:15 INFO  : Disconnected from the channel tcfchan#50.
15:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:13:33 INFO  : 'fpga -state' command is executed.
15:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:33 INFO  : 'jtag frequency' command is executed.
15:13:33 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:33 INFO  : Context for 'APU' is selected.
15:13:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:13:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:35 INFO  : Context for 'APU' is selected.
15:13:35 INFO  : 'stop' command is executed.
15:13:35 INFO  : 'ps7_init' command is executed.
15:13:35 INFO  : 'ps7_post_config' command is executed.
15:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:13:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:13:36 INFO  : 'con' command is executed.
15:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:13:36 INFO  : Disconnected from the channel tcfchan#51.
15:15:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:15:30 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
15:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:15:46 INFO  : 'fpga -state' command is executed.
15:15:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:15:46 INFO  : 'jtag frequency' command is executed.
15:15:46 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:46 INFO  : Context for 'APU' is selected.
15:15:46 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:15:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:46 INFO  : Context for 'APU' is selected.
15:15:46 INFO  : 'stop' command is executed.
15:15:46 INFO  : 'ps7_init' command is executed.
15:15:46 INFO  : 'ps7_post_config' command is executed.
15:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:15:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:47 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:47 INFO  : 'con' command is executed.
15:15:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:15:47 INFO  : Disconnected from the channel tcfchan#52.
15:17:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:17:27 INFO  : 'fpga -state' command is executed.
15:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:17:28 INFO  : 'jtag frequency' command is executed.
15:17:28 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:28 INFO  : Context for 'APU' is selected.
15:17:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:17:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:17:29 INFO  : Context for 'APU' is selected.
15:17:29 INFO  : 'stop' command is executed.
15:17:30 INFO  : 'ps7_init' command is executed.
15:17:30 INFO  : 'ps7_post_config' command is executed.
15:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:17:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:17:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:30 INFO  : 'con' command is executed.
15:17:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:17:30 INFO  : Disconnected from the channel tcfchan#53.
15:18:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:24 INFO  : 'fpga -state' command is executed.
15:18:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:24 INFO  : 'jtag frequency' command is executed.
15:18:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:24 INFO  : Context for 'APU' is selected.
15:18:25 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:18:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:25 INFO  : Context for 'APU' is selected.
15:18:25 INFO  : 'stop' command is executed.
15:18:26 INFO  : 'ps7_init' command is executed.
15:18:26 INFO  : 'ps7_post_config' command is executed.
15:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:26 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:26 INFO  : 'con' command is executed.
15:18:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:18:26 INFO  : Disconnected from the channel tcfchan#54.
15:18:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:44 INFO  : 'fpga -state' command is executed.
15:18:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:44 INFO  : 'jtag frequency' command is executed.
15:18:44 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:44 INFO  : Context for 'APU' is selected.
15:18:46 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:18:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:46 INFO  : Context for 'APU' is selected.
15:18:46 INFO  : 'stop' command is executed.
15:18:46 INFO  : 'ps7_init' command is executed.
15:18:46 INFO  : 'ps7_post_config' command is executed.
15:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:46 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:46 INFO  : 'con' command is executed.
15:18:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:18:46 INFO  : Disconnected from the channel tcfchan#55.
15:28:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:15 INFO  : 'fpga -state' command is executed.
15:28:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:15 INFO  : 'jtag frequency' command is executed.
15:28:15 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:15 INFO  : Context for 'APU' is selected.
15:28:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:28:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:16 INFO  : Context for 'APU' is selected.
15:28:17 INFO  : 'stop' command is executed.
15:28:17 INFO  : 'ps7_init' command is executed.
15:28:17 INFO  : 'ps7_post_config' command is executed.
15:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:17 INFO  : 'con' command is executed.
15:28:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:17 INFO  : Disconnected from the channel tcfchan#56.
15:29:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:01 INFO  : 'fpga -state' command is executed.
15:29:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:02 INFO  : 'jtag frequency' command is executed.
15:29:02 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:02 INFO  : Context for 'APU' is selected.
15:29:03 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:29:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:03 INFO  : Context for 'APU' is selected.
15:29:03 INFO  : 'stop' command is executed.
15:29:03 INFO  : 'ps7_init' command is executed.
15:29:03 INFO  : 'ps7_post_config' command is executed.
15:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:04 INFO  : 'con' command is executed.
15:29:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:04 INFO  : Disconnected from the channel tcfchan#57.
15:29:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:41 INFO  : 'fpga -state' command is executed.
15:29:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:41 INFO  : 'jtag frequency' command is executed.
15:29:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:41 INFO  : Context for 'APU' is selected.
15:29:43 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:29:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:43 INFO  : Context for 'APU' is selected.
15:29:43 INFO  : 'stop' command is executed.
15:29:43 INFO  : 'ps7_init' command is executed.
15:29:43 INFO  : 'ps7_post_config' command is executed.
15:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:44 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:44 INFO  : 'con' command is executed.
15:29:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:44 INFO  : Disconnected from the channel tcfchan#58.
15:31:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:01 INFO  : 'fpga -state' command is executed.
15:31:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:01 INFO  : 'jtag frequency' command is executed.
15:31:01 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:01 INFO  : Context for 'APU' is selected.
15:31:03 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:31:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:03 INFO  : Context for 'APU' is selected.
15:31:03 INFO  : 'stop' command is executed.
15:31:03 INFO  : 'ps7_init' command is executed.
15:31:03 INFO  : 'ps7_post_config' command is executed.
15:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:03 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:03 INFO  : 'con' command is executed.
15:31:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:03 INFO  : Disconnected from the channel tcfchan#59.
15:50:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:50:51 INFO  : 'fpga -state' command is executed.
15:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:51 INFO  : 'jtag frequency' command is executed.
15:50:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:51 INFO  : Context for 'APU' is selected.
15:50:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:50:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:53 INFO  : Context for 'APU' is selected.
15:50:53 INFO  : 'stop' command is executed.
15:50:53 INFO  : 'ps7_init' command is executed.
15:50:53 INFO  : 'ps7_post_config' command is executed.
15:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:54 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:54 INFO  : 'con' command is executed.
15:50:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:50:54 INFO  : Disconnected from the channel tcfchan#60.
15:52:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:52:46 INFO  : 'fpga -state' command is executed.
15:52:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:46 INFO  : 'jtag frequency' command is executed.
15:52:46 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:46 INFO  : Context for 'APU' is selected.
15:52:48 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:52:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:48 INFO  : Context for 'APU' is selected.
15:52:48 INFO  : 'stop' command is executed.
15:52:48 INFO  : 'ps7_init' command is executed.
15:52:48 INFO  : 'ps7_post_config' command is executed.
15:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:48 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:48 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:48 INFO  : 'con' command is executed.
15:52:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:52:48 INFO  : Disconnected from the channel tcfchan#61.
15:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:20 INFO  : 'fpga -state' command is executed.
15:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:20 INFO  : 'jtag frequency' command is executed.
15:53:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:20 INFO  : Context for 'APU' is selected.
15:53:22 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:53:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:22 INFO  : Context for 'APU' is selected.
15:53:22 INFO  : 'stop' command is executed.
15:53:22 INFO  : 'ps7_init' command is executed.
15:53:22 INFO  : 'ps7_post_config' command is executed.
15:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:23 INFO  : 'con' command is executed.
15:53:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:23 INFO  : Disconnected from the channel tcfchan#62.
15:54:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:08 INFO  : 'fpga -state' command is executed.
15:54:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:08 INFO  : 'jtag frequency' command is executed.
15:54:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:08 INFO  : Context for 'APU' is selected.
15:54:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:54:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:10 INFO  : Context for 'APU' is selected.
15:54:10 INFO  : 'stop' command is executed.
15:54:10 INFO  : 'ps7_init' command is executed.
15:54:10 INFO  : 'ps7_post_config' command is executed.
15:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:10 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:10 INFO  : 'con' command is executed.
15:54:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:10 INFO  : Disconnected from the channel tcfchan#63.
16:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:09:37 INFO  : 'fpga -state' command is executed.
16:09:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:09:38 INFO  : 'jtag frequency' command is executed.
16:09:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:09:38 INFO  : Context for 'APU' is selected.
16:09:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:09:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:09:39 INFO  : Context for 'APU' is selected.
16:09:39 INFO  : 'stop' command is executed.
16:09:40 INFO  : 'ps7_init' command is executed.
16:09:40 INFO  : 'ps7_post_config' command is executed.
16:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:09:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:09:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:40 INFO  : 'con' command is executed.
16:09:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:09:40 INFO  : Disconnected from the channel tcfchan#64.
16:21:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:21:26 INFO  : 'fpga -state' command is executed.
16:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:21:26 INFO  : 'jtag frequency' command is executed.
16:21:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:21:26 INFO  : Context for 'APU' is selected.
16:21:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:21:28 INFO  : 'configparams force-mem-access 1' command is executed.
16:21:28 INFO  : Context for 'APU' is selected.
16:21:28 INFO  : 'stop' command is executed.
16:21:28 INFO  : 'ps7_init' command is executed.
16:21:28 INFO  : 'ps7_post_config' command is executed.
16:21:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:29 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
16:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:21:29 INFO  : 'con' command is executed.
16:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:21:29 INFO  : Disconnected from the channel tcfchan#65.
16:22:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:22:32 INFO  : 'fpga -state' command is executed.
16:22:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:22:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:22:32 INFO  : 'jtag frequency' command is executed.
16:22:32 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:22:32 INFO  : Context for 'APU' is selected.
16:22:34 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:22:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:22:34 INFO  : Context for 'APU' is selected.
16:22:34 INFO  : 'stop' command is executed.
16:22:34 INFO  : 'ps7_init' command is executed.
16:22:35 INFO  : 'ps7_post_config' command is executed.
16:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:35 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:22:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:22:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:22:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:22:35 INFO  : 'con' command is executed.
16:22:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:22:35 INFO  : Disconnected from the channel tcfchan#66.
16:25:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:25:12 INFO  : 'fpga -state' command is executed.
16:25:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:25:12 INFO  : 'jtag frequency' command is executed.
16:25:12 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:12 INFO  : Context for 'APU' is selected.
16:25:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:25:13 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:13 INFO  : Context for 'APU' is selected.
16:25:14 INFO  : 'stop' command is executed.
16:25:14 INFO  : 'ps7_init' command is executed.
16:25:14 INFO  : 'ps7_post_config' command is executed.
16:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:14 INFO  : 'con' command is executed.
16:25:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:25:14 INFO  : Disconnected from the channel tcfchan#67.
16:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:25:50 INFO  : 'fpga -state' command is executed.
16:25:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:25:51 INFO  : 'jtag frequency' command is executed.
16:25:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:51 INFO  : Context for 'APU' is selected.
16:25:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:25:52 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:52 INFO  : Context for 'APU' is selected.
16:25:52 INFO  : 'stop' command is executed.
16:25:53 INFO  : 'ps7_init' command is executed.
16:25:53 INFO  : 'ps7_post_config' command is executed.
16:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:53 INFO  : 'con' command is executed.
16:25:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:25:53 INFO  : Disconnected from the channel tcfchan#68.
16:41:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:41:26 INFO  : 'fpga -state' command is executed.
16:41:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:41:26 INFO  : 'jtag frequency' command is executed.
16:41:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:26 INFO  : Context for 'APU' is selected.
16:41:27 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:41:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:27 INFO  : Context for 'APU' is selected.
16:41:27 INFO  : 'stop' command is executed.
16:41:28 INFO  : 'ps7_init' command is executed.
16:41:28 INFO  : 'ps7_post_config' command is executed.
16:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:28 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:28 INFO  : 'con' command is executed.
16:41:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:41:28 INFO  : Disconnected from the channel tcfchan#69.
16:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:42:19 INFO  : 'fpga -state' command is executed.
16:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:19 INFO  : 'jtag frequency' command is executed.
16:42:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:42:19 INFO  : Context for 'APU' is selected.
16:42:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:42:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:21 INFO  : Context for 'APU' is selected.
16:42:21 INFO  : 'stop' command is executed.
16:42:21 INFO  : 'ps7_init' command is executed.
16:42:21 INFO  : 'ps7_post_config' command is executed.
16:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:42:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:22 INFO  : 'con' command is executed.
16:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:42:22 INFO  : Disconnected from the channel tcfchan#70.
16:47:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:47:19 INFO  : 'fpga -state' command is executed.
16:47:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:47:20 INFO  : 'jtag frequency' command is executed.
16:47:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:47:20 INFO  : Context for 'APU' is selected.
16:47:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:47:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:21 INFO  : Context for 'APU' is selected.
16:47:21 INFO  : 'stop' command is executed.
16:47:22 INFO  : 'ps7_init' command is executed.
16:47:22 INFO  : 'ps7_post_config' command is executed.
16:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:22 INFO  : 'con' command is executed.
16:47:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:47:22 INFO  : Disconnected from the channel tcfchan#71.
16:48:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:48:30 INFO  : 'fpga -state' command is executed.
16:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:48:31 INFO  : 'jtag frequency' command is executed.
16:48:31 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:48:31 INFO  : Context for 'APU' is selected.
16:48:32 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:48:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:32 INFO  : Context for 'APU' is selected.
16:48:33 INFO  : 'stop' command is executed.
16:48:33 INFO  : 'ps7_init' command is executed.
16:48:33 INFO  : 'ps7_post_config' command is executed.
16:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:33 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:33 INFO  : 'con' command is executed.
16:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:48:33 INFO  : Disconnected from the channel tcfchan#72.
16:49:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:49:05 INFO  : 'fpga -state' command is executed.
16:49:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:49:05 INFO  : 'jtag frequency' command is executed.
16:49:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:49:05 INFO  : Context for 'APU' is selected.
16:49:06 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:49:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:06 INFO  : Context for 'APU' is selected.
16:49:07 INFO  : 'stop' command is executed.
16:49:07 INFO  : 'ps7_init' command is executed.
16:49:07 INFO  : 'ps7_post_config' command is executed.
16:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:07 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:49:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:49:07 INFO  : 'con' command is executed.
16:49:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:49:07 INFO  : Disconnected from the channel tcfchan#73.
16:51:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:51:11 INFO  : 'fpga -state' command is executed.
16:51:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:51:11 INFO  : 'jtag frequency' command is executed.
16:51:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:51:11 INFO  : Context for 'APU' is selected.
16:51:12 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:51:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:13 INFO  : Context for 'APU' is selected.
16:51:13 INFO  : 'stop' command is executed.
16:51:13 INFO  : 'ps7_init' command is executed.
16:51:13 INFO  : 'ps7_post_config' command is executed.
16:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:13 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:51:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:51:13 INFO  : 'con' command is executed.
16:51:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:51:13 INFO  : Disconnected from the channel tcfchan#74.
16:55:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:55:15 INFO  : 'fpga -state' command is executed.
16:55:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:55:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:55:15 INFO  : 'jtag frequency' command is executed.
16:55:15 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:55:15 INFO  : Context for 'APU' is selected.
16:55:17 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:55:17 INFO  : Context for 'APU' is selected.
16:55:17 INFO  : 'stop' command is executed.
16:55:17 INFO  : 'ps7_init' command is executed.
16:55:17 INFO  : 'ps7_post_config' command is executed.
16:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:18 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:55:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:55:18 INFO  : 'con' command is executed.
16:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:55:18 INFO  : Disconnected from the channel tcfchan#75.
16:58:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:58:24 INFO  : 'fpga -state' command is executed.
16:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:58:24 INFO  : 'jtag frequency' command is executed.
16:58:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:24 INFO  : Context for 'APU' is selected.
16:58:25 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
16:58:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:25 INFO  : Context for 'APU' is selected.
16:58:25 INFO  : 'stop' command is executed.
16:58:26 INFO  : 'ps7_init' command is executed.
16:58:26 INFO  : 'ps7_post_config' command is executed.
16:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:26 INFO  : 'con' command is executed.
16:58:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:58:26 INFO  : Disconnected from the channel tcfchan#76.
17:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:01:25 INFO  : 'fpga -state' command is executed.
17:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:01:26 INFO  : 'jtag frequency' command is executed.
17:01:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:26 INFO  : Context for 'APU' is selected.
17:01:27 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:01:27 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:27 INFO  : Context for 'APU' is selected.
17:01:27 INFO  : 'stop' command is executed.
17:01:28 INFO  : 'ps7_init' command is executed.
17:01:28 INFO  : 'ps7_post_config' command is executed.
17:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:28 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:28 INFO  : 'con' command is executed.
17:01:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:01:28 INFO  : Disconnected from the channel tcfchan#77.
17:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:16:14 INFO  : 'fpga -state' command is executed.
17:16:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:16:14 INFO  : 'jtag frequency' command is executed.
17:16:14 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:14 INFO  : Context for 'APU' is selected.
17:16:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:16:16 INFO  : Context for 'APU' is selected.
17:16:16 INFO  : 'stop' command is executed.
17:16:16 INFO  : 'ps7_init' command is executed.
17:16:16 INFO  : 'ps7_post_config' command is executed.
17:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:16:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:16:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:16:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:17 INFO  : 'con' command is executed.
17:16:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:16:17 INFO  : Disconnected from the channel tcfchan#78.
17:18:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:18:53 INFO  : 'fpga -state' command is executed.
17:18:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:18:54 INFO  : 'jtag frequency' command is executed.
17:18:54 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:54 INFO  : Context for 'APU' is selected.
17:18:55 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:18:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:55 INFO  : Context for 'APU' is selected.
17:18:55 INFO  : 'stop' command is executed.
17:18:56 INFO  : 'ps7_init' command is executed.
17:18:56 INFO  : 'ps7_post_config' command is executed.
17:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:56 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:18:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:56 INFO  : 'con' command is executed.
17:18:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:18:56 INFO  : Disconnected from the channel tcfchan#79.
17:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:19:13 INFO  : 'fpga -state' command is executed.
17:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:19:13 INFO  : 'jtag frequency' command is executed.
17:19:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:13 INFO  : Context for 'APU' is selected.
17:19:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:19:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:14 INFO  : Context for 'APU' is selected.
17:19:14 INFO  : 'stop' command is executed.
17:19:15 INFO  : 'ps7_init' command is executed.
17:19:15 INFO  : 'ps7_post_config' command is executed.
17:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:15 INFO  : 'con' command is executed.
17:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:19:15 INFO  : Disconnected from the channel tcfchan#80.
17:24:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:24:29 INFO  : 'fpga -state' command is executed.
17:24:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:24:30 INFO  : 'jtag frequency' command is executed.
17:24:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:24:30 INFO  : Context for 'APU' is selected.
17:24:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:24:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:24:31 INFO  : Context for 'APU' is selected.
17:24:31 INFO  : 'stop' command is executed.
17:24:32 INFO  : 'ps7_init' command is executed.
17:24:32 INFO  : 'ps7_post_config' command is executed.
17:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:24:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:24:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:24:32 INFO  : 'con' command is executed.
17:24:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:24:32 INFO  : Disconnected from the channel tcfchan#81.
17:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:20 INFO  : 'fpga -state' command is executed.
17:28:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:20 INFO  : 'jtag frequency' command is executed.
17:28:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:20 INFO  : Context for 'APU' is selected.
17:28:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:28:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:20 INFO  : Context for 'APU' is selected.
17:28:20 INFO  : 'stop' command is executed.
17:28:21 INFO  : 'ps7_init' command is executed.
17:28:21 INFO  : 'ps7_post_config' command is executed.
17:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:21 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:21 INFO  : 'con' command is executed.
17:28:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:28:21 INFO  : Disconnected from the channel tcfchan#82.
17:28:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:28:47 INFO  : 'fpga -state' command is executed.
17:28:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:28:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:28:47 INFO  : 'jtag frequency' command is executed.
17:28:47 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:28:47 INFO  : Context for 'APU' is selected.
17:28:49 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:28:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:28:49 INFO  : Context for 'APU' is selected.
17:28:49 INFO  : 'stop' command is executed.
17:28:49 INFO  : 'ps7_init' command is executed.
17:28:49 INFO  : 'ps7_post_config' command is executed.
17:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:49 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:28:49 INFO  : 'configparams force-mem-access 0' command is executed.
17:28:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:28:49 INFO  : 'con' command is executed.
17:28:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:28:49 INFO  : Disconnected from the channel tcfchan#83.
17:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:29:27 INFO  : 'fpga -state' command is executed.
17:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:29:27 INFO  : 'jtag frequency' command is executed.
17:29:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:29:27 INFO  : Context for 'APU' is selected.
17:29:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:29:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:29:29 INFO  : Context for 'APU' is selected.
17:29:29 INFO  : 'stop' command is executed.
17:29:29 INFO  : 'ps7_init' command is executed.
17:29:29 INFO  : 'ps7_post_config' command is executed.
17:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:29 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:29:29 INFO  : 'configparams force-mem-access 0' command is executed.
17:29:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:29:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:29:30 INFO  : 'con' command is executed.
17:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:29:30 INFO  : Disconnected from the channel tcfchan#84.
17:30:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:30:23 INFO  : 'fpga -state' command is executed.
17:30:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:23 INFO  : 'jtag frequency' command is executed.
17:30:23 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:30:24 INFO  : Context for 'APU' is selected.
17:30:25 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:30:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:25 INFO  : Context for 'APU' is selected.
17:30:25 INFO  : 'stop' command is executed.
17:30:26 INFO  : 'ps7_init' command is executed.
17:30:26 INFO  : 'ps7_post_config' command is executed.
17:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:26 INFO  : 'con' command is executed.
17:30:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:30:26 INFO  : Disconnected from the channel tcfchan#85.
17:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:31:08 INFO  : 'fpga -state' command is executed.
17:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:31:08 INFO  : 'jtag frequency' command is executed.
17:31:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:08 INFO  : Context for 'APU' is selected.
17:31:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:31:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:10 INFO  : Context for 'APU' is selected.
17:31:10 INFO  : 'stop' command is executed.
17:31:10 INFO  : 'ps7_init' command is executed.
17:31:10 INFO  : 'ps7_post_config' command is executed.
17:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:10 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:31:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:31:10 INFO  : 'con' command is executed.
17:31:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:31:10 INFO  : Disconnected from the channel tcfchan#86.
17:33:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:33:02 INFO  : 'fpga -state' command is executed.
17:33:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:33:02 INFO  : 'jtag frequency' command is executed.
17:33:02 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:02 INFO  : Context for 'APU' is selected.
17:33:03 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:33:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:03 INFO  : Context for 'APU' is selected.
17:33:03 INFO  : 'stop' command is executed.
17:33:04 INFO  : 'ps7_init' command is executed.
17:33:04 INFO  : 'ps7_post_config' command is executed.
17:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:04 INFO  : 'con' command is executed.
17:33:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:33:04 INFO  : Disconnected from the channel tcfchan#87.
17:34:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:34:59 INFO  : 'fpga -state' command is executed.
17:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:34:59 INFO  : 'jtag frequency' command is executed.
17:34:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:00 INFO  : Context for 'APU' is selected.
17:35:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:35:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:01 INFO  : Context for 'APU' is selected.
17:35:01 INFO  : 'stop' command is executed.
17:35:01 INFO  : 'ps7_init' command is executed.
17:35:01 INFO  : 'ps7_post_config' command is executed.
17:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:02 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:02 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:02 INFO  : 'con' command is executed.
17:35:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:35:02 INFO  : Disconnected from the channel tcfchan#88.
17:36:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:36:16 INFO  : 'fpga -state' command is executed.
17:36:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:36:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:36:16 INFO  : 'jtag frequency' command is executed.
17:36:16 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:36:16 INFO  : Context for 'APU' is selected.
17:36:18 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:36:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:36:18 INFO  : Context for 'APU' is selected.
17:36:18 INFO  : 'stop' command is executed.
17:36:18 INFO  : 'ps7_init' command is executed.
17:36:18 INFO  : 'ps7_post_config' command is executed.
17:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:19 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:36:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:36:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:36:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:36:19 INFO  : 'con' command is executed.
17:36:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:36:19 INFO  : Disconnected from the channel tcfchan#89.
17:41:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:41:30 INFO  : 'fpga -state' command is executed.
17:41:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:30 INFO  : 'jtag frequency' command is executed.
17:41:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:41:30 INFO  : Context for 'APU' is selected.
17:41:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:41:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:32 INFO  : Context for 'APU' is selected.
17:41:32 INFO  : 'stop' command is executed.
17:41:32 INFO  : 'ps7_init' command is executed.
17:41:32 INFO  : 'ps7_post_config' command is executed.
17:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:32 INFO  : 'con' command is executed.
17:41:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:41:32 INFO  : Disconnected from the channel tcfchan#90.
17:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:45:55 INFO  : 'fpga -state' command is executed.
17:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:45:55 INFO  : 'jtag frequency' command is executed.
17:45:55 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:55 INFO  : Context for 'APU' is selected.
17:45:57 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:45:57 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:57 INFO  : Context for 'APU' is selected.
17:45:57 INFO  : 'stop' command is executed.
17:45:57 INFO  : 'ps7_init' command is executed.
17:45:57 INFO  : 'ps7_post_config' command is executed.
17:45:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:58 INFO  : 'con' command is executed.
17:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:45:58 INFO  : Disconnected from the channel tcfchan#91.
17:50:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:50:36 INFO  : 'fpga -state' command is executed.
17:50:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:50:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:50:36 INFO  : 'jtag frequency' command is executed.
17:50:36 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:50:36 INFO  : Context for 'APU' is selected.
17:50:38 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:50:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:50:38 INFO  : Context for 'APU' is selected.
17:50:38 INFO  : 'stop' command is executed.
17:50:38 INFO  : 'ps7_init' command is executed.
17:50:38 INFO  : 'ps7_post_config' command is executed.
17:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:38 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:50:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:50:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:50:38 INFO  : 'con' command is executed.
17:50:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:50:38 INFO  : Disconnected from the channel tcfchan#92.
17:51:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:51:22 INFO  : 'fpga -state' command is executed.
17:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:51:23 INFO  : 'jtag frequency' command is executed.
17:51:23 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:51:23 INFO  : Context for 'APU' is selected.
17:51:24 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:51:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:24 INFO  : Context for 'APU' is selected.
17:51:24 INFO  : 'stop' command is executed.
17:51:25 INFO  : 'ps7_init' command is executed.
17:51:25 INFO  : 'ps7_post_config' command is executed.
17:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:25 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:51:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:51:25 INFO  : 'con' command is executed.
17:51:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:51:25 INFO  : Disconnected from the channel tcfchan#93.
17:53:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:53:26 INFO  : 'fpga -state' command is executed.
17:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:53:26 INFO  : 'jtag frequency' command is executed.
17:53:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:26 INFO  : Context for 'APU' is selected.
17:53:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:53:28 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:28 INFO  : Context for 'APU' is selected.
17:53:28 INFO  : 'stop' command is executed.
17:53:28 INFO  : 'ps7_init' command is executed.
17:53:28 INFO  : 'ps7_post_config' command is executed.
17:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:28 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:28 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:28 INFO  : 'con' command is executed.
17:53:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:53:28 INFO  : Disconnected from the channel tcfchan#94.
17:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:53:40 INFO  : 'fpga -state' command is executed.
17:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:53:41 INFO  : 'jtag frequency' command is executed.
17:53:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:53:41 INFO  : Context for 'APU' is selected.
17:53:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:53:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:42 INFO  : Context for 'APU' is selected.
17:53:42 INFO  : 'stop' command is executed.
17:53:42 INFO  : 'ps7_init' command is executed.
17:53:42 INFO  : 'ps7_post_config' command is executed.
17:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:43 INFO  : 'con' command is executed.
17:53:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:53:43 INFO  : Disconnected from the channel tcfchan#95.
18:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:01:46 INFO  : 'fpga -state' command is executed.
18:01:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:47 INFO  : 'jtag frequency' command is executed.
18:01:47 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:01:47 INFO  : Context for 'APU' is selected.
18:01:48 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:01:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:48 INFO  : Context for 'APU' is selected.
18:01:48 INFO  : 'stop' command is executed.
18:01:49 INFO  : 'ps7_init' command is executed.
18:01:49 INFO  : 'ps7_post_config' command is executed.
18:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:49 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:49 INFO  : 'con' command is executed.
18:01:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:01:49 INFO  : Disconnected from the channel tcfchan#96.
18:02:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:02:56 INFO  : 'fpga -state' command is executed.
18:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:02:56 INFO  : 'jtag frequency' command is executed.
18:02:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:56 INFO  : Context for 'APU' is selected.
18:02:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
18:02:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:58 INFO  : Context for 'APU' is selected.
18:02:58 INFO  : 'stop' command is executed.
18:02:58 INFO  : 'ps7_init' command is executed.
18:02:58 INFO  : 'ps7_post_config' command is executed.
18:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:59 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:59 INFO  : 'con' command is executed.
18:02:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

18:02:59 INFO  : Disconnected from the channel tcfchan#97.
20:02:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:02:54 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
20:03:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:05 INFO  : 'fpga -state' command is executed.
20:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:05 INFO  : 'jtag frequency' command is executed.
20:03:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:05 INFO  : Context for 'APU' is selected.
20:03:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:03:05 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:05 INFO  : Context for 'APU' is selected.
20:03:05 INFO  : 'stop' command is executed.
20:03:05 INFO  : 'ps7_init' command is executed.
20:03:05 INFO  : 'ps7_post_config' command is executed.
20:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:06 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:06 INFO  : 'con' command is executed.
20:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:06 INFO  : Disconnected from the channel tcfchan#98.
20:03:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:34 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
20:03:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:03:42 INFO  : 'fpga -state' command is executed.
20:03:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:03:42 INFO  : 'jtag frequency' command is executed.
20:03:42 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:42 INFO  : Context for 'APU' is selected.
20:03:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:03:42 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:42 INFO  : Context for 'APU' is selected.
20:03:42 INFO  : 'stop' command is executed.
20:03:43 INFO  : 'ps7_init' command is executed.
20:03:43 INFO  : 'ps7_post_config' command is executed.
20:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:43 INFO  : 'con' command is executed.
20:03:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:03:43 INFO  : Disconnected from the channel tcfchan#99.
20:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:24 INFO  : 'fpga -state' command is executed.
20:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:24 INFO  : 'jtag frequency' command is executed.
20:04:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:24 INFO  : Context for 'APU' is selected.
20:04:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:04:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:26 INFO  : Context for 'APU' is selected.
20:04:26 INFO  : 'stop' command is executed.
20:04:26 INFO  : 'ps7_init' command is executed.
20:04:26 INFO  : 'ps7_post_config' command is executed.
20:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:26 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:26 INFO  : 'con' command is executed.
20:04:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:04:26 INFO  : Disconnected from the channel tcfchan#100.
20:05:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:12 INFO  : 'fpga -state' command is executed.
20:05:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:05:13 INFO  : 'jtag frequency' command is executed.
20:05:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:13 INFO  : Context for 'APU' is selected.
20:05:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:14 INFO  : Context for 'APU' is selected.
20:05:14 INFO  : 'stop' command is executed.
20:05:15 INFO  : 'ps7_init' command is executed.
20:05:15 INFO  : 'ps7_post_config' command is executed.
20:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:15 INFO  : 'con' command is executed.
20:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:15 INFO  : Disconnected from the channel tcfchan#101.
20:05:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:29 INFO  : 'fpga -state' command is executed.
20:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:05:30 INFO  : 'jtag frequency' command is executed.
20:05:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:30 INFO  : Context for 'APU' is selected.
20:05:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:05:31 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:31 INFO  : Context for 'APU' is selected.
20:05:31 INFO  : 'stop' command is executed.
20:05:31 INFO  : 'ps7_init' command is executed.
20:05:31 INFO  : 'ps7_post_config' command is executed.
20:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:32 INFO  : 'con' command is executed.
20:05:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:32 INFO  : Disconnected from the channel tcfchan#102.
20:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:05:49 INFO  : 'fpga -state' command is executed.
20:05:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:05:49 INFO  : 'jtag frequency' command is executed.
20:05:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:49 INFO  : Context for 'APU' is selected.
20:05:51 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:05:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:51 INFO  : Context for 'APU' is selected.
20:05:51 INFO  : 'stop' command is executed.
20:05:52 INFO  : 'ps7_init' command is executed.
20:05:52 INFO  : 'ps7_post_config' command is executed.
20:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:52 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:52 INFO  : 'con' command is executed.
20:05:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:05:52 INFO  : Disconnected from the channel tcfchan#103.
20:06:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:06:02 INFO  : 'fpga -state' command is executed.
20:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:02 INFO  : 'jtag frequency' command is executed.
20:06:02 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:02 INFO  : Context for 'APU' is selected.
20:06:03 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:06:03 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:03 INFO  : Context for 'APU' is selected.
20:06:03 INFO  : 'stop' command is executed.
20:06:04 INFO  : 'ps7_init' command is executed.
20:06:04 INFO  : 'ps7_post_config' command is executed.
20:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:04 INFO  : 'con' command is executed.
20:06:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:06:04 INFO  : Disconnected from the channel tcfchan#104.
20:06:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:06:44 INFO  : 'fpga -state' command is executed.
20:06:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:06:44 INFO  : 'jtag frequency' command is executed.
20:06:44 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:06:44 INFO  : Context for 'APU' is selected.
20:06:46 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:46 INFO  : Context for 'APU' is selected.
20:06:46 INFO  : 'stop' command is executed.
20:06:46 INFO  : 'ps7_init' command is executed.
20:06:46 INFO  : 'ps7_post_config' command is executed.
20:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:06:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:47 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:47 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:47 INFO  : 'con' command is executed.
20:06:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:06:47 INFO  : Disconnected from the channel tcfchan#105.
20:07:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:07:20 INFO  : 'fpga -state' command is executed.
20:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:07:20 INFO  : 'jtag frequency' command is executed.
20:07:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:07:20 INFO  : Context for 'APU' is selected.
20:07:22 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:07:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:22 INFO  : Context for 'APU' is selected.
20:07:22 INFO  : 'stop' command is executed.
20:07:22 INFO  : 'ps7_init' command is executed.
20:07:22 INFO  : 'ps7_post_config' command is executed.
20:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:07:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:07:22 INFO  : 'con' command is executed.
20:07:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:07:22 INFO  : Disconnected from the channel tcfchan#106.
20:11:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:11:43 INFO  : 'fpga -state' command is executed.
20:11:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:11:43 INFO  : 'jtag frequency' command is executed.
20:11:43 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:11:43 INFO  : Context for 'APU' is selected.
20:11:45 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:11:45 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:45 INFO  : Context for 'APU' is selected.
20:11:45 INFO  : 'stop' command is executed.
20:11:45 INFO  : 'ps7_init' command is executed.
20:11:45 INFO  : 'ps7_post_config' command is executed.
20:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:11:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:46 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:46 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:46 INFO  : 'con' command is executed.
20:11:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:11:46 INFO  : Disconnected from the channel tcfchan#107.
20:12:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:12:05 INFO  : 'fpga -state' command is executed.
20:12:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:12:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:12:05 INFO  : 'jtag frequency' command is executed.
20:12:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:12:06 INFO  : Context for 'APU' is selected.
20:12:07 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:12:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:12:07 INFO  : Context for 'APU' is selected.
20:12:07 INFO  : 'stop' command is executed.
20:12:08 INFO  : 'ps7_init' command is executed.
20:12:08 INFO  : 'ps7_post_config' command is executed.
20:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:12:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:12:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:12:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:12:08 INFO  : 'con' command is executed.
20:12:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:12:08 INFO  : Disconnected from the channel tcfchan#108.
20:13:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:13:41 INFO  : 'fpga -state' command is executed.
20:13:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:13:41 INFO  : 'jtag frequency' command is executed.
20:13:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:41 INFO  : Context for 'APU' is selected.
20:13:43 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:13:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:43 INFO  : Context for 'APU' is selected.
20:13:43 INFO  : 'stop' command is executed.
20:13:43 INFO  : 'ps7_init' command is executed.
20:13:43 INFO  : 'ps7_post_config' command is executed.
20:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:13:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:43 INFO  : 'con' command is executed.
20:13:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:13:43 INFO  : Disconnected from the channel tcfchan#109.
20:13:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:13:57 INFO  : 'fpga -state' command is executed.
20:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:13:57 INFO  : 'jtag frequency' command is executed.
20:13:57 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:13:57 INFO  : Context for 'APU' is selected.
20:13:59 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:13:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:59 INFO  : Context for 'APU' is selected.
20:13:59 INFO  : 'stop' command is executed.
20:13:59 INFO  : 'ps7_init' command is executed.
20:13:59 INFO  : 'ps7_post_config' command is executed.
20:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:13:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:00 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:14:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:14:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:14:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:14:00 INFO  : 'con' command is executed.
20:14:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:14:00 INFO  : Disconnected from the channel tcfchan#110.
20:15:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:15:08 INFO  : 'fpga -state' command is executed.
20:15:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:15:08 INFO  : 'jtag frequency' command is executed.
20:15:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:08 INFO  : Context for 'APU' is selected.
20:15:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:15:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:10 INFO  : Context for 'APU' is selected.
20:15:10 INFO  : 'stop' command is executed.
20:15:10 INFO  : 'ps7_init' command is executed.
20:15:10 INFO  : 'ps7_post_config' command is executed.
20:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:10 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:11 INFO  : 'con' command is executed.
20:15:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:15:11 INFO  : Disconnected from the channel tcfchan#111.
20:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:15:33 INFO  : 'fpga -state' command is executed.
20:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:15:33 INFO  : 'jtag frequency' command is executed.
20:15:33 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:15:33 INFO  : Context for 'APU' is selected.
20:15:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
20:15:35 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:35 INFO  : Context for 'APU' is selected.
20:15:35 INFO  : 'stop' command is executed.
20:15:35 INFO  : 'ps7_init' command is executed.
20:15:35 INFO  : 'ps7_post_config' command is executed.
20:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:15:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:15:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:15:36 INFO  : 'con' command is executed.
20:15:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

20:15:36 INFO  : Disconnected from the channel tcfchan#112.
21:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:38:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:38:39 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
21:39:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:39:03 INFO  : 'fpga -state' command is executed.
21:39:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:03 INFO  : 'jtag frequency' command is executed.
21:39:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:03 INFO  : Context for 'APU' is selected.
21:39:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:39:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:04 INFO  : Context for 'APU' is selected.
21:39:04 INFO  : 'stop' command is executed.
21:39:04 INFO  : 'ps7_init' command is executed.
21:39:04 INFO  : 'ps7_post_config' command is executed.
21:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:04 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:04 INFO  : 'con' command is executed.
21:39:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:04 INFO  : Disconnected from the channel tcfchan#113.
21:39:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:39:27 INFO  : 'fpga -state' command is executed.
21:39:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:27 INFO  : 'jtag frequency' command is executed.
21:39:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:27 INFO  : Context for 'APU' is selected.
21:39:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:39:28 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:28 INFO  : Context for 'APU' is selected.
21:39:29 INFO  : 'stop' command is executed.
21:39:29 INFO  : 'ps7_init' command is executed.
21:39:29 INFO  : 'ps7_post_config' command is executed.
21:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:29 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:29 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:29 INFO  : 'con' command is executed.
21:39:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:29 INFO  : Disconnected from the channel tcfchan#114.
21:39:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:39:49 INFO  : 'fpga -state' command is executed.
21:39:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:49 INFO  : 'jtag frequency' command is executed.
21:39:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:49 INFO  : Context for 'APU' is selected.
21:39:51 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:39:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:51 INFO  : Context for 'APU' is selected.
21:39:51 INFO  : 'stop' command is executed.
21:39:51 INFO  : 'ps7_init' command is executed.
21:39:51 INFO  : 'ps7_post_config' command is executed.
21:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:51 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:51 INFO  : 'con' command is executed.
21:39:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:51 INFO  : Disconnected from the channel tcfchan#115.
21:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:39:57 INFO  : 'fpga -state' command is executed.
21:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:58 INFO  : 'jtag frequency' command is executed.
21:39:58 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:58 INFO  : Context for 'APU' is selected.
21:39:59 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:39:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:59 INFO  : Context for 'APU' is selected.
21:39:59 INFO  : 'stop' command is executed.
21:40:00 INFO  : 'ps7_init' command is executed.
21:40:00 INFO  : 'ps7_post_config' command is executed.
21:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:00 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:00 INFO  : 'con' command is executed.
21:40:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:40:00 INFO  : Disconnected from the channel tcfchan#116.
21:40:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:40:08 INFO  : 'fpga -state' command is executed.
21:40:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:40:08 INFO  : 'jtag frequency' command is executed.
21:40:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:08 INFO  : Context for 'APU' is selected.
21:40:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:40:10 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:10 INFO  : Context for 'APU' is selected.
21:40:10 INFO  : 'stop' command is executed.
21:40:10 INFO  : 'ps7_init' command is executed.
21:40:10 INFO  : 'ps7_post_config' command is executed.
21:40:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:11 INFO  : 'con' command is executed.
21:40:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:40:11 INFO  : Disconnected from the channel tcfchan#117.
21:40:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:40:20 INFO  : 'fpga -state' command is executed.
21:40:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:40:21 INFO  : 'jtag frequency' command is executed.
21:40:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:21 INFO  : Context for 'APU' is selected.
21:40:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:23 INFO  : Context for 'APU' is selected.
21:40:23 INFO  : 'stop' command is executed.
21:40:23 INFO  : 'ps7_init' command is executed.
21:40:23 INFO  : 'ps7_post_config' command is executed.
21:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:23 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:23 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:24 INFO  : 'con' command is executed.
21:40:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:40:24 INFO  : Disconnected from the channel tcfchan#118.
21:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:40:45 INFO  : 'fpga -state' command is executed.
21:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:40:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:40:45 INFO  : 'jtag frequency' command is executed.
21:40:45 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:40:46 INFO  : Context for 'APU' is selected.
21:40:47 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:40:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:40:47 INFO  : Context for 'APU' is selected.
21:40:47 INFO  : 'stop' command is executed.
21:40:47 INFO  : 'ps7_init' command is executed.
21:40:47 INFO  : 'ps7_post_config' command is executed.
21:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:40:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:48 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:40:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:40:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:40:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:40:48 INFO  : 'con' command is executed.
21:40:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:40:48 INFO  : Disconnected from the channel tcfchan#119.
21:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:17 INFO  : 'fpga -state' command is executed.
21:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:42:17 INFO  : 'jtag frequency' command is executed.
21:42:17 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:17 INFO  : Context for 'APU' is selected.
21:42:19 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:42:19 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:19 INFO  : Context for 'APU' is selected.
21:42:19 INFO  : 'stop' command is executed.
21:42:19 INFO  : 'ps7_init' command is executed.
21:42:19 INFO  : 'ps7_post_config' command is executed.
21:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:19 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:19 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:19 INFO  : 'con' command is executed.
21:42:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:42:19 INFO  : Disconnected from the channel tcfchan#120.
21:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:52 INFO  : 'fpga -state' command is executed.
21:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:42:52 INFO  : 'jtag frequency' command is executed.
21:42:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:42:52 INFO  : Context for 'APU' is selected.
21:42:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:42:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:54 INFO  : Context for 'APU' is selected.
21:42:54 INFO  : 'stop' command is executed.
21:42:54 INFO  : 'ps7_init' command is executed.
21:42:54 INFO  : 'ps7_post_config' command is executed.
21:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:54 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:42:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:42:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:42:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:54 INFO  : 'con' command is executed.
21:42:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:42:54 INFO  : Disconnected from the channel tcfchan#121.
21:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:01 INFO  : 'fpga -state' command is executed.
21:46:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:01 INFO  : 'jtag frequency' command is executed.
21:46:01 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:46:01 INFO  : Context for 'APU' is selected.
21:46:03 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:46:03 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:03 INFO  : Context for 'APU' is selected.
21:46:03 INFO  : 'stop' command is executed.
21:46:03 INFO  : 'ps7_init' command is executed.
21:46:03 INFO  : 'ps7_post_config' command is executed.
21:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:03 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:03 INFO  : 'con' command is executed.
21:46:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:46:03 INFO  : Disconnected from the channel tcfchan#122.
21:47:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:11 INFO  : 'fpga -state' command is executed.
21:47:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:11 INFO  : 'jtag frequency' command is executed.
21:47:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:11 INFO  : Context for 'APU' is selected.
21:47:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:47:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:13 INFO  : Context for 'APU' is selected.
21:47:13 INFO  : 'stop' command is executed.
21:47:13 INFO  : 'ps7_init' command is executed.
21:47:13 INFO  : 'ps7_post_config' command is executed.
21:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:14 INFO  : 'con' command is executed.
21:47:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:47:14 INFO  : Disconnected from the channel tcfchan#123.
21:47:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:47:28 INFO  : 'fpga -state' command is executed.
21:47:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:47:29 INFO  : 'jtag frequency' command is executed.
21:47:29 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:47:29 INFO  : Context for 'APU' is selected.
21:47:30 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:47:30 INFO  : 'configparams force-mem-access 1' command is executed.
21:47:31 INFO  : Context for 'APU' is selected.
21:47:31 INFO  : 'stop' command is executed.
21:47:31 INFO  : 'ps7_init' command is executed.
21:47:31 INFO  : 'ps7_post_config' command is executed.
21:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:31 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:47:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:47:31 INFO  : 'con' command is executed.
21:47:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:47:31 INFO  : Disconnected from the channel tcfchan#124.
21:49:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:49:00 INFO  : 'fpga -state' command is executed.
21:49:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:49:00 INFO  : 'jtag frequency' command is executed.
21:49:00 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:49:00 INFO  : Context for 'APU' is selected.
21:49:02 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:49:02 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:02 INFO  : Context for 'APU' is selected.
21:49:02 INFO  : 'stop' command is executed.
21:49:03 INFO  : 'ps7_init' command is executed.
21:49:03 INFO  : 'ps7_post_config' command is executed.
21:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:03 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:03 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:03 INFO  : 'con' command is executed.
21:49:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:49:03 INFO  : Disconnected from the channel tcfchan#125.
21:50:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:50:10 INFO  : 'fpga -state' command is executed.
21:50:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:50:11 INFO  : 'jtag frequency' command is executed.
21:50:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:11 INFO  : Context for 'APU' is selected.
21:50:12 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:50:12 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:12 INFO  : Context for 'APU' is selected.
21:50:12 INFO  : 'stop' command is executed.
21:50:13 INFO  : 'ps7_init' command is executed.
21:50:13 INFO  : 'ps7_post_config' command is executed.
21:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:13 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:13 INFO  : 'con' command is executed.
21:50:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:50:13 INFO  : Disconnected from the channel tcfchan#126.
21:50:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:50:30 INFO  : 'fpga -state' command is executed.
21:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:50:30 INFO  : 'jtag frequency' command is executed.
21:50:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:30 INFO  : Context for 'APU' is selected.
21:50:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:50:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:31 INFO  : Context for 'APU' is selected.
21:50:31 INFO  : 'stop' command is executed.
21:50:32 INFO  : 'ps7_init' command is executed.
21:50:32 INFO  : 'ps7_post_config' command is executed.
21:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:32 INFO  : 'con' command is executed.
21:50:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:50:32 INFO  : Disconnected from the channel tcfchan#127.
21:51:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:51:56 INFO  : 'fpga -state' command is executed.
21:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:56 INFO  : 'jtag frequency' command is executed.
21:51:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:51:56 INFO  : Context for 'APU' is selected.
21:51:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:58 INFO  : Context for 'APU' is selected.
21:51:58 INFO  : 'stop' command is executed.
21:51:58 INFO  : 'ps7_init' command is executed.
21:51:58 INFO  : 'ps7_post_config' command is executed.
21:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:59 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:59 INFO  : 'con' command is executed.
21:51:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:51:59 INFO  : Disconnected from the channel tcfchan#128.
21:53:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:53:54 INFO  : 'fpga -state' command is executed.
21:53:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:53:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:53:54 INFO  : 'jtag frequency' command is executed.
21:53:54 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:53:54 INFO  : Context for 'APU' is selected.
21:53:56 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:53:56 INFO  : 'configparams force-mem-access 1' command is executed.
21:53:56 INFO  : Context for 'APU' is selected.
21:53:56 INFO  : 'stop' command is executed.
21:53:56 INFO  : 'ps7_init' command is executed.
21:53:56 INFO  : 'ps7_post_config' command is executed.
21:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:56 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
21:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:53:56 INFO  : 'con' command is executed.
21:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:53:56 INFO  : Disconnected from the channel tcfchan#129.
21:54:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:54:03 INFO  : 'fpga -state' command is executed.
21:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:54:03 INFO  : 'jtag frequency' command is executed.
21:54:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:54:03 INFO  : Context for 'APU' is selected.
21:54:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
21:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:54:05 INFO  : Context for 'APU' is selected.
21:54:05 INFO  : 'stop' command is executed.
21:54:05 INFO  : 'ps7_init' command is executed.
21:54:05 INFO  : 'ps7_post_config' command is executed.
21:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

21:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:54:05 INFO  : 'con' command is executed.
21:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:54:05 INFO  : Disconnected from the channel tcfchan#130.
22:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:13:38 INFO  : 'fpga -state' command is executed.
22:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:13:38 INFO  : 'jtag frequency' command is executed.
22:13:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:13:38 INFO  : Context for 'APU' is selected.
22:13:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:40 INFO  : Context for 'APU' is selected.
22:13:40 INFO  : 'stop' command is executed.
22:13:40 INFO  : 'ps7_init' command is executed.
22:13:40 INFO  : 'ps7_post_config' command is executed.
22:13:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:41 INFO  : 'con' command is executed.
22:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:13:41 INFO  : Disconnected from the channel tcfchan#131.
22:16:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:16:17 INFO  : 'fpga -state' command is executed.
22:16:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:16:17 INFO  : 'jtag frequency' command is executed.
22:16:17 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:17 INFO  : Context for 'APU' is selected.
22:16:19 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:16:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:19 INFO  : Context for 'APU' is selected.
22:16:19 INFO  : 'stop' command is executed.
22:16:20 INFO  : 'ps7_init' command is executed.
22:16:20 INFO  : 'ps7_post_config' command is executed.
22:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:20 INFO  : 'con' command is executed.
22:16:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:16:20 INFO  : Disconnected from the channel tcfchan#132.
22:16:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:16:38 INFO  : 'fpga -state' command is executed.
22:16:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:16:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:16:38 INFO  : 'jtag frequency' command is executed.
22:16:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:16:38 INFO  : Context for 'APU' is selected.
22:16:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:16:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:16:40 INFO  : Context for 'APU' is selected.
22:16:40 INFO  : 'stop' command is executed.
22:16:40 INFO  : 'ps7_init' command is executed.
22:16:40 INFO  : 'ps7_post_config' command is executed.
22:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:16:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:16:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:16:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:16:40 INFO  : 'con' command is executed.
22:16:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:16:40 INFO  : Disconnected from the channel tcfchan#133.
22:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:53:56 INFO  : 'fpga -state' command is executed.
22:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:53:56 INFO  : 'jtag frequency' command is executed.
22:53:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:53:56 INFO  : Context for 'APU' is selected.
22:53:58 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:58 INFO  : Context for 'APU' is selected.
22:53:58 INFO  : 'stop' command is executed.
22:53:58 INFO  : 'ps7_init' command is executed.
22:53:58 INFO  : 'ps7_post_config' command is executed.
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:58 INFO  : 'con' command is executed.
22:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:53:58 INFO  : Disconnected from the channel tcfchan#134.
22:54:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:54:27 INFO  : 'fpga -state' command is executed.
22:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:54:27 INFO  : 'jtag frequency' command is executed.
22:54:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:27 INFO  : Context for 'APU' is selected.
22:54:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:54:29 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:29 INFO  : Context for 'APU' is selected.
22:54:29 INFO  : 'stop' command is executed.
22:54:29 INFO  : 'ps7_init' command is executed.
22:54:29 INFO  : 'ps7_post_config' command is executed.
22:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:30 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:30 INFO  : 'con' command is executed.
22:54:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:54:30 INFO  : Disconnected from the channel tcfchan#135.
22:55:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:55:18 INFO  : 'fpga -state' command is executed.
22:55:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:55:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:55:19 INFO  : 'jtag frequency' command is executed.
22:55:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:55:19 INFO  : Context for 'APU' is selected.
22:55:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:55:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:55:21 INFO  : Context for 'APU' is selected.
22:55:21 INFO  : 'stop' command is executed.
22:55:21 INFO  : 'ps7_init' command is executed.
22:55:21 INFO  : 'ps7_post_config' command is executed.
22:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:21 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:55:21 INFO  : 'con' command is executed.
22:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:55:21 INFO  : Disconnected from the channel tcfchan#136.
22:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:57:17 INFO  : 'fpga -state' command is executed.
22:57:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:57:17 INFO  : 'jtag frequency' command is executed.
22:57:17 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:57:17 INFO  : Context for 'APU' is selected.
22:57:19 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:19 INFO  : Context for 'APU' is selected.
22:57:19 INFO  : 'stop' command is executed.
22:57:19 INFO  : 'ps7_init' command is executed.
22:57:19 INFO  : 'ps7_post_config' command is executed.
22:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:20 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:20 INFO  : 'con' command is executed.
22:57:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:57:20 INFO  : Disconnected from the channel tcfchan#137.
22:58:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:58:34 INFO  : 'fpga -state' command is executed.
22:58:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:58:35 INFO  : 'jtag frequency' command is executed.
22:58:35 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:35 INFO  : Context for 'APU' is selected.
22:58:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:58:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:36 INFO  : Context for 'APU' is selected.
22:58:36 INFO  : 'stop' command is executed.
22:58:37 INFO  : 'ps7_init' command is executed.
22:58:37 INFO  : 'ps7_post_config' command is executed.
22:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:37 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:37 INFO  : 'con' command is executed.
22:58:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:58:37 INFO  : Disconnected from the channel tcfchan#138.
22:59:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:59:26 INFO  : 'fpga -state' command is executed.
22:59:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:59:26 INFO  : 'jtag frequency' command is executed.
22:59:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:59:26 INFO  : Context for 'APU' is selected.
22:59:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:59:28 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:28 INFO  : Context for 'APU' is selected.
22:59:28 INFO  : 'stop' command is executed.
22:59:28 INFO  : 'ps7_init' command is executed.
22:59:28 INFO  : 'ps7_post_config' command is executed.
22:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:28 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:28 INFO  : 'con' command is executed.
22:59:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:59:28 INFO  : Disconnected from the channel tcfchan#139.
23:01:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:01:24 INFO  : 'fpga -state' command is executed.
23:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:01:24 INFO  : 'jtag frequency' command is executed.
23:01:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:24 INFO  : Context for 'APU' is selected.
23:01:25 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:25 INFO  : Context for 'APU' is selected.
23:01:25 INFO  : 'stop' command is executed.
23:01:26 INFO  : 'ps7_init' command is executed.
23:01:26 INFO  : 'ps7_post_config' command is executed.
23:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:26 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:26 INFO  : 'con' command is executed.
23:01:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:01:26 INFO  : Disconnected from the channel tcfchan#140.
23:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:01:36 INFO  : 'fpga -state' command is executed.
23:01:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:01:36 INFO  : 'jtag frequency' command is executed.
23:01:36 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:36 INFO  : Context for 'APU' is selected.
23:01:38 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:01:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:38 INFO  : Context for 'APU' is selected.
23:01:38 INFO  : 'stop' command is executed.
23:01:38 INFO  : 'ps7_init' command is executed.
23:01:38 INFO  : 'ps7_post_config' command is executed.
23:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:01:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:39 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:39 INFO  : 'con' command is executed.
23:01:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:01:39 INFO  : Disconnected from the channel tcfchan#141.
23:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:13:38 INFO  : 'fpga -state' command is executed.
23:13:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:13:39 INFO  : 'jtag frequency' command is executed.
23:13:39 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:13:39 INFO  : Context for 'APU' is selected.
23:13:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:13:40 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:40 INFO  : Context for 'APU' is selected.
23:13:40 INFO  : 'stop' command is executed.
23:13:41 INFO  : 'ps7_init' command is executed.
23:13:41 INFO  : 'ps7_post_config' command is executed.
23:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:41 INFO  : 'con' command is executed.
23:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:13:41 INFO  : Disconnected from the channel tcfchan#142.
23:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:14:11 INFO  : 'fpga -state' command is executed.
23:14:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:14:12 INFO  : 'jtag frequency' command is executed.
23:14:12 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:14:12 INFO  : Context for 'APU' is selected.
23:14:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
23:14:13 INFO  : Context for 'APU' is selected.
23:14:14 INFO  : 'stop' command is executed.
23:14:14 INFO  : 'ps7_init' command is executed.
23:14:14 INFO  : 'ps7_post_config' command is executed.
23:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:14:14 INFO  : 'configparams force-mem-access 0' command is executed.
23:14:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:14:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:14:14 INFO  : 'con' command is executed.
23:14:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:14:14 INFO  : Disconnected from the channel tcfchan#143.
23:16:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:16:29 INFO  : 'fpga -state' command is executed.
23:16:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:16:30 INFO  : 'jtag frequency' command is executed.
23:16:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:30 INFO  : Context for 'APU' is selected.
23:16:31 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:31 INFO  : Context for 'APU' is selected.
23:16:31 INFO  : 'stop' command is executed.
23:16:32 INFO  : 'ps7_init' command is executed.
23:16:32 INFO  : 'ps7_post_config' command is executed.
23:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:32 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:32 INFO  : 'con' command is executed.
23:16:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:16:32 INFO  : Disconnected from the channel tcfchan#144.
23:23:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:23:38 INFO  : 'fpga -state' command is executed.
23:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:23:38 INFO  : 'jtag frequency' command is executed.
23:23:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:23:38 INFO  : Context for 'APU' is selected.
23:23:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:23:39 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:39 INFO  : Context for 'APU' is selected.
23:23:39 INFO  : 'stop' command is executed.
23:23:40 INFO  : 'ps7_init' command is executed.
23:23:40 INFO  : 'ps7_post_config' command is executed.
23:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:23:40 INFO  : 'configparams force-mem-access 0' command is executed.
23:23:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:23:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:23:40 INFO  : 'con' command is executed.
23:23:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:23:40 INFO  : Disconnected from the channel tcfchan#145.
00:34:11 WARN  : channel "tcfchan#40" closed
10:25:51 INFO  : Registering command handlers for SDK TCF services
10:25:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
10:25:55 INFO  : XSCT server has started successfully.
10:25:58 INFO  : Successfully done setting XSCT server connection channel  
10:25:58 INFO  : Successfully done setting SDK workspace  
10:25:58 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
10:25:58 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
10:26:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:26:28 INFO  : 'fpga -state' command is executed.
10:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:30:41 INFO  : 'jtag frequency' command is executed.
10:30:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:30:41 INFO  : Context for 'APU' is selected.
10:30:41 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
10:30:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:41 INFO  : Context for 'APU' is selected.
10:30:42 INFO  : 'stop' command is executed.
10:30:42 INFO  : 'ps7_init' command is executed.
10:30:42 INFO  : 'ps7_post_config' command is executed.
10:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:42 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:30:42 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:30:42 INFO  : 'con' command is executed.
10:30:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:30:42 INFO  : Disconnected from the channel tcfchan#1.
10:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:30:50 INFO  : 'fpga -state' command is executed.
10:31:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:31:02 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
10:31:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:31:47 INFO  : 'fpga -state' command is executed.
10:31:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:31:47 INFO  : 'jtag frequency' command is executed.
10:31:47 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:47 INFO  : Context for 'APU' is selected.
10:31:47 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
10:31:47 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:47 INFO  : Context for 'APU' is selected.
10:31:47 INFO  : 'stop' command is executed.
10:31:47 INFO  : 'ps7_init' command is executed.
10:31:47 INFO  : 'ps7_post_config' command is executed.
10:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:31:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:48 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:48 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:48 INFO  : 'con' command is executed.
10:31:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:31:48 INFO  : Disconnected from the channel tcfchan#2.
10:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:31:57 INFO  : 'fpga -state' command is executed.
10:31:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:31:57 INFO  : 'jtag frequency' command is executed.
10:31:57 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:31:57 INFO  : Context for 'APU' is selected.
10:31:59 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
10:31:59 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:59 INFO  : Context for 'APU' is selected.
10:31:59 INFO  : 'stop' command is executed.
10:31:59 INFO  : 'ps7_init' command is executed.
10:31:59 INFO  : 'ps7_post_config' command is executed.
10:31:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:31:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:31:59 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:31:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:32:00 INFO  : 'con' command is executed.
10:32:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

10:32:00 INFO  : Disconnected from the channel tcfchan#3.
11:00:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:00:30 INFO  : 'fpga -state' command is executed.
11:00:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:00:30 INFO  : 'jtag frequency' command is executed.
11:00:30 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:00:30 INFO  : Context for 'APU' is selected.
11:00:32 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:00:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:00:32 INFO  : Context for 'APU' is selected.
11:00:32 INFO  : 'stop' command is executed.
11:00:32 INFO  : 'ps7_init' command is executed.
11:00:32 INFO  : 'ps7_post_config' command is executed.
11:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:32 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:00:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:00:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:00:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:00:33 INFO  : 'con' command is executed.
11:00:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:00:33 INFO  : Disconnected from the channel tcfchan#4.
11:01:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:01:51 INFO  : 'fpga -state' command is executed.
11:01:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:01:51 INFO  : 'jtag frequency' command is executed.
11:01:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:01:51 INFO  : Context for 'APU' is selected.
11:01:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:01:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:01:53 INFO  : Context for 'APU' is selected.
11:01:53 INFO  : 'stop' command is executed.
11:01:53 INFO  : 'ps7_init' command is executed.
11:01:53 INFO  : 'ps7_post_config' command is executed.
11:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:01:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:01:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:01:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:01:53 INFO  : 'con' command is executed.
11:01:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:01:53 INFO  : Disconnected from the channel tcfchan#5.
11:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:02:34 INFO  : 'fpga -state' command is executed.
11:02:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:02:34 INFO  : 'jtag frequency' command is executed.
11:02:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:34 INFO  : Context for 'APU' is selected.
11:02:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:36 INFO  : Context for 'APU' is selected.
11:02:36 INFO  : 'stop' command is executed.
11:02:36 INFO  : 'ps7_init' command is executed.
11:02:36 INFO  : 'ps7_post_config' command is executed.
11:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:37 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:37 INFO  : 'con' command is executed.
11:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:02:37 INFO  : Disconnected from the channel tcfchan#6.
11:03:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:03:30 INFO  : 'fpga -state' command is executed.
11:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:03:31 INFO  : 'jtag frequency' command is executed.
11:03:31 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:31 INFO  : Context for 'APU' is selected.
11:03:32 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:03:32 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:32 INFO  : Context for 'APU' is selected.
11:03:32 INFO  : 'stop' command is executed.
11:03:33 INFO  : 'ps7_init' command is executed.
11:03:33 INFO  : 'ps7_post_config' command is executed.
11:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:33 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:33 INFO  : 'con' command is executed.
11:03:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:03:33 INFO  : Disconnected from the channel tcfchan#7.
11:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:03:48 INFO  : 'fpga -state' command is executed.
11:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:03:48 INFO  : 'jtag frequency' command is executed.
11:03:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:48 INFO  : Context for 'APU' is selected.
11:03:49 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:03:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:49 INFO  : Context for 'APU' is selected.
11:03:49 INFO  : 'stop' command is executed.
11:03:50 INFO  : 'ps7_init' command is executed.
11:03:50 INFO  : 'ps7_post_config' command is executed.
11:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:50 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:03:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:50 INFO  : 'con' command is executed.
11:03:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:03:50 INFO  : Disconnected from the channel tcfchan#8.
11:04:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:04:50 INFO  : 'fpga -state' command is executed.
11:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:04:50 INFO  : 'jtag frequency' command is executed.
11:04:50 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:04:50 INFO  : Context for 'APU' is selected.
11:04:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:04:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:04:52 INFO  : Context for 'APU' is selected.
11:04:52 INFO  : 'stop' command is executed.
11:04:52 INFO  : 'ps7_init' command is executed.
11:04:52 INFO  : 'ps7_post_config' command is executed.
11:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:52 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:52 INFO  : 'con' command is executed.
11:04:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:04:52 INFO  : Disconnected from the channel tcfchan#9.
11:05:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:05:50 INFO  : 'fpga -state' command is executed.
11:05:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:05:51 INFO  : 'jtag frequency' command is executed.
11:05:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:05:51 INFO  : Context for 'APU' is selected.
11:05:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:52 INFO  : Context for 'APU' is selected.
11:05:52 INFO  : 'stop' command is executed.
11:05:52 INFO  : 'ps7_init' command is executed.
11:05:52 INFO  : 'ps7_post_config' command is executed.
11:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:05:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:53 INFO  : 'con' command is executed.
11:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:05:53 INFO  : Disconnected from the channel tcfchan#10.
11:06:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:06:17 INFO  : 'fpga -state' command is executed.
11:06:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:06:18 INFO  : 'jtag frequency' command is executed.
11:06:18 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:06:18 INFO  : Context for 'APU' is selected.
11:06:19 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:06:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:06:19 INFO  : Context for 'APU' is selected.
11:06:19 INFO  : 'stop' command is executed.
11:06:19 INFO  : 'ps7_init' command is executed.
11:06:19 INFO  : 'ps7_post_config' command is executed.
11:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:06:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:06:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:06:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:06:20 INFO  : 'con' command is executed.
11:06:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:06:20 INFO  : Disconnected from the channel tcfchan#11.
11:07:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:07:11 INFO  : 'fpga -state' command is executed.
11:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:07:11 INFO  : 'jtag frequency' command is executed.
11:07:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:11 INFO  : Context for 'APU' is selected.
11:07:12 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:07:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:12 INFO  : Context for 'APU' is selected.
11:07:12 INFO  : 'stop' command is executed.
11:07:13 INFO  : 'ps7_init' command is executed.
11:07:13 INFO  : 'ps7_post_config' command is executed.
11:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:13 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:13 INFO  : 'con' command is executed.
11:07:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:07:13 INFO  : Disconnected from the channel tcfchan#12.
11:07:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:07:51 INFO  : 'fpga -state' command is executed.
11:07:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:07:51 INFO  : 'jtag frequency' command is executed.
11:07:51 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:07:51 INFO  : Context for 'APU' is selected.
11:07:53 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:07:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:53 INFO  : Context for 'APU' is selected.
11:07:53 INFO  : 'stop' command is executed.
11:07:53 INFO  : 'ps7_init' command is executed.
11:07:53 INFO  : 'ps7_post_config' command is executed.
11:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:53 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:53 INFO  : 'con' command is executed.
11:07:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:07:53 INFO  : Disconnected from the channel tcfchan#13.
11:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:08:13 INFO  : 'fpga -state' command is executed.
11:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:08:13 INFO  : 'jtag frequency' command is executed.
11:08:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:13 INFO  : Context for 'APU' is selected.
11:08:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:08:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:15 INFO  : Context for 'APU' is selected.
11:08:15 INFO  : 'stop' command is executed.
11:08:15 INFO  : 'ps7_init' command is executed.
11:08:15 INFO  : 'ps7_post_config' command is executed.
11:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:15 INFO  : 'con' command is executed.
11:08:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:08:15 INFO  : Disconnected from the channel tcfchan#14.
11:08:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:08:21 INFO  : 'fpga -state' command is executed.
11:08:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:08:21 INFO  : 'jtag frequency' command is executed.
11:08:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:08:21 INFO  : Context for 'APU' is selected.
11:08:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:08:23 INFO  : Context for 'APU' is selected.
11:08:23 INFO  : 'stop' command is executed.
11:08:23 INFO  : 'ps7_init' command is executed.
11:08:23 INFO  : 'ps7_post_config' command is executed.
11:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:08:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:08:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:08:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:08:24 INFO  : 'con' command is executed.
11:08:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:08:24 INFO  : Disconnected from the channel tcfchan#15.
11:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:12:12 INFO  : 'fpga -state' command is executed.
11:12:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:12:12 INFO  : 'jtag frequency' command is executed.
11:12:12 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:12 INFO  : Context for 'APU' is selected.
11:12:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:12:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:14 INFO  : Context for 'APU' is selected.
11:12:14 INFO  : 'stop' command is executed.
11:12:14 INFO  : 'ps7_init' command is executed.
11:12:14 INFO  : 'ps7_post_config' command is executed.
11:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:12:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:15 INFO  : 'con' command is executed.
11:12:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:12:15 INFO  : Disconnected from the channel tcfchan#16.
11:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:14:11 INFO  : 'fpga -state' command is executed.
11:14:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:11 INFO  : 'jtag frequency' command is executed.
11:14:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:14:11 INFO  : Context for 'APU' is selected.
11:14:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:14:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:13 INFO  : Context for 'APU' is selected.
11:14:13 INFO  : 'stop' command is executed.
11:14:13 INFO  : 'ps7_init' command is executed.
11:14:13 INFO  : 'ps7_post_config' command is executed.
11:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:13 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:14:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:14:13 INFO  : 'con' command is executed.
11:14:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:14:13 INFO  : Disconnected from the channel tcfchan#17.
11:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:15:27 INFO  : 'fpga -state' command is executed.
11:15:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:15:27 INFO  : 'jtag frequency' command is executed.
11:15:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:15:27 INFO  : Context for 'APU' is selected.
11:15:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:15:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:29 INFO  : Context for 'APU' is selected.
11:15:29 INFO  : 'stop' command is executed.
11:15:29 INFO  : 'ps7_init' command is executed.
11:15:29 INFO  : 'ps7_post_config' command is executed.
11:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:15:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:15:30 INFO  : 'configparams force-mem-access 0' command is executed.
11:15:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:15:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:15:30 INFO  : 'con' command is executed.
11:15:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:15:30 INFO  : Disconnected from the channel tcfchan#18.
11:16:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:16:48 INFO  : 'fpga -state' command is executed.
11:16:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:16:48 INFO  : 'jtag frequency' command is executed.
11:16:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:16:48 INFO  : Context for 'APU' is selected.
11:16:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:16:50 INFO  : 'configparams force-mem-access 1' command is executed.
11:16:50 INFO  : Context for 'APU' is selected.
11:16:50 INFO  : 'stop' command is executed.
11:16:50 INFO  : 'ps7_init' command is executed.
11:16:50 INFO  : 'ps7_post_config' command is executed.
11:16:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:16:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:16:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:16:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:16:51 INFO  : 'con' command is executed.
11:16:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:16:51 INFO  : Disconnected from the channel tcfchan#19.
11:20:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:20:08 INFO  : 'fpga -state' command is executed.
11:20:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:20:08 INFO  : 'jtag frequency' command is executed.
11:20:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:08 INFO  : Context for 'APU' is selected.
11:20:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:20:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:10 INFO  : Context for 'APU' is selected.
11:20:10 INFO  : 'stop' command is executed.
11:20:10 INFO  : 'ps7_init' command is executed.
11:20:10 INFO  : 'ps7_post_config' command is executed.
11:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:20:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:11 INFO  : 'con' command is executed.
11:20:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:20:11 INFO  : Disconnected from the channel tcfchan#20.
11:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:20:38 INFO  : 'fpga -state' command is executed.
11:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:20:38 INFO  : 'jtag frequency' command is executed.
11:20:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:38 INFO  : Context for 'APU' is selected.
11:20:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:40 INFO  : Context for 'APU' is selected.
11:20:40 INFO  : 'stop' command is executed.
11:20:40 INFO  : 'ps7_init' command is executed.
11:20:40 INFO  : 'ps7_post_config' command is executed.
11:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:41 INFO  : 'con' command is executed.
11:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:20:41 INFO  : Disconnected from the channel tcfchan#21.
11:21:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:21:32 INFO  : 'fpga -state' command is executed.
11:21:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:21:32 INFO  : 'jtag frequency' command is executed.
11:21:32 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:32 INFO  : Context for 'APU' is selected.
11:21:34 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:21:34 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:34 INFO  : Context for 'APU' is selected.
11:21:34 INFO  : 'stop' command is executed.
11:21:34 INFO  : 'ps7_init' command is executed.
11:21:34 INFO  : 'ps7_post_config' command is executed.
11:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:34 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:34 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:34 INFO  : 'con' command is executed.
11:21:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:21:35 INFO  : Disconnected from the channel tcfchan#22.
11:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:23:12 INFO  : 'fpga -state' command is executed.
11:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:23:12 INFO  : 'jtag frequency' command is executed.
11:23:12 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:23:12 INFO  : Context for 'APU' is selected.
11:23:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:23:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:14 INFO  : Context for 'APU' is selected.
11:23:14 INFO  : 'stop' command is executed.
11:23:14 INFO  : 'ps7_init' command is executed.
11:23:14 INFO  : 'ps7_post_config' command is executed.
11:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:23:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:23:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:23:15 INFO  : 'con' command is executed.
11:23:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:23:15 INFO  : Disconnected from the channel tcfchan#23.
11:25:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:25:34 INFO  : 'fpga -state' command is executed.
11:25:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:25:34 INFO  : 'jtag frequency' command is executed.
11:25:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:25:34 INFO  : Context for 'APU' is selected.
11:25:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:25:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:35 INFO  : Context for 'APU' is selected.
11:25:36 INFO  : 'stop' command is executed.
11:25:36 INFO  : 'ps7_init' command is executed.
11:25:36 INFO  : 'ps7_post_config' command is executed.
11:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:36 INFO  : 'con' command is executed.
11:25:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:25:36 INFO  : Disconnected from the channel tcfchan#24.
11:25:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:25:44 INFO  : 'fpga -state' command is executed.
11:25:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:25:44 INFO  : 'jtag frequency' command is executed.
11:25:44 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:25:44 INFO  : Context for 'APU' is selected.
11:25:46 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:46 INFO  : Context for 'APU' is selected.
11:25:46 INFO  : 'stop' command is executed.
11:25:46 INFO  : 'ps7_init' command is executed.
11:25:46 INFO  : 'ps7_post_config' command is executed.
11:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:25:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:47 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:47 INFO  : 'con' command is executed.
11:25:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:25:47 INFO  : Disconnected from the channel tcfchan#25.
11:26:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:26:01 INFO  : 'fpga -state' command is executed.
11:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:26:02 INFO  : 'jtag frequency' command is executed.
11:26:02 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:26:02 INFO  : Context for 'APU' is selected.
11:26:03 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:26:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:04 INFO  : Context for 'APU' is selected.
11:26:04 INFO  : 'stop' command is executed.
11:26:04 INFO  : 'ps7_init' command is executed.
11:26:04 INFO  : 'ps7_post_config' command is executed.
11:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:26:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:26:04 INFO  : 'con' command is executed.
11:26:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:26:04 INFO  : Disconnected from the channel tcfchan#26.
11:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:27:05 INFO  : 'fpga -state' command is executed.
11:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:27:05 INFO  : 'jtag frequency' command is executed.
11:27:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:05 INFO  : Context for 'APU' is selected.
11:27:06 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:06 INFO  : Context for 'APU' is selected.
11:27:06 INFO  : 'stop' command is executed.
11:27:07 INFO  : 'ps7_init' command is executed.
11:27:07 INFO  : 'ps7_post_config' command is executed.
11:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:07 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:07 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:07 INFO  : 'con' command is executed.
11:27:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:27:07 INFO  : Disconnected from the channel tcfchan#27.
11:29:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:29:05 INFO  : 'fpga -state' command is executed.
11:29:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:29:05 INFO  : 'jtag frequency' command is executed.
11:29:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:29:05 INFO  : Context for 'APU' is selected.
11:29:07 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:29:07 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:07 INFO  : Context for 'APU' is selected.
11:29:07 INFO  : 'stop' command is executed.
11:29:07 INFO  : 'ps7_init' command is executed.
11:29:07 INFO  : 'ps7_post_config' command is executed.
11:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:08 INFO  : 'con' command is executed.
11:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:29:08 INFO  : Disconnected from the channel tcfchan#28.
11:29:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:29:40 INFO  : 'fpga -state' command is executed.
11:29:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:29:40 INFO  : 'jtag frequency' command is executed.
11:29:40 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:29:40 INFO  : Context for 'APU' is selected.
11:29:41 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:29:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:29:41 INFO  : Context for 'APU' is selected.
11:29:41 INFO  : 'stop' command is executed.
11:29:42 INFO  : 'ps7_init' command is executed.
11:29:42 INFO  : 'ps7_post_config' command is executed.
11:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:42 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:29:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:29:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:29:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:29:42 INFO  : 'con' command is executed.
11:29:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:29:42 INFO  : Disconnected from the channel tcfchan#29.
11:30:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:30:05 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
11:30:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:30:09 INFO  : 'fpga -state' command is executed.
11:30:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:30:09 INFO  : 'jtag frequency' command is executed.
11:30:09 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:30:09 INFO  : Context for 'APU' is selected.
11:30:09 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:30:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:09 INFO  : Context for 'APU' is selected.
11:30:09 INFO  : 'stop' command is executed.
11:30:10 INFO  : 'ps7_init' command is executed.
11:30:10 INFO  : 'ps7_post_config' command is executed.
11:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:10 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:10 INFO  : 'con' command is executed.
11:30:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:30:10 INFO  : Disconnected from the channel tcfchan#30.
11:31:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:40 INFO  : 'fpga -state' command is executed.
11:31:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:40 INFO  : 'jtag frequency' command is executed.
11:31:40 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:31:40 INFO  : Context for 'APU' is selected.
11:31:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:31:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:42 INFO  : Context for 'APU' is selected.
11:31:42 INFO  : 'stop' command is executed.
11:31:42 INFO  : 'ps7_init' command is executed.
11:31:42 INFO  : 'ps7_post_config' command is executed.
11:31:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:43 INFO  : 'con' command is executed.
11:31:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:31:43 INFO  : Disconnected from the channel tcfchan#31.
11:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:32:08 INFO  : 'fpga -state' command is executed.
11:32:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:32:08 INFO  : 'jtag frequency' command is executed.
11:32:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:08 INFO  : Context for 'APU' is selected.
11:32:09 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:32:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:09 INFO  : Context for 'APU' is selected.
11:32:09 INFO  : 'stop' command is executed.
11:32:10 INFO  : 'ps7_init' command is executed.
11:32:10 INFO  : 'ps7_post_config' command is executed.
11:32:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:32:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:10 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:10 INFO  : 'con' command is executed.
11:32:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:32:10 INFO  : Disconnected from the channel tcfchan#32.
11:32:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:32:57 INFO  : 'fpga -state' command is executed.
11:32:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:32:57 INFO  : 'jtag frequency' command is executed.
11:32:57 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:57 INFO  : Context for 'APU' is selected.
11:32:59 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:32:59 INFO  : Context for 'APU' is selected.
11:32:59 INFO  : 'stop' command is executed.
11:32:59 INFO  : 'ps7_init' command is executed.
11:32:59 INFO  : 'ps7_post_config' command is executed.
11:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:59 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:32:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:32:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:32:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:32:59 INFO  : 'con' command is executed.
11:32:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:32:59 INFO  : Disconnected from the channel tcfchan#33.
11:33:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:33:37 INFO  : 'fpga -state' command is executed.
11:33:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:33:37 INFO  : 'jtag frequency' command is executed.
11:33:37 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:37 INFO  : Context for 'APU' is selected.
11:33:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:33:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:39 INFO  : Context for 'APU' is selected.
11:33:39 INFO  : 'stop' command is executed.
11:33:39 INFO  : 'ps7_init' command is executed.
11:33:39 INFO  : 'ps7_post_config' command is executed.
11:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:33:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:40 INFO  : 'con' command is executed.
11:33:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:33:40 INFO  : Disconnected from the channel tcfchan#34.
11:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:40:15 INFO  : 'fpga -state' command is executed.
11:40:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:40:15 INFO  : 'jtag frequency' command is executed.
11:40:15 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:15 INFO  : Context for 'APU' is selected.
11:40:17 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:40:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:17 INFO  : Context for 'APU' is selected.
11:40:17 INFO  : 'stop' command is executed.
11:40:17 INFO  : 'ps7_init' command is executed.
11:40:17 INFO  : 'ps7_post_config' command is executed.
11:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:18 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:18 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:18 INFO  : 'con' command is executed.
11:40:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:40:18 INFO  : Disconnected from the channel tcfchan#35.
11:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:40:41 INFO  : 'fpga -state' command is executed.
11:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:40:41 INFO  : 'jtag frequency' command is executed.
11:40:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:41 INFO  : Context for 'APU' is selected.
11:40:43 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:40:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:43 INFO  : Context for 'APU' is selected.
11:40:43 INFO  : 'stop' command is executed.
11:40:43 INFO  : 'ps7_init' command is executed.
11:40:43 INFO  : 'ps7_post_config' command is executed.
11:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:44 INFO  : 'con' command is executed.
11:40:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:40:44 INFO  : Disconnected from the channel tcfchan#36.
11:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:41:00 INFO  : 'fpga -state' command is executed.
11:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:41:00 INFO  : 'jtag frequency' command is executed.
11:41:00 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:00 INFO  : Context for 'APU' is selected.
11:41:02 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:41:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:02 INFO  : Context for 'APU' is selected.
11:41:02 INFO  : 'stop' command is executed.
11:41:02 INFO  : 'ps7_init' command is executed.
11:41:02 INFO  : 'ps7_post_config' command is executed.
11:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:41:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:03 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:03 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:03 INFO  : 'con' command is executed.
11:41:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:41:03 INFO  : Disconnected from the channel tcfchan#37.
11:41:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:41:18 INFO  : 'fpga -state' command is executed.
11:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:41:18 INFO  : 'jtag frequency' command is executed.
11:41:18 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:18 INFO  : Context for 'APU' is selected.
11:41:20 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:41:20 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:20 INFO  : Context for 'APU' is selected.
11:41:20 INFO  : 'stop' command is executed.
11:41:20 INFO  : 'ps7_init' command is executed.
11:41:20 INFO  : 'ps7_post_config' command is executed.
11:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:20 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:21 INFO  : 'con' command is executed.
11:41:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:41:21 INFO  : Disconnected from the channel tcfchan#38.
11:41:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:41:35 INFO  : 'fpga -state' command is executed.
11:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:41:35 INFO  : 'jtag frequency' command is executed.
11:41:35 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:35 INFO  : Context for 'APU' is selected.
11:41:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:41:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:36 INFO  : Context for 'APU' is selected.
11:41:36 INFO  : 'stop' command is executed.
11:41:37 INFO  : 'ps7_init' command is executed.
11:41:37 INFO  : 'ps7_post_config' command is executed.
11:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:37 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:37 INFO  : 'con' command is executed.
11:41:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:41:37 INFO  : Disconnected from the channel tcfchan#39.
11:41:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:41:47 INFO  : 'fpga -state' command is executed.
11:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:41:47 INFO  : 'jtag frequency' command is executed.
11:41:47 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:47 INFO  : Context for 'APU' is selected.
11:41:49 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:41:49 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:49 INFO  : Context for 'APU' is selected.
11:41:49 INFO  : 'stop' command is executed.
11:41:49 INFO  : 'ps7_init' command is executed.
11:41:49 INFO  : 'ps7_post_config' command is executed.
11:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:41:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:50 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:50 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:50 INFO  : 'con' command is executed.
11:41:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:41:50 INFO  : Disconnected from the channel tcfchan#40.
11:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:42:11 INFO  : 'fpga -state' command is executed.
11:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:42:11 INFO  : 'jtag frequency' command is executed.
11:42:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:11 INFO  : Context for 'APU' is selected.
11:42:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
11:42:13 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:13 INFO  : Context for 'APU' is selected.
11:42:13 INFO  : 'stop' command is executed.
11:42:13 INFO  : 'ps7_init' command is executed.
11:42:13 INFO  : 'ps7_post_config' command is executed.
11:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:42:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:14 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:14 INFO  : 'con' command is executed.
11:42:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:42:14 INFO  : Disconnected from the channel tcfchan#41.
12:37:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:37:12 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
12:37:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:37:15 INFO  : 'fpga -state' command is executed.
12:37:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:37:16 INFO  : 'jtag frequency' command is executed.
12:37:16 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:37:16 INFO  : Context for 'APU' is selected.
12:37:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:37:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:37:16 INFO  : Context for 'APU' is selected.
12:37:16 INFO  : 'stop' command is executed.
12:37:16 INFO  : 'ps7_init' command is executed.
12:37:16 INFO  : 'ps7_post_config' command is executed.
12:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:37:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:37:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:37:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:37:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:37:17 INFO  : 'con' command is executed.
12:37:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:37:17 INFO  : Disconnected from the channel tcfchan#42.
12:49:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:49:09 INFO  : 'fpga -state' command is executed.
12:49:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:49:09 INFO  : 'jtag frequency' command is executed.
12:49:09 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:09 INFO  : Context for 'APU' is selected.
12:49:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:49:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:11 INFO  : Context for 'APU' is selected.
12:49:11 INFO  : 'stop' command is executed.
12:49:11 INFO  : 'ps7_init' command is executed.
12:49:11 INFO  : 'ps7_post_config' command is executed.
12:49:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:12 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:49:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:49:12 INFO  : 'con' command is executed.
12:49:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:49:12 INFO  : Disconnected from the channel tcfchan#43.
12:49:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:49:59 INFO  : 'fpga -state' command is executed.
12:49:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:49:59 INFO  : 'jtag frequency' command is executed.
12:49:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:49:59 INFO  : Context for 'APU' is selected.
12:50:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:50:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:01 INFO  : Context for 'APU' is selected.
12:50:01 INFO  : 'stop' command is executed.
12:50:01 INFO  : 'ps7_init' command is executed.
12:50:01 INFO  : 'ps7_post_config' command is executed.
12:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:02 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:02 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:02 INFO  : 'con' command is executed.
12:50:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:50:02 INFO  : Disconnected from the channel tcfchan#44.
12:50:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:50:12 INFO  : 'fpga -state' command is executed.
12:50:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:50:12 INFO  : 'jtag frequency' command is executed.
12:50:12 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:12 INFO  : Context for 'APU' is selected.
12:50:14 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:50:14 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:14 INFO  : Context for 'APU' is selected.
12:50:14 INFO  : 'stop' command is executed.
12:50:15 INFO  : 'ps7_init' command is executed.
12:50:15 INFO  : 'ps7_post_config' command is executed.
12:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:15 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:15 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:15 INFO  : 'con' command is executed.
12:50:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:50:15 INFO  : Disconnected from the channel tcfchan#45.
12:50:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:50:33 INFO  : 'fpga -state' command is executed.
12:50:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:50:33 INFO  : 'jtag frequency' command is executed.
12:50:33 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:33 INFO  : Context for 'APU' is selected.
12:50:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:50:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:35 INFO  : Context for 'APU' is selected.
12:50:35 INFO  : 'stop' command is executed.
12:50:35 INFO  : 'ps7_init' command is executed.
12:50:35 INFO  : 'ps7_post_config' command is executed.
12:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:36 INFO  : 'con' command is executed.
12:50:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:50:36 INFO  : Disconnected from the channel tcfchan#46.
12:50:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:50:52 INFO  : 'fpga -state' command is executed.
12:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:50:53 INFO  : 'jtag frequency' command is executed.
12:50:53 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:53 INFO  : Context for 'APU' is selected.
12:50:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:50:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:54 INFO  : Context for 'APU' is selected.
12:50:54 INFO  : 'stop' command is executed.
12:50:55 INFO  : 'ps7_init' command is executed.
12:50:55 INFO  : 'ps7_post_config' command is executed.
12:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:50:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:55 INFO  : 'con' command is executed.
12:50:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:50:55 INFO  : Disconnected from the channel tcfchan#47.
12:53:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:53:43 INFO  : 'fpga -state' command is executed.
12:53:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:53:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:53:44 INFO  : 'jtag frequency' command is executed.
12:53:44 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:53:44 INFO  : Context for 'APU' is selected.
12:53:45 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:53:45 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:45 INFO  : Context for 'APU' is selected.
12:53:45 INFO  : 'stop' command is executed.
12:53:45 INFO  : 'ps7_init' command is executed.
12:53:45 INFO  : 'ps7_post_config' command is executed.
12:53:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:53:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:46 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:53:46 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:53:46 INFO  : 'con' command is executed.
12:53:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:53:46 INFO  : Disconnected from the channel tcfchan#48.
12:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:54:26 INFO  : 'fpga -state' command is executed.
12:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:26 INFO  : 'jtag frequency' command is executed.
12:54:26 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:26 INFO  : Context for 'APU' is selected.
12:54:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:28 INFO  : Context for 'APU' is selected.
12:54:28 INFO  : 'stop' command is executed.
12:54:28 INFO  : 'ps7_init' command is executed.
12:54:28 INFO  : 'ps7_post_config' command is executed.
12:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:29 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:29 INFO  : 'con' command is executed.
12:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:54:29 INFO  : Disconnected from the channel tcfchan#49.
12:55:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:55:08 INFO  : 'fpga -state' command is executed.
12:55:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:08 INFO  : 'jtag frequency' command is executed.
12:55:08 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:08 INFO  : Context for 'APU' is selected.
12:55:10 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:55:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:10 INFO  : Context for 'APU' is selected.
12:55:10 INFO  : 'stop' command is executed.
12:55:10 INFO  : 'ps7_init' command is executed.
12:55:10 INFO  : 'ps7_post_config' command is executed.
12:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:55:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:11 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:11 INFO  : 'con' command is executed.
12:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:55:11 INFO  : Disconnected from the channel tcfchan#50.
12:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:55:34 INFO  : 'fpga -state' command is executed.
12:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:34 INFO  : 'jtag frequency' command is executed.
12:55:34 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:34 INFO  : Context for 'APU' is selected.
12:55:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:55:35 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:35 INFO  : Context for 'APU' is selected.
12:55:35 INFO  : 'stop' command is executed.
12:55:36 INFO  : 'ps7_init' command is executed.
12:55:36 INFO  : 'ps7_post_config' command is executed.
12:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:36 INFO  : 'con' command is executed.
12:55:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:55:36 INFO  : Disconnected from the channel tcfchan#51.
12:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:40 INFO  : 'fpga -state' command is executed.
12:56:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:40 INFO  : 'jtag frequency' command is executed.
12:56:40 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:40 INFO  : Context for 'APU' is selected.
12:56:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:56:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:42 INFO  : Context for 'APU' is selected.
12:56:42 INFO  : 'stop' command is executed.
12:56:42 INFO  : 'ps7_init' command is executed.
12:56:42 INFO  : 'ps7_post_config' command is executed.
12:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:42 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:42 INFO  : 'con' command is executed.
12:56:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:56:42 INFO  : Disconnected from the channel tcfchan#52.
12:56:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:56:52 INFO  : 'fpga -state' command is executed.
12:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:52 INFO  : 'jtag frequency' command is executed.
12:56:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:52 INFO  : Context for 'APU' is selected.
12:56:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:56:54 INFO  : 'configparams force-mem-access 1' command is executed.
12:56:54 INFO  : Context for 'APU' is selected.
12:56:54 INFO  : 'stop' command is executed.
12:56:54 INFO  : 'ps7_init' command is executed.
12:56:54 INFO  : 'ps7_post_config' command is executed.
12:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:56:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:56:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:56:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:56:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:56:55 INFO  : 'con' command is executed.
12:56:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:56:55 INFO  : Disconnected from the channel tcfchan#53.
12:57:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:57:22 INFO  : 'fpga -state' command is executed.
12:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:57:22 INFO  : 'jtag frequency' command is executed.
12:57:22 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:57:22 INFO  : Context for 'APU' is selected.
12:57:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:23 INFO  : Context for 'APU' is selected.
12:57:23 INFO  : 'stop' command is executed.
12:57:24 INFO  : 'ps7_init' command is executed.
12:57:24 INFO  : 'ps7_post_config' command is executed.
12:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:24 INFO  : 'con' command is executed.
12:57:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:57:24 INFO  : Disconnected from the channel tcfchan#54.
12:58:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:58:06 INFO  : 'fpga -state' command is executed.
12:58:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:07 INFO  : 'jtag frequency' command is executed.
12:58:07 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:07 INFO  : Context for 'APU' is selected.
12:58:08 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:58:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:08 INFO  : Context for 'APU' is selected.
12:58:08 INFO  : 'stop' command is executed.
12:58:09 INFO  : 'ps7_init' command is executed.
12:58:09 INFO  : 'ps7_post_config' command is executed.
12:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:09 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:09 INFO  : 'con' command is executed.
12:58:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:58:09 INFO  : Disconnected from the channel tcfchan#55.
12:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:58:22 INFO  : 'fpga -state' command is executed.
12:58:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:22 INFO  : 'jtag frequency' command is executed.
12:58:22 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:22 INFO  : Context for 'APU' is selected.
12:58:24 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:58:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:24 INFO  : Context for 'APU' is selected.
12:58:24 INFO  : 'stop' command is executed.
12:58:24 INFO  : 'ps7_init' command is executed.
12:58:24 INFO  : 'ps7_post_config' command is executed.
12:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:24 INFO  : 'con' command is executed.
12:58:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:58:24 INFO  : Disconnected from the channel tcfchan#56.
12:58:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:58:39 INFO  : 'fpga -state' command is executed.
12:58:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:39 INFO  : 'jtag frequency' command is executed.
12:58:39 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:39 INFO  : Context for 'APU' is selected.
12:58:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:58:40 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:40 INFO  : Context for 'APU' is selected.
12:58:40 INFO  : 'stop' command is executed.
12:58:41 INFO  : 'ps7_init' command is executed.
12:58:41 INFO  : 'ps7_post_config' command is executed.
12:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:58:41 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:41 INFO  : 'con' command is executed.
12:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:58:41 INFO  : Disconnected from the channel tcfchan#57.
12:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:58:57 INFO  : 'fpga -state' command is executed.
12:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:57 INFO  : 'jtag frequency' command is executed.
12:58:57 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:58:57 INFO  : Context for 'APU' is selected.
12:58:59 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
12:58:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:59 INFO  : Context for 'APU' is selected.
12:58:59 INFO  : 'stop' command is executed.
12:58:59 INFO  : 'ps7_init' command is executed.
12:58:59 INFO  : 'ps7_post_config' command is executed.
12:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:58:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:58:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:00 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:00 INFO  : 'con' command is executed.
12:59:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:59:00 INFO  : Disconnected from the channel tcfchan#58.
13:01:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:01:01 INFO  : 'fpga -state' command is executed.
13:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:01 INFO  : 'jtag frequency' command is executed.
13:01:01 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:01 INFO  : Context for 'APU' is selected.
13:01:02 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:01:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:02 INFO  : Context for 'APU' is selected.
13:01:03 INFO  : 'stop' command is executed.
13:01:03 INFO  : 'ps7_init' command is executed.
13:01:03 INFO  : 'ps7_post_config' command is executed.
13:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:03 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:03 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:03 INFO  : 'con' command is executed.
13:01:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:01:03 INFO  : Disconnected from the channel tcfchan#59.
13:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:01:28 INFO  : 'fpga -state' command is executed.
13:01:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:01:28 INFO  : 'jtag frequency' command is executed.
13:01:28 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:28 INFO  : Context for 'APU' is selected.
13:01:29 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:01:29 INFO  : 'configparams force-mem-access 1' command is executed.
13:01:29 INFO  : Context for 'APU' is selected.
13:01:30 INFO  : 'stop' command is executed.
13:01:30 INFO  : 'ps7_init' command is executed.
13:01:30 INFO  : 'ps7_post_config' command is executed.
13:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:30 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:01:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:01:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:01:30 INFO  : 'con' command is executed.
13:01:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:01:30 INFO  : Disconnected from the channel tcfchan#60.
13:02:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:03 INFO  : 'fpga -state' command is executed.
13:02:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:03 INFO  : 'jtag frequency' command is executed.
13:02:03 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:03 INFO  : Context for 'APU' is selected.
13:02:05 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:02:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:05 INFO  : Context for 'APU' is selected.
13:02:05 INFO  : 'stop' command is executed.
13:02:05 INFO  : 'ps7_init' command is executed.
13:02:05 INFO  : 'ps7_post_config' command is executed.
13:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:06 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:06 INFO  : 'con' command is executed.
13:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:02:06 INFO  : Disconnected from the channel tcfchan#61.
13:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:24 INFO  : 'fpga -state' command is executed.
13:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:24 INFO  : 'jtag frequency' command is executed.
13:02:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:24 INFO  : Context for 'APU' is selected.
13:02:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:02:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:26 INFO  : Context for 'APU' is selected.
13:02:26 INFO  : 'stop' command is executed.
13:02:26 INFO  : 'ps7_init' command is executed.
13:02:26 INFO  : 'ps7_post_config' command is executed.
13:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:26 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:26 INFO  : 'con' command is executed.
13:02:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:02:27 INFO  : Disconnected from the channel tcfchan#62.
13:02:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:02:49 INFO  : 'fpga -state' command is executed.
13:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:02:49 INFO  : 'jtag frequency' command is executed.
13:02:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:02:49 INFO  : Context for 'APU' is selected.
13:02:51 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:02:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:02:51 INFO  : Context for 'APU' is selected.
13:02:51 INFO  : 'stop' command is executed.
13:02:51 INFO  : 'ps7_init' command is executed.
13:02:51 INFO  : 'ps7_post_config' command is executed.
13:02:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:02:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:02:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:02:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:51 INFO  : 'con' command is executed.
13:02:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:02:51 INFO  : Disconnected from the channel tcfchan#63.
13:03:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:03:22 INFO  : 'fpga -state' command is executed.
13:03:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:03:22 INFO  : 'jtag frequency' command is executed.
13:03:22 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:03:22 INFO  : Context for 'APU' is selected.
13:03:24 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:03:24 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:24 INFO  : Context for 'APU' is selected.
13:03:24 INFO  : 'stop' command is executed.
13:03:24 INFO  : 'ps7_init' command is executed.
13:03:24 INFO  : 'ps7_post_config' command is executed.
13:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:25 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:25 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:25 INFO  : 'con' command is executed.
13:03:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:03:25 INFO  : Disconnected from the channel tcfchan#64.
13:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:03:33 INFO  : 'fpga -state' command is executed.
13:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:03:33 INFO  : 'jtag frequency' command is executed.
13:03:33 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:03:34 INFO  : Context for 'APU' is selected.
13:03:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
13:03:35 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:35 INFO  : Context for 'APU' is selected.
13:03:35 INFO  : 'stop' command is executed.
13:03:36 INFO  : 'ps7_init' command is executed.
13:03:36 INFO  : 'ps7_post_config' command is executed.
13:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:03:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:03:36 INFO  : 'con' command is executed.
13:03:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:03:36 INFO  : Disconnected from the channel tcfchan#65.
13:03:54 INFO  : Registering command handlers for SDK TCF services
13:03:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
13:03:57 INFO  : XSCT server has started successfully.
13:03:57 INFO  : Successfully done setting XSCT server connection channel  
13:03:57 INFO  : Successfully done setting SDK workspace  
13:03:57 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
13:03:57 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
14:00:35 INFO  : Registering command handlers for SDK TCF services
14:00:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
14:00:39 INFO  : XSCT server has started successfully.
14:00:41 INFO  : Successfully done setting XSCT server connection channel  
14:00:41 INFO  : Successfully done setting SDK workspace  
14:00:41 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
14:00:41 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
14:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:05:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:05:49 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
14:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:08:55 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
14:09:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:09:03 INFO  : 'fpga -state' command is executed.
14:09:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:09:04 INFO  : 'jtag frequency' command is executed.
14:09:04 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:09:04 INFO  : Context for 'APU' is selected.
14:09:04 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:09:04 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:04 INFO  : Context for 'APU' is selected.
14:09:04 INFO  : 'stop' command is executed.
14:09:04 INFO  : 'ps7_init' command is executed.
14:09:04 INFO  : 'ps7_post_config' command is executed.
14:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:09:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:05 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:09:05 INFO  : 'configparams force-mem-access 0' command is executed.
14:09:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:09:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:09:05 INFO  : 'con' command is executed.
14:09:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:09:05 INFO  : Disconnected from the channel tcfchan#1.
14:14:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:14:06 INFO  : 'fpga -state' command is executed.
14:14:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:14:06 INFO  : 'jtag frequency' command is executed.
14:14:06 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:06 INFO  : Context for 'APU' is selected.
14:14:08 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:14:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:08 INFO  : Context for 'APU' is selected.
14:14:08 INFO  : 'stop' command is executed.
14:14:09 INFO  : 'ps7_init' command is executed.
14:14:09 INFO  : 'ps7_post_config' command is executed.
14:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:09 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:09 INFO  : 'con' command is executed.
14:14:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:14:09 INFO  : Disconnected from the channel tcfchan#2.
14:14:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:14:41 INFO  : 'fpga -state' command is executed.
14:14:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:14:41 INFO  : 'jtag frequency' command is executed.
14:14:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:14:41 INFO  : Context for 'APU' is selected.
14:14:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:14:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:14:42 INFO  : Context for 'APU' is selected.
14:14:42 INFO  : 'stop' command is executed.
14:14:43 INFO  : 'ps7_init' command is executed.
14:14:43 INFO  : 'ps7_post_config' command is executed.
14:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:14:43 INFO  : 'configparams force-mem-access 0' command is executed.
14:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:14:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:14:43 INFO  : 'con' command is executed.
14:14:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:14:43 INFO  : Disconnected from the channel tcfchan#3.
14:17:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:17:05 INFO  : 'fpga -state' command is executed.
14:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:17:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:17:05 INFO  : 'jtag frequency' command is executed.
14:17:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:17:05 INFO  : Context for 'APU' is selected.
14:17:06 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:17:06 INFO  : 'configparams force-mem-access 1' command is executed.
14:17:06 INFO  : Context for 'APU' is selected.
14:17:06 INFO  : 'stop' command is executed.
14:17:07 INFO  : 'ps7_init' command is executed.
14:17:07 INFO  : 'ps7_post_config' command is executed.
14:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:07 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:17:07 INFO  : 'configparams force-mem-access 0' command is executed.
14:17:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:17:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:17:07 INFO  : 'con' command is executed.
14:17:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:17:07 INFO  : Disconnected from the channel tcfchan#4.
14:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:34:00 INFO  : 'fpga -state' command is executed.
14:34:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:01 INFO  : 'jtag frequency' command is executed.
14:34:01 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:01 INFO  : Context for 'APU' is selected.
14:34:02 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:34:02 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:02 INFO  : Context for 'APU' is selected.
14:34:02 INFO  : 'stop' command is executed.
14:34:02 INFO  : 'ps7_init' command is executed.
14:34:02 INFO  : 'ps7_post_config' command is executed.
14:34:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:03 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:03 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:03 INFO  : 'con' command is executed.
14:34:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:34:03 INFO  : Disconnected from the channel tcfchan#5.
14:36:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:24 INFO  : 'fpga -state' command is executed.
14:36:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:24 INFO  : 'jtag frequency' command is executed.
14:36:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:24 INFO  : Context for 'APU' is selected.
14:36:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:36:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:26 INFO  : Context for 'APU' is selected.
14:36:26 INFO  : 'stop' command is executed.
14:36:26 INFO  : 'ps7_init' command is executed.
14:36:26 INFO  : 'ps7_post_config' command is executed.
14:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:27 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:27 INFO  : 'con' command is executed.
14:36:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:36:27 INFO  : Disconnected from the channel tcfchan#6.
14:36:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:36:53 INFO  : 'fpga -state' command is executed.
14:36:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:36:53 INFO  : 'jtag frequency' command is executed.
14:36:53 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:53 INFO  : Context for 'APU' is selected.
14:36:55 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:36:55 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:55 INFO  : Context for 'APU' is selected.
14:36:55 INFO  : 'stop' command is executed.
14:36:55 INFO  : 'ps7_init' command is executed.
14:36:55 INFO  : 'ps7_post_config' command is executed.
14:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:55 INFO  : 'con' command is executed.
14:36:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:36:55 INFO  : Disconnected from the channel tcfchan#7.
14:37:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:37:39 INFO  : 'fpga -state' command is executed.
14:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:37:39 INFO  : 'jtag frequency' command is executed.
14:37:39 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:39 INFO  : Context for 'APU' is selected.
14:37:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:37:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:37:40 INFO  : Context for 'APU' is selected.
14:37:40 INFO  : 'stop' command is executed.
14:37:41 INFO  : 'ps7_init' command is executed.
14:37:41 INFO  : 'ps7_post_config' command is executed.
14:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:41 INFO  : 'con' command is executed.
14:37:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:37:41 INFO  : Disconnected from the channel tcfchan#8.
14:52:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:52:58 INFO  : 'fpga -state' command is executed.
14:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:52:58 INFO  : 'jtag frequency' command is executed.
14:52:58 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:58 INFO  : Context for 'APU' is selected.
14:53:00 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
14:53:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:00 INFO  : Context for 'APU' is selected.
14:53:00 INFO  : 'stop' command is executed.
14:53:00 INFO  : 'ps7_init' command is executed.
14:53:01 INFO  : 'ps7_post_config' command is executed.
14:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:01 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:01 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:01 INFO  : 'con' command is executed.
14:53:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:53:01 INFO  : Disconnected from the channel tcfchan#9.
15:03:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:03:11 INFO  : 'fpga -state' command is executed.
15:03:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:03:11 INFO  : 'jtag frequency' command is executed.
15:03:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:03:11 INFO  : Context for 'APU' is selected.
15:03:12 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:12 INFO  : Context for 'APU' is selected.
15:03:12 INFO  : 'stop' command is executed.
15:03:13 INFO  : 'ps7_init' command is executed.
15:03:13 INFO  : 'ps7_post_config' command is executed.
15:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:13 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:13 INFO  : 'con' command is executed.
15:03:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:03:13 INFO  : Disconnected from the channel tcfchan#10.
15:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:16:11 INFO  : 'fpga -state' command is executed.
15:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:16:11 INFO  : 'jtag frequency' command is executed.
15:16:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:11 INFO  : Context for 'APU' is selected.
15:16:12 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:16:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:12 INFO  : Context for 'APU' is selected.
15:16:12 INFO  : 'stop' command is executed.
15:16:13 INFO  : 'ps7_init' command is executed.
15:16:13 INFO  : 'ps7_post_config' command is executed.
15:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:13 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:13 INFO  : 'con' command is executed.
15:16:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:16:13 INFO  : Disconnected from the channel tcfchan#11.
15:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:20:48 INFO  : 'fpga -state' command is executed.
15:20:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:20:48 INFO  : 'jtag frequency' command is executed.
15:20:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:20:48 INFO  : Context for 'APU' is selected.
15:20:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:20:50 INFO  : Context for 'APU' is selected.
15:20:50 INFO  : 'stop' command is executed.
15:20:50 INFO  : 'ps7_init' command is executed.
15:20:50 INFO  : 'ps7_post_config' command is executed.
15:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:20:51 INFO  : 'con' command is executed.
15:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:20:51 INFO  : Disconnected from the channel tcfchan#12.
15:21:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:19 INFO  : 'fpga -state' command is executed.
15:21:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:19 INFO  : 'jtag frequency' command is executed.
15:21:19 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:19 INFO  : Context for 'APU' is selected.
15:21:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:21:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:21 INFO  : Context for 'APU' is selected.
15:21:21 INFO  : 'stop' command is executed.
15:21:21 INFO  : 'ps7_init' command is executed.
15:21:21 INFO  : 'ps7_post_config' command is executed.
15:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:22 INFO  : 'con' command is executed.
15:21:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:22 INFO  : Disconnected from the channel tcfchan#13.
15:23:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:50 INFO  : 'fpga -state' command is executed.
15:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:50 INFO  : 'jtag frequency' command is executed.
15:23:50 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:50 INFO  : Context for 'APU' is selected.
15:23:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:23:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:52 INFO  : Context for 'APU' is selected.
15:23:52 INFO  : 'stop' command is executed.
15:23:52 INFO  : 'ps7_init' command is executed.
15:23:52 INFO  : 'ps7_post_config' command is executed.
15:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:52 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:52 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:52 INFO  : 'con' command is executed.
15:23:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:23:52 INFO  : Disconnected from the channel tcfchan#14.
15:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:01 INFO  : 'fpga -state' command is executed.
15:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:02 INFO  : 'jtag frequency' command is executed.
15:24:02 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:02 INFO  : Context for 'APU' is selected.
15:24:03 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:24:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:03 INFO  : Context for 'APU' is selected.
15:24:03 INFO  : 'stop' command is executed.
15:24:04 INFO  : 'ps7_init' command is executed.
15:24:04 INFO  : 'ps7_post_config' command is executed.
15:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:04 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:04 INFO  : 'con' command is executed.
15:24:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:04 INFO  : Disconnected from the channel tcfchan#15.
15:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:47 INFO  : 'fpga -state' command is executed.
15:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:47 INFO  : 'jtag frequency' command is executed.
15:24:47 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:47 INFO  : Context for 'APU' is selected.
15:24:49 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:24:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:49 INFO  : Context for 'APU' is selected.
15:24:49 INFO  : 'stop' command is executed.
15:24:49 INFO  : 'ps7_init' command is executed.
15:24:49 INFO  : 'ps7_post_config' command is executed.
15:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:50 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:50 INFO  : 'con' command is executed.
15:24:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:50 INFO  : Disconnected from the channel tcfchan#16.
15:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:55 INFO  : 'fpga -state' command is executed.
15:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:55 INFO  : 'jtag frequency' command is executed.
15:25:55 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:25:55 INFO  : Context for 'APU' is selected.
15:25:57 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:25:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:57 INFO  : Context for 'APU' is selected.
15:25:57 INFO  : 'stop' command is executed.
15:25:57 INFO  : 'ps7_init' command is executed.
15:25:57 INFO  : 'ps7_post_config' command is executed.
15:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:58 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:58 INFO  : 'con' command is executed.
15:25:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:25:58 INFO  : Disconnected from the channel tcfchan#17.
15:27:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:27:34 INFO  : 'fpga -state' command is executed.
15:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:35 INFO  : 'jtag frequency' command is executed.
15:27:35 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:35 INFO  : Context for 'APU' is selected.
15:27:36 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:27:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:36 INFO  : Context for 'APU' is selected.
15:27:36 INFO  : 'stop' command is executed.
15:27:37 INFO  : 'ps7_init' command is executed.
15:27:37 INFO  : 'ps7_post_config' command is executed.
15:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:37 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:27:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:27:37 INFO  : 'con' command is executed.
15:27:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:27:37 INFO  : Disconnected from the channel tcfchan#18.
15:28:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:37 INFO  : 'fpga -state' command is executed.
15:28:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:37 INFO  : 'jtag frequency' command is executed.
15:28:37 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:37 INFO  : Context for 'APU' is selected.
15:28:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:28:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:39 INFO  : Context for 'APU' is selected.
15:28:39 INFO  : 'stop' command is executed.
15:28:39 INFO  : 'ps7_init' command is executed.
15:28:39 INFO  : 'ps7_post_config' command is executed.
15:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:39 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:39 INFO  : 'con' command is executed.
15:28:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:40 INFO  : Disconnected from the channel tcfchan#19.
15:29:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:29:48 INFO  : 'fpga -state' command is executed.
15:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:29:49 INFO  : 'jtag frequency' command is executed.
15:29:49 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:29:49 INFO  : Context for 'APU' is selected.
15:29:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:29:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:29:50 INFO  : Context for 'APU' is selected.
15:29:50 INFO  : 'stop' command is executed.
15:29:51 INFO  : 'ps7_init' command is executed.
15:29:51 INFO  : 'ps7_post_config' command is executed.
15:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:29:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:29:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:29:51 INFO  : 'con' command is executed.
15:29:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:29:51 INFO  : Disconnected from the channel tcfchan#20.
15:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:30:16 INFO  : 'fpga -state' command is executed.
15:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:30:17 INFO  : 'jtag frequency' command is executed.
15:30:17 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:17 INFO  : Context for 'APU' is selected.
15:30:18 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:30:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:18 INFO  : Context for 'APU' is selected.
15:30:18 INFO  : 'stop' command is executed.
15:30:19 INFO  : 'ps7_init' command is executed.
15:30:19 INFO  : 'ps7_post_config' command is executed.
15:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:19 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:19 INFO  : 'con' command is executed.
15:30:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:30:19 INFO  : Disconnected from the channel tcfchan#21.
15:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:59 INFO  : 'fpga -state' command is executed.
15:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:59 INFO  : 'jtag frequency' command is executed.
15:31:59 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:59 INFO  : Context for 'APU' is selected.
15:32:01 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:32:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:01 INFO  : Context for 'APU' is selected.
15:32:01 INFO  : 'stop' command is executed.
15:32:01 INFO  : 'ps7_init' command is executed.
15:32:01 INFO  : 'ps7_post_config' command is executed.
15:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:01 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:01 INFO  : 'con' command is executed.
15:32:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:32:01 INFO  : Disconnected from the channel tcfchan#22.
15:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:32:06 INFO  : 'fpga -state' command is executed.
15:32:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:32:06 INFO  : 'jtag frequency' command is executed.
15:32:06 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:32:06 INFO  : Context for 'APU' is selected.
15:32:08 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:32:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:08 INFO  : Context for 'APU' is selected.
15:32:08 INFO  : 'stop' command is executed.
15:32:08 INFO  : 'ps7_init' command is executed.
15:32:08 INFO  : 'ps7_post_config' command is executed.
15:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:09 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:09 INFO  : 'con' command is executed.
15:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:32:09 INFO  : Disconnected from the channel tcfchan#23.
15:48:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:05 INFO  : 'fpga -state' command is executed.
15:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:05 INFO  : 'jtag frequency' command is executed.
15:48:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:05 INFO  : Context for 'APU' is selected.
15:48:07 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:48:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:07 INFO  : Context for 'APU' is selected.
15:48:07 INFO  : 'stop' command is executed.
15:48:07 INFO  : 'ps7_init' command is executed.
15:48:07 INFO  : 'ps7_post_config' command is executed.
15:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:48:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:08 INFO  : 'con' command is executed.
15:48:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:48:08 INFO  : Disconnected from the channel tcfchan#24.
15:52:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:52:06 INFO  : 'fpga -state' command is executed.
15:52:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:52:06 INFO  : 'jtag frequency' command is executed.
15:52:06 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:06 INFO  : Context for 'APU' is selected.
15:52:07 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
15:52:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:08 INFO  : Context for 'APU' is selected.
15:52:08 INFO  : 'stop' command is executed.
15:52:08 INFO  : 'ps7_init' command is executed.
15:52:08 INFO  : 'ps7_post_config' command is executed.
15:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:08 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:08 INFO  : 'con' command is executed.
15:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:52:08 INFO  : Disconnected from the channel tcfchan#25.
16:10:32 INFO  : Registering command handlers for SDK TCF services
16:10:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
16:10:35 INFO  : XSCT server has started successfully.
16:10:38 INFO  : Successfully done setting XSCT server connection channel  
16:10:38 INFO  : Successfully done setting SDK workspace  
16:10:38 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
16:10:38 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
17:16:42 INFO  : Registering command handlers for SDK TCF services
17:16:43 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
17:16:45 INFO  : XSCT server has started successfully.
17:16:45 INFO  : Successfully done setting XSCT server connection channel  
17:16:45 INFO  : Successfully done setting SDK workspace  
17:16:45 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
17:16:45 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
17:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:19:47 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
17:19:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:19:55 INFO  : 'fpga -state' command is executed.
17:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:19:56 INFO  : 'jtag frequency' command is executed.
17:19:56 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:56 INFO  : Context for 'APU' is selected.
17:19:56 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:56 INFO  : Context for 'APU' is selected.
17:19:56 INFO  : 'stop' command is executed.
17:19:56 INFO  : 'ps7_init' command is executed.
17:19:56 INFO  : 'ps7_post_config' command is executed.
17:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:56 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:56 INFO  : 'con' command is executed.
17:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:19:56 INFO  : Disconnected from the channel tcfchan#1.
17:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:20:38 INFO  : 'fpga -state' command is executed.
17:20:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:20:38 INFO  : 'jtag frequency' command is executed.
17:20:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:38 INFO  : Context for 'APU' is selected.
17:20:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:39 INFO  : Context for 'APU' is selected.
17:20:39 INFO  : 'stop' command is executed.
17:20:40 INFO  : 'ps7_init' command is executed.
17:20:40 INFO  : 'ps7_post_config' command is executed.
17:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:40 INFO  : 'con' command is executed.
17:20:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:20:40 INFO  : Disconnected from the channel tcfchan#2.
17:21:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:21:15 INFO  : 'fpga -state' command is executed.
17:21:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:15 INFO  : 'jtag frequency' command is executed.
17:21:15 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:15 INFO  : Context for 'APU' is selected.
17:21:16 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:21:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:16 INFO  : Context for 'APU' is selected.
17:21:16 INFO  : 'stop' command is executed.
17:21:17 INFO  : 'ps7_init' command is executed.
17:21:17 INFO  : 'ps7_post_config' command is executed.
17:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:17 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:17 INFO  : 'con' command is executed.
17:21:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:21:17 INFO  : Disconnected from the channel tcfchan#3.
17:21:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:21:43 INFO  : 'fpga -state' command is executed.
17:21:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:43 INFO  : 'jtag frequency' command is executed.
17:21:43 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:21:43 INFO  : Context for 'APU' is selected.
17:21:44 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:21:44 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:44 INFO  : Context for 'APU' is selected.
17:21:45 INFO  : 'stop' command is executed.
17:21:45 INFO  : 'ps7_init' command is executed.
17:21:45 INFO  : 'ps7_post_config' command is executed.
17:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:45 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:21:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:21:45 INFO  : 'con' command is executed.
17:21:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:21:45 INFO  : Disconnected from the channel tcfchan#4.
17:35:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:35:20 INFO  : 'fpga -state' command is executed.
17:35:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:35:20 INFO  : 'jtag frequency' command is executed.
17:35:20 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:20 INFO  : Context for 'APU' is selected.
17:35:21 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:35:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:21 INFO  : Context for 'APU' is selected.
17:35:21 INFO  : 'stop' command is executed.
17:35:22 INFO  : 'ps7_init' command is executed.
17:35:22 INFO  : 'ps7_post_config' command is executed.
17:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:22 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:22 INFO  : 'con' command is executed.
17:35:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:35:22 INFO  : Disconnected from the channel tcfchan#5.
17:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:40:43 INFO  : 'fpga -state' command is executed.
17:40:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:40:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:40:44 INFO  : 'jtag frequency' command is executed.
17:40:44 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:40:44 INFO  : Context for 'APU' is selected.
17:40:45 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:40:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:45 INFO  : Context for 'APU' is selected.
17:40:45 INFO  : 'stop' command is executed.
17:40:45 INFO  : 'ps7_init' command is executed.
17:40:45 INFO  : 'ps7_post_config' command is executed.
17:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:40:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:46 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:46 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:46 INFO  : 'con' command is executed.
17:40:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:40:46 INFO  : Disconnected from the channel tcfchan#6.
17:44:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:44:09 INFO  : 'fpga -state' command is executed.
17:44:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:09 INFO  : 'jtag frequency' command is executed.
17:44:09 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:09 INFO  : Context for 'APU' is selected.
17:44:11 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:44:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:11 INFO  : Context for 'APU' is selected.
17:44:11 INFO  : 'stop' command is executed.
17:44:11 INFO  : 'ps7_init' command is executed.
17:44:11 INFO  : 'ps7_post_config' command is executed.
17:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:12 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:21 INFO  : Disconnected from the channel tcfchan#7.
17:44:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:44:36 INFO  : 'fpga -state' command is executed.
17:44:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:44:36 INFO  : 'jtag frequency' command is executed.
17:44:36 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:44:36 INFO  : Context for 'APU' is selected.
17:44:37 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:44:37 INFO  : 'configparams force-mem-access 1' command is executed.
17:44:37 INFO  : Context for 'APU' is selected.
17:44:37 INFO  : 'stop' command is executed.
17:44:38 INFO  : 'ps7_init' command is executed.
17:44:38 INFO  : 'ps7_post_config' command is executed.
17:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:38 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:44:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:44:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:44:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:38 INFO  : 'con' command is executed.
17:44:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:44:38 INFO  : Disconnected from the channel tcfchan#8.
17:46:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:24 INFO  : 'fpga -state' command is executed.
17:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:24 INFO  : 'jtag frequency' command is executed.
17:46:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:24 INFO  : Context for 'APU' is selected.
17:46:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
17:46:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:26 INFO  : Context for 'APU' is selected.
17:46:26 INFO  : 'stop' command is executed.
17:46:26 INFO  : 'ps7_init' command is executed.
17:46:26 INFO  : 'ps7_post_config' command is executed.
17:46:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:27 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:27 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:27 INFO  : 'con' command is executed.
17:46:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:46:27 INFO  : Disconnected from the channel tcfchan#9.
22:18:11 INFO  : Registering command handlers for SDK TCF services
22:18:12 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
22:18:14 INFO  : XSCT server has started successfully.
22:18:14 INFO  : Successfully done setting XSCT server connection channel  
22:18:14 INFO  : Successfully done setting SDK workspace  
22:18:14 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
22:18:14 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
22:24:06 INFO  : Registering command handlers for SDK TCF services
22:24:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
22:24:08 INFO  : XSCT server has started successfully.
22:24:08 INFO  : Successfully done setting XSCT server connection channel  
22:24:08 INFO  : Successfully done setting SDK workspace  
22:24:08 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
22:24:08 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
22:27:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:12 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
22:27:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:52 INFO  : 'fpga -state' command is executed.
22:27:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:27:52 INFO  : 'jtag frequency' command is executed.
22:27:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:52 INFO  : Context for 'APU' is selected.
22:27:52 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:27:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:52 INFO  : Context for 'APU' is selected.
22:27:52 INFO  : 'stop' command is executed.
22:27:53 INFO  : 'ps7_init' command is executed.
22:27:53 INFO  : 'ps7_post_config' command is executed.
22:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:53 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:53 INFO  : 'con' command is executed.
22:27:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:27:53 INFO  : Disconnected from the channel tcfchan#1.
22:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:28:44 INFO  : 'fpga -state' command is executed.
22:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:28:44 INFO  : 'jtag frequency' command is executed.
22:28:44 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:44 INFO  : Context for 'APU' is selected.
22:28:46 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:28:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:46 INFO  : Context for 'APU' is selected.
22:28:46 INFO  : 'stop' command is executed.
22:28:46 INFO  : 'ps7_init' command is executed.
22:28:46 INFO  : 'ps7_post_config' command is executed.
22:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:46 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:46 INFO  : 'con' command is executed.
22:28:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:28:46 INFO  : Disconnected from the channel tcfchan#2.
22:29:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:29:21 INFO  : 'fpga -state' command is executed.
22:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:29:21 INFO  : 'jtag frequency' command is executed.
22:29:21 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:21 INFO  : Context for 'APU' is selected.
22:29:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:29:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:23 INFO  : Context for 'APU' is selected.
22:29:23 INFO  : 'stop' command is executed.
22:29:23 INFO  : 'ps7_init' command is executed.
22:29:23 INFO  : 'ps7_post_config' command is executed.
22:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:24 INFO  : 'con' command is executed.
22:29:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:29:24 INFO  : Disconnected from the channel tcfchan#3.
22:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:30:11 INFO  : 'fpga -state' command is executed.
22:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:30:11 INFO  : 'jtag frequency' command is executed.
22:30:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:11 INFO  : Context for 'APU' is selected.
22:30:13 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:13 INFO  : Context for 'APU' is selected.
22:30:13 INFO  : 'stop' command is executed.
22:30:14 INFO  : 'ps7_init' command is executed.
22:30:14 INFO  : 'ps7_post_config' command is executed.
22:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:14 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:14 INFO  : 'con' command is executed.
22:30:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:30:14 INFO  : Disconnected from the channel tcfchan#4.
22:31:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:31:22 INFO  : 'fpga -state' command is executed.
22:31:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:31:22 INFO  : 'jtag frequency' command is executed.
22:31:22 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:22 INFO  : Context for 'APU' is selected.
22:31:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:23 INFO  : Context for 'APU' is selected.
22:31:23 INFO  : 'stop' command is executed.
22:31:24 INFO  : 'ps7_init' command is executed.
22:31:24 INFO  : 'ps7_post_config' command is executed.
22:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:24 INFO  : 'con' command is executed.
22:31:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:31:24 INFO  : Disconnected from the channel tcfchan#5.
22:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:33:21 INFO  : 'fpga -state' command is executed.
22:33:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:33:22 INFO  : 'jtag frequency' command is executed.
22:33:22 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:22 INFO  : Context for 'APU' is selected.
22:33:23 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:23 INFO  : Context for 'APU' is selected.
22:33:23 INFO  : 'stop' command is executed.
22:33:23 INFO  : 'ps7_init' command is executed.
22:33:23 INFO  : 'ps7_post_config' command is executed.
22:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:33:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:24 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:24 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:24 INFO  : 'con' command is executed.
22:33:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:33:24 INFO  : Disconnected from the channel tcfchan#6.
22:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:34:24 INFO  : 'fpga -state' command is executed.
22:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:34:24 INFO  : 'jtag frequency' command is executed.
22:34:24 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:24 INFO  : Context for 'APU' is selected.
22:34:26 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:26 INFO  : Context for 'APU' is selected.
22:34:26 INFO  : 'stop' command is executed.
22:34:26 INFO  : 'ps7_init' command is executed.
22:34:26 INFO  : 'ps7_post_config' command is executed.
22:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:27 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:27 INFO  : 'con' command is executed.
22:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:34:27 INFO  : Disconnected from the channel tcfchan#7.
22:34:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:34:37 INFO  : 'fpga -state' command is executed.
22:34:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:34:37 INFO  : 'jtag frequency' command is executed.
22:34:37 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:37 INFO  : Context for 'APU' is selected.
22:34:38 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:34:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:38 INFO  : Context for 'APU' is selected.
22:34:38 INFO  : 'stop' command is executed.
22:34:39 INFO  : 'ps7_init' command is executed.
22:34:39 INFO  : 'ps7_post_config' command is executed.
22:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:39 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:39 INFO  : 'con' command is executed.
22:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:34:39 INFO  : Disconnected from the channel tcfchan#8.
22:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:35:37 INFO  : 'fpga -state' command is executed.
22:35:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:35:37 INFO  : 'jtag frequency' command is executed.
22:35:37 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:35:37 INFO  : Context for 'APU' is selected.
22:35:39 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:39 INFO  : Context for 'APU' is selected.
22:35:39 INFO  : 'stop' command is executed.
22:35:39 INFO  : 'ps7_init' command is executed.
22:35:39 INFO  : 'ps7_post_config' command is executed.
22:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:40 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:40 INFO  : 'con' command is executed.
22:35:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:35:40 INFO  : Disconnected from the channel tcfchan#9.
22:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:37:11 INFO  : 'fpga -state' command is executed.
22:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:37:11 INFO  : 'jtag frequency' command is executed.
22:37:11 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:11 INFO  : Context for 'APU' is selected.
22:37:12 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:37:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:12 INFO  : Context for 'APU' is selected.
22:37:13 INFO  : 'stop' command is executed.
22:37:13 INFO  : 'ps7_init' command is executed.
22:37:13 INFO  : 'ps7_post_config' command is executed.
22:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:13 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:13 INFO  : 'con' command is executed.
22:37:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:37:13 INFO  : Disconnected from the channel tcfchan#10.
22:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:39:41 INFO  : 'fpga -state' command is executed.
22:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:39:41 INFO  : 'jtag frequency' command is executed.
22:39:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:39:41 INFO  : Context for 'APU' is selected.
22:39:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:39:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:42 INFO  : Context for 'APU' is selected.
22:39:42 INFO  : 'stop' command is executed.
22:39:43 INFO  : 'ps7_init' command is executed.
22:39:43 INFO  : 'ps7_post_config' command is executed.
22:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:43 INFO  : 'con' command is executed.
22:39:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:39:43 INFO  : Disconnected from the channel tcfchan#11.
22:40:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:40:05 INFO  : 'fpga -state' command is executed.
22:40:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:40:05 INFO  : 'jtag frequency' command is executed.
22:40:05 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:40:05 INFO  : Context for 'APU' is selected.
22:40:06 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:40:06 INFO  : Context for 'APU' is selected.
22:40:07 INFO  : 'stop' command is executed.
22:40:07 INFO  : 'ps7_init' command is executed.
22:40:07 INFO  : 'ps7_post_config' command is executed.
22:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:07 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:40:07 INFO  : 'con' command is executed.
22:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:40:07 INFO  : Disconnected from the channel tcfchan#12.
22:41:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:41:13 INFO  : 'fpga -state' command is executed.
22:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:41:13 INFO  : 'jtag frequency' command is executed.
22:41:13 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:13 INFO  : Context for 'APU' is selected.
22:41:15 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:41:15 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:15 INFO  : Context for 'APU' is selected.
22:41:15 INFO  : 'stop' command is executed.
22:41:15 INFO  : 'ps7_init' command is executed.
22:41:15 INFO  : 'ps7_post_config' command is executed.
22:41:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:16 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:16 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:16 INFO  : 'con' command is executed.
22:41:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:41:16 INFO  : Disconnected from the channel tcfchan#13.
22:41:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:41:33 INFO  : 'fpga -state' command is executed.
22:41:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:41:33 INFO  : 'jtag frequency' command is executed.
22:41:33 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:41:33 INFO  : Context for 'APU' is selected.
22:41:35 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:41:35 INFO  : 'configparams force-mem-access 1' command is executed.
22:41:35 INFO  : Context for 'APU' is selected.
22:41:35 INFO  : 'stop' command is executed.
22:41:35 INFO  : 'ps7_init' command is executed.
22:41:35 INFO  : 'ps7_post_config' command is executed.
22:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:41:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:36 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:41:36 INFO  : 'configparams force-mem-access 0' command is executed.
22:41:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:41:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:41:36 INFO  : 'con' command is executed.
22:41:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:41:36 INFO  : Disconnected from the channel tcfchan#14.
22:42:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:38 INFO  : 'fpga -state' command is executed.
22:42:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:42:38 INFO  : 'jtag frequency' command is executed.
22:42:38 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:38 INFO  : Context for 'APU' is selected.
22:42:40 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:42:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:40 INFO  : Context for 'APU' is selected.
22:42:40 INFO  : 'stop' command is executed.
22:42:40 INFO  : 'ps7_init' command is executed.
22:42:40 INFO  : 'ps7_post_config' command is executed.
22:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:41 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:41 INFO  : 'con' command is executed.
22:42:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:42:41 INFO  : Disconnected from the channel tcfchan#15.
22:43:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:43:25 INFO  : 'fpga -state' command is executed.
22:43:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:43:25 INFO  : 'jtag frequency' command is executed.
22:43:25 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:43:25 INFO  : Context for 'APU' is selected.
22:43:27 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
22:43:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:43:27 INFO  : Context for 'APU' is selected.
22:43:27 INFO  : 'stop' command is executed.
22:43:27 INFO  : 'ps7_init' command is executed.
22:43:27 INFO  : 'ps7_post_config' command is executed.
22:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:27 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:27 INFO  : 'con' command is executed.
22:43:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:43:27 INFO  : Disconnected from the channel tcfchan#16.
23:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:16:04 INFO  : FPGA configured successfully with bitstream "C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/uart_test1_wrapper.bit"
23:16:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:16:55 INFO  : 'fpga -state' command is executed.
23:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:16:55 INFO  : 'jtag frequency' command is executed.
23:16:55 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:55 INFO  : Context for 'APU' is selected.
23:16:55 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:16:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:55 INFO  : Context for 'APU' is selected.
23:16:55 INFO  : 'stop' command is executed.
23:16:55 INFO  : 'ps7_init' command is executed.
23:16:55 INFO  : 'ps7_post_config' command is executed.
23:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:56 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:56 INFO  : 'con' command is executed.
23:16:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:16:56 INFO  : Disconnected from the channel tcfchan#17.
23:34:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:34:27 INFO  : 'fpga -state' command is executed.
23:34:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:34:27 INFO  : 'jtag frequency' command is executed.
23:34:27 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:34:27 INFO  : Context for 'APU' is selected.
23:34:28 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:34:28 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:28 INFO  : Context for 'APU' is selected.
23:34:28 INFO  : 'stop' command is executed.
23:34:29 INFO  : 'ps7_init' command is executed.
23:34:29 INFO  : 'ps7_post_config' command is executed.
23:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:29 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:29 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:29 INFO  : 'con' command is executed.
23:34:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:34:29 INFO  : Disconnected from the channel tcfchan#18.
23:39:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:39:52 INFO  : 'fpga -state' command is executed.
23:39:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:39:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:39:52 INFO  : 'jtag frequency' command is executed.
23:39:52 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:39:52 INFO  : Context for 'APU' is selected.
23:39:54 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:39:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:39:54 INFO  : Context for 'APU' is selected.
23:39:54 INFO  : 'stop' command is executed.
23:39:54 INFO  : 'ps7_init' command is executed.
23:39:54 INFO  : 'ps7_post_config' command is executed.
23:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:39:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:55 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:39:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:39:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:39:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:39:55 INFO  : 'con' command is executed.
23:39:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:39:55 INFO  : Disconnected from the channel tcfchan#19.
23:40:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:40:41 INFO  : 'fpga -state' command is executed.
23:40:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:40:41 INFO  : 'jtag frequency' command is executed.
23:40:41 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:40:41 INFO  : Context for 'APU' is selected.
23:40:42 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:40:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:40:43 INFO  : Context for 'APU' is selected.
23:40:43 INFO  : 'stop' command is executed.
23:40:43 INFO  : 'ps7_init' command is executed.
23:40:43 INFO  : 'ps7_post_config' command is executed.
23:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:43 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:40:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:40:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:40:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:40:43 INFO  : 'con' command is executed.
23:40:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:40:43 INFO  : Disconnected from the channel tcfchan#20.
23:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:41:48 INFO  : 'fpga -state' command is executed.
23:41:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:41:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:41:48 INFO  : 'jtag frequency' command is executed.
23:41:48 INFO  : Sourcing of 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:41:48 INFO  : Context for 'APU' is selected.
23:41:50 INFO  : Hardware design information is loaded from 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf'.
23:41:50 INFO  : 'configparams force-mem-access 1' command is executed.
23:41:50 INFO  : Context for 'APU' is selected.
23:41:50 INFO  : 'stop' command is executed.
23:41:51 INFO  : 'ps7_init' command is executed.
23:41:51 INFO  : 'ps7_post_config' command is executed.
23:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:51 INFO  : The application 'C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:41:51 INFO  : 'configparams force-mem-access 0' command is executed.
23:41:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/helloworld/Debug/helloworld.elf
configparams force-mem-access 0
----------------End of Script----------------

23:41:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:41:51 INFO  : 'con' command is executed.
23:41:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:41:51 INFO  : Disconnected from the channel tcfchan#21.
00:19:43 INFO  : Registering command handlers for SDK TCF services
00:19:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\jason\Desktop\verilog_lab\soc_work\final_project\Code\test\sdk\uart_test1\uart_test1.sdk\temp_xsdb_launch_script.tcl
00:19:47 INFO  : XSCT server has started successfully.
00:19:47 INFO  : Successfully done setting XSCT server connection channel  
00:19:47 INFO  : Successfully done setting SDK workspace  
00:19:47 INFO  : Processing command line option -hwspec C:/Users/jason/Desktop/verilog_lab/soc_work/final_project/Code/test/sdk/uart_test1/uart_test1.sdk/uart_test1_wrapper.hdf.
00:19:47 INFO  : Checking for hwspec changes in the project uart_test1_wrapper_hw_platform_0.
