Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 12 02:28:58 2018
| Host         : ASUS-K556URK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_geral_wrapper_timing_summary_routed.rpt -pb design_geral_wrapper_timing_summary_routed.pb -rpx design_geral_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_geral_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_geral_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 45 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.007   -39571.004                   4076                11586        0.055        0.000                      0                11586        3.750        0.000                       0                  2423  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -20.007   -39571.004                   4076                11586        0.055        0.000                      0                11586        3.750        0.000                       0                  2423  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         4076  Failing Endpoints,  Worst Slack      -20.007ns,  Total Violation   -39571.005ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.007ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.060ns  (logic 8.016ns (27.585%)  route 21.044ns (72.415%))
  Logic Levels:           45  (LUT3=18 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.711     3.005    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=61, routed)          0.855     4.279    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X58Y58         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.578 f  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/O
                         net (fo=67, routed)          0.837     5.415    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[1]
    SLICE_X60Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.539 f  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_2__0/O
                         net (fo=38, routed)          0.603     6.143    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_8
    SLICE_X61Y61         LUT5 (Prop_lut5_I1_O)        0.124     6.267 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64/O
                         net (fo=1, routed)           0.419     6.686    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.124     6.810 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.314     7.124    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.248 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.311     7.559    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X67Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.683 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.358     8.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.155 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.299     8.453    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.577 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.289     8.867    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.991 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.705     9.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X66Y60         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.820 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.061 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.403    10.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.298    10.762 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.312    11.074    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X65Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.198 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.483    11.681    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.311    11.992 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.320    12.311    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.294    12.730    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    12.854 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.959    13.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y61         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    14.178 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.403    14.581    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.298    14.879 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.303    15.182    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.306 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.861    16.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.091    16.075 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.454    16.529    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    16.653 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.467    17.121    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y61         MUXF7 (Prop_muxf7_S_O)       0.314    17.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.403    17.837    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I0_O)        0.298    18.135 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.310    18.446    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.124    18.570 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.589    19.159    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    19.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.563    19.846    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X60Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.970 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.474    20.444    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y59         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    20.568 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    20.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    20.809 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.412    21.221    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.298    21.519 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.294    21.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X63Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.757    22.694    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    22.804 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.432    23.236    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.360 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.289    23.649    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X61Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.773 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.536    24.309    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y60         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    24.433 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    24.433    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    24.674 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.410    25.084    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y59         LUT3 (Prop_lut3_I0_O)        0.298    25.382 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    25.547    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y59         LUT3 (Prop_lut3_I1_O)        0.124    25.671 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.061    26.732    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.037    26.695 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.706    27.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    27.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.303    27.828    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.124    27.952 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.266    29.218    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/A2
    SLICE_X58Y70         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    29.342 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/SP.LOW/O
                         net (fo=1, routed)           0.000    29.342    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/SPO0
    SLICE_X58Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    29.583 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/F7.SP/O
                         net (fo=1, routed)           0.963    30.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33_n_1
    SLICE_X63Y70         LUT3 (Prop_lut3_I2_O)        0.326    30.871 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[33]_INST_0/O
                         net (fo=2, routed)           0.281    31.152    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][17]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.332    31.484 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_29/O
                         net (fo=8, routed)           0.581    32.065    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/D
    SLICE_X62Y70         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.529    12.708    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/WCLK
    SLICE_X62Y70         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/DP.HIGH/CLK
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X62Y70         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.058    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_33_33/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.058    
                         arrival time                         -32.065    
  -------------------------------------------------------------------
                         slack                                -20.007    

Slack (VIOLATED) :        -19.970ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        29.021ns  (logic 7.780ns (26.809%)  route 21.240ns (73.191%))
  Logic Levels:           45  (LUT3=18 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 12.706 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.711     3.005    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=61, routed)          0.855     4.279    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X58Y58         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.578 f  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/O
                         net (fo=67, routed)          0.837     5.415    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[1]
    SLICE_X60Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.539 f  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_2__0/O
                         net (fo=38, routed)          0.603     6.143    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_8
    SLICE_X61Y61         LUT5 (Prop_lut5_I1_O)        0.124     6.267 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64/O
                         net (fo=1, routed)           0.419     6.686    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.124     6.810 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.314     7.124    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.248 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.311     7.559    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X67Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.683 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.358     8.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.155 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.299     8.453    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.577 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.289     8.867    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.991 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.705     9.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X66Y60         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.820 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.061 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.403    10.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.298    10.762 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.312    11.074    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X65Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.198 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.483    11.681    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.311    11.992 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.320    12.311    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.294    12.730    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    12.854 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.959    13.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y61         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    14.178 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.403    14.581    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.298    14.879 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.303    15.182    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.306 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.861    16.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.091    16.075 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.454    16.529    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    16.653 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.467    17.121    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y61         MUXF7 (Prop_muxf7_S_O)       0.314    17.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.403    17.837    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I0_O)        0.298    18.135 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.310    18.446    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.124    18.570 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.589    19.159    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    19.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.563    19.846    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X60Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.970 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.474    20.444    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y59         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    20.568 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    20.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    20.809 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.412    21.221    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.298    21.519 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.294    21.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X63Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.757    22.694    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    22.804 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.432    23.236    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.360 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.289    23.649    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X61Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.773 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.536    24.309    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y60         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    24.433 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    24.433    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    24.674 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.410    25.084    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y59         LUT3 (Prop_lut3_I0_O)        0.298    25.382 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    25.547    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y59         LUT3 (Prop_lut3_I1_O)        0.124    25.671 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.061    26.732    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.037    26.695 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.706    27.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    27.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.303    27.828    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.124    27.952 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.489    29.441    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/A2
    SLICE_X66Y77         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    29.565 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    29.565    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/SPO0
    SLICE_X66Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    29.806 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/F7.SP/O
                         net (fo=1, routed)           0.786    30.592    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22_n_1
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.298    30.890 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           0.448    31.338    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][6]
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124    31.462 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_40/O
                         net (fo=8, routed)           0.564    32.026    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/D
    SLICE_X66Y77         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.527    12.706    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/WCLK
    SLICE_X66Y77         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/DP.HIGH/CLK
                         clock pessimism              0.229    12.935    
                         clock uncertainty           -0.154    12.781    
    SLICE_X66Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.056    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.056    
                         arrival time                         -32.026    
  -------------------------------------------------------------------
                         slack                                -19.970    

Slack (VIOLATED) :        -19.922ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.972ns  (logic 7.780ns (26.854%)  route 21.192ns (73.146%))
  Logic Levels:           45  (LUT3=18 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.711     3.005    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=61, routed)          0.855     4.279    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X58Y58         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.578 f  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/O
                         net (fo=67, routed)          0.837     5.415    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[1]
    SLICE_X60Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.539 f  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_2__0/O
                         net (fo=38, routed)          0.603     6.143    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_8
    SLICE_X61Y61         LUT5 (Prop_lut5_I1_O)        0.124     6.267 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64/O
                         net (fo=1, routed)           0.419     6.686    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.124     6.810 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.314     7.124    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.248 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.311     7.559    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X67Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.683 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.358     8.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.155 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.299     8.453    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.577 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.289     8.867    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.991 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.705     9.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X66Y60         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.820 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.061 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.403    10.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.298    10.762 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.312    11.074    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X65Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.198 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.483    11.681    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.311    11.992 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.320    12.311    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.294    12.730    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    12.854 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.959    13.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y61         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    14.178 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.403    14.581    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.298    14.879 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.303    15.182    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.306 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.861    16.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.091    16.075 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.454    16.529    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    16.653 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.467    17.121    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y61         MUXF7 (Prop_muxf7_S_O)       0.314    17.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.403    17.837    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I0_O)        0.298    18.135 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.310    18.446    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.124    18.570 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.589    19.159    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    19.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.563    19.846    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X60Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.970 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.474    20.444    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y59         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    20.568 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    20.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    20.809 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.412    21.221    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.298    21.519 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.294    21.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X63Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.757    22.694    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    22.804 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.432    23.236    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.360 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.289    23.649    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X61Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.773 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.536    24.309    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y60         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    24.433 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    24.433    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    24.674 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.410    25.084    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y59         LUT3 (Prop_lut3_I0_O)        0.298    25.382 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    25.547    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y59         LUT3 (Prop_lut3_I1_O)        0.124    25.671 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.061    26.732    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.037    26.695 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.706    27.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    27.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.303    27.828    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.124    27.952 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.489    29.441    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/A2
    SLICE_X66Y77         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    29.565 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/SP.LOW/O
                         net (fo=1, routed)           0.000    29.565    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/SPO0
    SLICE_X66Y77         MUXF7 (Prop_muxf7_I0_O)      0.241    29.806 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22/F7.SP/O
                         net (fo=1, routed)           0.786    30.592    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_22_22_n_1
    SLICE_X63Y72         LUT3 (Prop_lut3_I2_O)        0.298    30.890 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[22]_INST_0/O
                         net (fo=2, routed)           0.448    31.338    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][6]
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124    31.462 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_40/O
                         net (fo=8, routed)           0.516    31.977    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/D
    SLICE_X62Y77         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.526    12.705    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/WCLK
    SLICE_X62Y77         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/DP.HIGH/CLK
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X62Y77         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.055    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_22_22/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                         -31.977    
  -------------------------------------------------------------------
                         slack                                -19.922    

Slack (VIOLATED) :        -19.904ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.954ns  (logic 7.780ns (26.871%)  route 21.173ns (73.129%))
  Logic Levels:           45  (LUT3=18 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.711     3.005    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=61, routed)          0.855     4.279    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X58Y58         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.578 f  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/O
                         net (fo=67, routed)          0.837     5.415    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[1]
    SLICE_X60Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.539 f  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_2__0/O
                         net (fo=38, routed)          0.603     6.143    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_8
    SLICE_X61Y61         LUT5 (Prop_lut5_I1_O)        0.124     6.267 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64/O
                         net (fo=1, routed)           0.419     6.686    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.124     6.810 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.314     7.124    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.248 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.311     7.559    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X67Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.683 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.358     8.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.155 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.299     8.453    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.577 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.289     8.867    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.991 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.705     9.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X66Y60         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.820 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.061 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.403    10.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.298    10.762 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.312    11.074    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X65Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.198 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.483    11.681    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.311    11.992 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.320    12.311    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.294    12.730    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    12.854 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.959    13.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y61         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    14.178 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.403    14.581    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.298    14.879 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.303    15.182    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.306 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.861    16.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.091    16.075 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.454    16.529    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    16.653 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.467    17.121    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y61         MUXF7 (Prop_muxf7_S_O)       0.314    17.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.403    17.837    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I0_O)        0.298    18.135 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.310    18.446    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.124    18.570 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.589    19.159    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    19.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.563    19.846    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X60Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.970 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.474    20.444    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y59         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    20.568 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    20.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    20.809 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.412    21.221    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.298    21.519 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.294    21.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X63Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.757    22.694    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    22.804 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.432    23.236    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.360 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.289    23.649    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X61Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.773 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.536    24.309    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y60         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    24.433 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    24.433    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    24.674 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.410    25.084    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y59         LUT3 (Prop_lut3_I0_O)        0.298    25.382 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    25.547    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y59         LUT3 (Prop_lut3_I1_O)        0.124    25.671 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.061    26.732    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.037    26.695 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.706    27.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    27.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.303    27.828    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.124    27.952 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.580    29.532    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/A2
    SLICE_X58Y79         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    29.656 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/SP.LOW/O
                         net (fo=1, routed)           0.000    29.656    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/SPO0
    SLICE_X58Y79         MUXF7 (Prop_muxf7_I0_O)      0.241    29.897 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/F7.SP/O
                         net (fo=1, routed)           0.677    30.574    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36_n_1
    SLICE_X59Y74         LUT3 (Prop_lut3_I2_O)        0.298    30.872 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[36]_INST_0/O
                         net (fo=2, routed)           0.337    31.209    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][20]
    SLICE_X59Y76         LUT6 (Prop_lut6_I0_O)        0.124    31.333 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_26/O
                         net (fo=8, routed)           0.626    31.959    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/D
    SLICE_X58Y79         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.526    12.705    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/WCLK
    SLICE_X58Y79         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/DP.HIGH/CLK
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X58Y79         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.055    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_36_36/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.055    
                         arrival time                         -31.959    
  -------------------------------------------------------------------
                         slack                                -19.904    

Slack (VIOLATED) :        -19.899ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.948ns  (logic 7.780ns (26.877%)  route 21.167ns (73.123%))
  Logic Levels:           45  (LUT3=18 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.711     3.005    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=61, routed)          0.855     4.279    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X58Y58         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.578 f  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/O
                         net (fo=67, routed)          0.837     5.415    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[1]
    SLICE_X60Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.539 f  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_2__0/O
                         net (fo=38, routed)          0.603     6.143    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_8
    SLICE_X61Y61         LUT5 (Prop_lut5_I1_O)        0.124     6.267 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64/O
                         net (fo=1, routed)           0.419     6.686    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.124     6.810 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.314     7.124    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.248 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.311     7.559    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X67Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.683 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.358     8.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.155 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.299     8.453    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.577 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.289     8.867    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.991 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.705     9.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X66Y60         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.820 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.061 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.403    10.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.298    10.762 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.312    11.074    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X65Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.198 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.483    11.681    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.311    11.992 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.320    12.311    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.294    12.730    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    12.854 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.959    13.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y61         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    14.178 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.403    14.581    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.298    14.879 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.303    15.182    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.306 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.861    16.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.091    16.075 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.454    16.529    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    16.653 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.467    17.121    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y61         MUXF7 (Prop_muxf7_S_O)       0.314    17.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.403    17.837    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I0_O)        0.298    18.135 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.310    18.446    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.124    18.570 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.589    19.159    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    19.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.563    19.846    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X60Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.970 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.474    20.444    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y59         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    20.568 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    20.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    20.809 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.412    21.221    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.298    21.519 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.294    21.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X63Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.757    22.694    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    22.804 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.432    23.236    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.360 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.289    23.649    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X61Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.773 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.536    24.309    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y60         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    24.433 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    24.433    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    24.674 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.410    25.084    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y59         LUT3 (Prop_lut3_I0_O)        0.298    25.382 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    25.547    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y59         LUT3 (Prop_lut3_I1_O)        0.124    25.671 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.061    26.732    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.037    26.695 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.706    27.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    27.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.303    27.828    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.124    27.952 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.593    29.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/A2
    SLICE_X62Y76         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    29.669 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/SP.LOW/O
                         net (fo=1, routed)           0.000    29.669    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/SPO0
    SLICE_X62Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    29.910 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/F7.SP/O
                         net (fo=1, routed)           0.599    30.509    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44_n_1
    SLICE_X64Y73         LUT3 (Prop_lut3_I2_O)        0.298    30.807 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[44]_INST_0/O
                         net (fo=2, routed)           0.311    31.118    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][28]
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124    31.242 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_18/O
                         net (fo=8, routed)           0.710    31.953    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/D
    SLICE_X62Y76         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.525    12.704    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/WCLK
    SLICE_X62Y76         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/DP.HIGH/CLK
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X62Y76         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.054    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                         -31.953    
  -------------------------------------------------------------------
                         slack                                -19.899    

Slack (VIOLATED) :        -19.876ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.962ns  (logic 8.016ns (27.679%)  route 20.945ns (72.321%))
  Logic Levels:           45  (LUT3=18 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.711     3.005    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=61, routed)          0.855     4.279    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X58Y58         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.578 f  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/O
                         net (fo=67, routed)          0.837     5.415    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[1]
    SLICE_X60Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.539 f  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_2__0/O
                         net (fo=38, routed)          0.603     6.143    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_8
    SLICE_X61Y61         LUT5 (Prop_lut5_I1_O)        0.124     6.267 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64/O
                         net (fo=1, routed)           0.419     6.686    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.124     6.810 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.314     7.124    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.248 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.311     7.559    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X67Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.683 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.358     8.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.155 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.299     8.453    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.577 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.289     8.867    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.991 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.705     9.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X66Y60         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.820 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.061 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.403    10.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.298    10.762 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.312    11.074    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X65Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.198 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.483    11.681    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.311    11.992 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.320    12.311    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.294    12.730    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    12.854 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.959    13.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y61         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    14.178 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.403    14.581    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.298    14.879 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.303    15.182    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.306 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.861    16.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.091    16.075 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.454    16.529    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    16.653 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.467    17.121    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y61         MUXF7 (Prop_muxf7_S_O)       0.314    17.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.403    17.837    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I0_O)        0.298    18.135 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.310    18.446    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.124    18.570 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.589    19.159    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    19.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.563    19.846    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X60Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.970 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.474    20.444    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y59         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    20.568 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    20.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    20.809 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.412    21.221    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.298    21.519 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.294    21.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X63Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.757    22.694    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    22.804 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.432    23.236    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.360 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.289    23.649    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X61Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.773 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.536    24.309    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y60         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    24.433 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    24.433    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    24.674 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.410    25.084    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y59         LUT3 (Prop_lut3_I0_O)        0.298    25.382 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    25.547    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y59         LUT3 (Prop_lut3_I1_O)        0.124    25.671 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.061    26.732    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.037    26.695 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.706    27.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    27.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.303    27.828    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.124    27.952 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.266    29.218    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/A2
    SLICE_X58Y70         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    29.342 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/SP.LOW/O
                         net (fo=1, routed)           0.000    29.342    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/SPO0
    SLICE_X58Y70         MUXF7 (Prop_muxf7_I0_O)      0.241    29.583 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/F7.SP/O
                         net (fo=1, routed)           0.963    30.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33_n_1
    SLICE_X63Y70         LUT3 (Prop_lut3_I2_O)        0.326    30.871 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[33]_INST_0/O
                         net (fo=2, routed)           0.281    31.152    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][17]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.332    31.484 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_29/O
                         net (fo=8, routed)           0.483    31.967    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/D
    SLICE_X58Y70         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.526    12.705    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/WCLK
    SLICE_X58Y70         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/DP.HIGH/CLK
                         clock pessimism              0.265    12.970    
                         clock uncertainty           -0.154    12.816    
    SLICE_X58Y70         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.091    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_33_33/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                         -31.967    
  -------------------------------------------------------------------
                         slack                                -19.876    

Slack (VIOLATED) :        -19.869ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.913ns  (logic 7.780ns (26.910%)  route 21.132ns (73.090%))
  Logic Levels:           45  (LUT3=18 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.711     3.005    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=61, routed)          0.855     4.279    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X58Y58         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.578 f  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/O
                         net (fo=67, routed)          0.837     5.415    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[1]
    SLICE_X60Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.539 f  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_2__0/O
                         net (fo=38, routed)          0.603     6.143    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_8
    SLICE_X61Y61         LUT5 (Prop_lut5_I1_O)        0.124     6.267 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64/O
                         net (fo=1, routed)           0.419     6.686    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.124     6.810 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.314     7.124    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.248 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.311     7.559    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X67Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.683 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.358     8.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.155 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.299     8.453    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.577 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.289     8.867    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.991 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.705     9.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X66Y60         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.820 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.061 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.403    10.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.298    10.762 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.312    11.074    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X65Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.198 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.483    11.681    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.311    11.992 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.320    12.311    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.294    12.730    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    12.854 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.959    13.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y61         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    14.178 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.403    14.581    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.298    14.879 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.303    15.182    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.306 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.861    16.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.091    16.075 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.454    16.529    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    16.653 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.467    17.121    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y61         MUXF7 (Prop_muxf7_S_O)       0.314    17.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.403    17.837    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I0_O)        0.298    18.135 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.310    18.446    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.124    18.570 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.589    19.159    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    19.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.563    19.846    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X60Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.970 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.474    20.444    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y59         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    20.568 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    20.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    20.809 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.412    21.221    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.298    21.519 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.294    21.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X63Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.757    22.694    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    22.804 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.432    23.236    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.360 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.289    23.649    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X61Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.773 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.536    24.309    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y60         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    24.433 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    24.433    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    24.674 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.410    25.084    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y59         LUT3 (Prop_lut3_I0_O)        0.298    25.382 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    25.547    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y59         LUT3 (Prop_lut3_I1_O)        0.124    25.671 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.061    26.732    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.037    26.695 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.706    27.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    27.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.303    27.828    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.124    27.952 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.593    29.545    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/A2
    SLICE_X62Y76         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    29.669 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/SP.LOW/O
                         net (fo=1, routed)           0.000    29.669    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/SPO0
    SLICE_X62Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    29.910 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44/F7.SP/O
                         net (fo=1, routed)           0.599    30.509    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_44_44_n_1
    SLICE_X64Y73         LUT3 (Prop_lut3_I2_O)        0.298    30.807 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[44]_INST_0/O
                         net (fo=2, routed)           0.311    31.118    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][28]
    SLICE_X64Y74         LUT6 (Prop_lut6_I0_O)        0.124    31.242 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_18/O
                         net (fo=8, routed)           0.675    31.918    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/D
    SLICE_X58Y75         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.520    12.699    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/WCLK
    SLICE_X58Y75         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/DP.HIGH/CLK
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X58Y75         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.049    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_44_44/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                         -31.918    
  -------------------------------------------------------------------
                         slack                                -19.869    

Slack (VIOLATED) :        -19.837ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_49_49/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.890ns  (logic 8.016ns (27.747%)  route 20.874ns (72.253%))
  Logic Levels:           45  (LUT3=18 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.711     3.005    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=61, routed)          0.855     4.279    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X58Y58         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.578 f  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/O
                         net (fo=67, routed)          0.837     5.415    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[1]
    SLICE_X60Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.539 f  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_2__0/O
                         net (fo=38, routed)          0.603     6.143    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_8
    SLICE_X61Y61         LUT5 (Prop_lut5_I1_O)        0.124     6.267 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64/O
                         net (fo=1, routed)           0.419     6.686    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.124     6.810 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.314     7.124    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.248 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.311     7.559    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X67Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.683 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.358     8.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.155 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.299     8.453    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.577 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.289     8.867    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.991 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.705     9.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X66Y60         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.820 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.061 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.403    10.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.298    10.762 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.312    11.074    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X65Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.198 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.483    11.681    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.311    11.992 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.320    12.311    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.294    12.730    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    12.854 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.959    13.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y61         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    14.178 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.403    14.581    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.298    14.879 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.303    15.182    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.306 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.861    16.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.091    16.075 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.454    16.529    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    16.653 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.467    17.121    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y61         MUXF7 (Prop_muxf7_S_O)       0.314    17.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.403    17.837    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I0_O)        0.298    18.135 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.310    18.446    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.124    18.570 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.589    19.159    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    19.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.563    19.846    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X60Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.970 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.474    20.444    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y59         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    20.568 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    20.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    20.809 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.412    21.221    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.298    21.519 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.294    21.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X63Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.757    22.694    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    22.804 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.432    23.236    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.360 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.289    23.649    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X61Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.773 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.536    24.309    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y60         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    24.433 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    24.433    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    24.674 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.410    25.084    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y59         LUT3 (Prop_lut3_I0_O)        0.298    25.382 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    25.547    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y59         LUT3 (Prop_lut3_I1_O)        0.124    25.671 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.061    26.732    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.037    26.695 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.706    27.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    27.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.303    27.828    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.124    27.952 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.203    29.155    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/A2
    SLICE_X66Y68         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    29.279 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/SP.LOW/O
                         net (fo=1, routed)           0.000    29.279    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/SPO0
    SLICE_X66Y68         MUXF7 (Prop_muxf7_I0_O)      0.241    29.520 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/F7.SP/O
                         net (fo=1, routed)           0.938    30.459    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49_n_1
    SLICE_X64Y69         LUT3 (Prop_lut3_I2_O)        0.326    30.785 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[49]_INST_0/O
                         net (fo=2, routed)           0.436    31.220    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][33]
    SLICE_X67Y70         LUT6 (Prop_lut6_I0_O)        0.332    31.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_13/O
                         net (fo=8, routed)           0.343    31.895    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_49_49/D
    SLICE_X66Y71         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_49_49/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.529    12.708    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_49_49/WCLK
    SLICE_X66Y71         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_49_49/DP.HIGH/CLK
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X66Y71         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.058    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_49_49/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.058    
                         arrival time                         -31.895    
  -------------------------------------------------------------------
                         slack                                -19.837    

Slack (VIOLATED) :        -19.835ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.890ns  (logic 8.016ns (27.747%)  route 20.874ns (72.253%))
  Logic Levels:           45  (LUT3=18 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.711     3.005    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=61, routed)          0.855     4.279    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X58Y58         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.578 f  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/O
                         net (fo=67, routed)          0.837     5.415    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[1]
    SLICE_X60Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.539 f  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_2__0/O
                         net (fo=38, routed)          0.603     6.143    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_8
    SLICE_X61Y61         LUT5 (Prop_lut5_I1_O)        0.124     6.267 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64/O
                         net (fo=1, routed)           0.419     6.686    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.124     6.810 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.314     7.124    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.248 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.311     7.559    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X67Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.683 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.358     8.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.155 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.299     8.453    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.577 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.289     8.867    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.991 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.705     9.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X66Y60         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.820 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.061 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.403    10.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.298    10.762 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.312    11.074    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X65Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.198 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.483    11.681    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.311    11.992 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.320    12.311    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.294    12.730    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    12.854 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.959    13.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y61         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    14.178 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.403    14.581    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.298    14.879 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.303    15.182    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.306 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.861    16.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.091    16.075 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.454    16.529    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    16.653 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.467    17.121    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y61         MUXF7 (Prop_muxf7_S_O)       0.314    17.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.403    17.837    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I0_O)        0.298    18.135 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.310    18.446    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.124    18.570 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.589    19.159    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    19.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.563    19.846    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X60Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.970 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.474    20.444    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y59         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    20.568 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    20.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    20.809 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.412    21.221    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.298    21.519 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.294    21.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X63Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.757    22.694    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    22.804 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.432    23.236    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.360 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.289    23.649    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X61Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.773 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.536    24.309    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y60         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    24.433 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    24.433    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    24.674 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.410    25.084    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y59         LUT3 (Prop_lut3_I0_O)        0.298    25.382 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    25.547    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y59         LUT3 (Prop_lut3_I1_O)        0.124    25.671 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.061    26.732    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.037    26.695 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.706    27.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    27.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.303    27.828    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.124    27.952 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.203    29.155    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/A2
    SLICE_X66Y68         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    29.279 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/SP.LOW/O
                         net (fo=1, routed)           0.000    29.279    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/SPO0
    SLICE_X66Y68         MUXF7 (Prop_muxf7_I0_O)      0.241    29.520 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/F7.SP/O
                         net (fo=1, routed)           0.938    30.459    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49_n_1
    SLICE_X64Y69         LUT3 (Prop_lut3_I2_O)        0.326    30.785 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[49]_INST_0/O
                         net (fo=2, routed)           0.436    31.220    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][33]
    SLICE_X67Y70         LUT6 (Prop_lut6_I0_O)        0.332    31.552 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_13/O
                         net (fo=8, routed)           0.343    31.895    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/D
    SLICE_X66Y68         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.531    12.710    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/WCLK
    SLICE_X66Y68         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/DP.HIGH/CLK
                         clock pessimism              0.229    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X66Y68         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.060    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_49_49/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.060    
                         arrival time                         -31.895    
  -------------------------------------------------------------------
                         slack                                -19.835    

Slack (VIOLATED) :        -19.826ns  (required time - arrival time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/DP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        28.871ns  (logic 7.780ns (26.949%)  route 21.090ns (73.051%))
  Logic Levels:           45  (LUT3=18 LUT5=4 LUT6=5 MUXF7=6 RAMD32=1 RAMD64E=5 RAMS64E=6)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.711     3.005    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X57Y57         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.419     3.424 r  design_geral_i/scheduler_0/inst/mngr_list/tail_cmdlist_reg[1]/Q
                         net (fo=61, routed)          0.855     4.279    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/ADDRA1
    SLICE_X58Y58         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.299     4.578 f  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_0_5/RAMA_D1/O
                         net (fo=67, routed)          0.837     5.415    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/we_cmdlist_reg[1]
    SLICE_X60Y60         LUT3 (Prop_lut3_I1_O)        0.124     5.539 f  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/FSM_onehot_state[2]_i_2__0/O
                         net (fo=38, routed)          0.603     6.143    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/exec_on_reg_8
    SLICE_X61Y61         LUT5 (Prop_lut5_I1_O)        0.124     6.267 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64/O
                         net (fo=1, routed)           0.419     6.686    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_64_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.124     6.810 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_1/O
                         net (fo=56, routed)          0.314     7.124    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/a[7]
    SLICE_X64Y61         LUT3 (Prop_lut3_I1_O)        0.124     7.248 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[21]_INST_0/O
                         net (fo=2, routed)           0.311     7.559    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[5]
    SLICE_X67Y60         LUT3 (Prop_lut3_I1_O)        0.124     7.683 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_1/O
                         net (fo=104, routed)         0.358     8.041    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/A5
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.114     8.155 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_9_9/SP/O
                         net (fo=5, routed)           0.299     8.453    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[9]
    SLICE_X67Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.577 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_77/O
                         net (fo=1, routed)           0.289     8.867    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_5
    SLICE_X67Y60         LUT3 (Prop_lut3_I2_O)        0.124     8.991 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_7/O
                         net (fo=648, routed)         0.705     9.696    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/A1
    SLICE_X66Y60         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     9.820 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SP.LOW/O
                         net (fo=1, routed)           0.000     9.820    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/SPO0
    SLICE_X66Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    10.061 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20/F7.SP/O
                         net (fo=1, routed)           0.403    10.464    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_20_20_n_1
    SLICE_X65Y60         LUT3 (Prop_lut3_I0_O)        0.298    10.762 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[20]_INST_0/O
                         net (fo=2, routed)           0.312    11.074    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[4]
    SLICE_X65Y59         LUT3 (Prop_lut3_I1_O)        0.124    11.198 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_2/O
                         net (fo=104, routed)         0.483    11.681    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/A4
    SLICE_X66Y58         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.311    11.992 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_8_8/SP/O
                         net (fo=5, routed)           0.320    12.311    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[8]
    SLICE_X65Y59         LUT6 (Prop_lut6_I0_O)        0.124    12.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_79/O
                         net (fo=1, routed)           0.294    12.730    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_6
    SLICE_X65Y60         LUT3 (Prop_lut3_I2_O)        0.124    12.854 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_8/O
                         net (fo=648, routed)         0.959    13.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/A0
    SLICE_X66Y61         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    13.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SP.LOW/O
                         net (fo=1, routed)           0.000    13.937    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/SPO0
    SLICE_X66Y61         MUXF7 (Prop_muxf7_I0_O)      0.241    14.178 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19/F7.SP/O
                         net (fo=1, routed)           0.403    14.581    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_19_19_n_1
    SLICE_X65Y61         LUT3 (Prop_lut3_I0_O)        0.298    14.879 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[19]_INST_0/O
                         net (fo=2, routed)           0.303    15.182    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[3]
    SLICE_X65Y62         LUT3 (Prop_lut3_I1_O)        0.124    15.306 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_3/O
                         net (fo=104, routed)         0.861    16.166    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/A3
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.091    16.075 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_14_14/SP/O
                         net (fo=5, routed)           0.454    16.529    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[14]
    SLICE_X61Y62         LUT5 (Prop_lut5_I2_O)        0.124    16.653 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_2/O
                         net (fo=540, routed)         0.467    17.121    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/A6
    SLICE_X62Y61         MUXF7 (Prop_muxf7_S_O)       0.314    17.435 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18/F7.SP/O
                         net (fo=1, routed)           0.403    17.837    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_18_18_n_1
    SLICE_X61Y61         LUT3 (Prop_lut3_I0_O)        0.298    18.135 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[18]_INST_0/O
                         net (fo=10, routed)          0.310    18.446    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][2]
    SLICE_X63Y62         LUT3 (Prop_lut3_I1_O)        0.124    18.570 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_4/O
                         net (fo=41, routed)          0.589    19.159    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/A2
    SLICE_X62Y62         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    19.283 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_13_13/SP/O
                         net (fo=5, routed)           0.563    19.846    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/spo[13]
    SLICE_X60Y59         LUT5 (Prop_lut5_I2_O)        0.124    19.970 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_3/O
                         net (fo=648, routed)         0.474    20.444    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/A5
    SLICE_X62Y59         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.124    20.568 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SP.LOW/O
                         net (fo=1, routed)           0.000    20.568    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/SPO0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    20.809 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17/F7.SP/O
                         net (fo=1, routed)           0.412    21.221    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_17_17_n_1
    SLICE_X61Y58         LUT3 (Prop_lut3_I0_O)        0.298    21.519 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[17]_INST_0/O
                         net (fo=10, routed)          0.294    21.813    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][1]
    SLICE_X63Y58         LUT3 (Prop_lut3_I1_O)        0.124    21.937 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/priority_list_i_5/O
                         net (fo=41, routed)          0.757    22.694    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/A1
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.110    22.804 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=5, routed)           0.432    23.236    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[12]
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    23.360 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_71/O
                         net (fo=1, routed)           0.289    23.649    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_2
    SLICE_X61Y60         LUT3 (Prop_lut3_I2_O)        0.124    23.773 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_4/O
                         net (fo=648, routed)         0.536    24.309    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/A4
    SLICE_X62Y60         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124    24.433 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SP.LOW/O
                         net (fo=1, routed)           0.000    24.433    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/SPO0
    SLICE_X62Y60         MUXF7 (Prop_muxf7_I0_O)      0.241    24.674 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16/F7.SP/O
                         net (fo=1, routed)           0.410    25.084    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_16_16_n_1
    SLICE_X63Y59         LUT3 (Prop_lut3_I0_O)        0.298    25.382 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[16]_INST_0/O
                         net (fo=2, routed)           0.166    25.547    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/spo[0]
    SLICE_X63Y59         LUT3 (Prop_lut3_I1_O)        0.124    25.671 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/hpriority_module/priority_list_i_6/O
                         net (fo=49, routed)          1.061    26.732    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/A0
    SLICE_X62Y58         RAMS64E (Prop_rams64e_ADR0_O)
                                                     -0.037    26.695 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/priority_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_63_10_10/SP/O
                         net (fo=5, routed)           0.706    27.401    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/spo[10]
    SLICE_X61Y66         LUT6 (Prop_lut6_I0_O)        0.124    27.525 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_75/O
                         net (fo=1, routed)           0.303    27.828    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/FSM_onehot_state_reg[2]_4
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.124    27.952 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_rem/item_list_i_6/O
                         net (fo=648, routed)         1.548    29.500    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/A2
    SLICE_X54Y76         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    29.624 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/SP.LOW/O
                         net (fo=1, routed)           0.000    29.624    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/SPO0
    SLICE_X54Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    29.865 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/F7.SP/O
                         net (fo=1, routed)           0.583    30.448    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26_n_1
    SLICE_X55Y72         LUT3 (Prop_lut3_I0_O)        0.298    30.746 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/spo[26]_INST_0/O
                         net (fo=2, routed)           0.322    31.068    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/addrcurrentTask_reg[6][10]
    SLICE_X56Y72         LUT6 (Prop_lut6_I0_O)        0.124    31.192 r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_ins/item_list_i_36/O
                         net (fo=8, routed)           0.684    31.876    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/D
    SLICE_X54Y76         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        1.521    12.700    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/WCLK
    SLICE_X54Y76         RAMD64E                                      r  design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/DP.HIGH/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X54Y76         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.725    12.050    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_26_26/DP.HIGH
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                         -31.876    
  -------------------------------------------------------------------
                         slack                                -19.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.577     0.913    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.164    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y97         SRL16E                                       r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.845     1.211    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.109    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.575     0.911    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y91         FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.056     1.107    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X30Y91         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.843     1.209    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/idTask_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/addrins_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.997%)  route 0.363ns (72.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.556     0.892    design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y94         FDRE                                         r  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/idTask_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_geral_i/scheduler_0/inst/scheduler_v1_0_S00_AXI_inst/idTask_in_reg[0]/Q
                         net (fo=4, routed)           0.363     1.395    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/idTask_in_reg[7]_0[0]
    SLICE_X43Y106        FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/addrins_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.910     1.276    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/s00_axi_aclk
    SLICE_X43Y106        FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/addrins_reg_reg[0]/C
                         clock pessimism             -0.035     1.241    
    SLICE_X43Y106        FDRE (Hold_fdre_C_D)         0.070     1.311    design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/addrins_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.553     0.889    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y87         FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.144     1.174    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X38Y87         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.820     1.186    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y87         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.902    
    SLICE_X38Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.085    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.503%)  route 0.354ns (71.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.555     0.891    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X45Y90         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[22]/Q
                         net (fo=1, routed)           0.354     1.385    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/DIC0
    SLICE_X50Y78         RAMD32                                       r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.808     1.174    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/WCLK
    SLICE_X50Y78         RAMD32                                       r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.283    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.077%)  route 0.179ns (55.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.553     0.889    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y87         FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.179     1.208    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y87         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.821     1.187    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y87         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.923    
    SLICE_X34Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.203%)  route 0.359ns (71.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.556     0.892    design_geral_i/scheduler_0/inst/mngr_list/s00_axi_aclk
    SLICE_X45Y93         FDRE                                         r  design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_geral_i/scheduler_0/inst/mngr_list/data_cmdlist_reg[20]/Q
                         net (fo=1, routed)           0.359     1.392    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/DIB0
    SLICE_X50Y78         RAMD32                                       r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.808     1.174    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/WCLK
    SLICE_X50Y78         RAMD32                                       r  design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.285    design_geral_i/scheduler_0/inst/mngr_list/commands_lists/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.577     0.913    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.100    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X30Y97         SRL16E                                       r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.845     1.211    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     0.988    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.030%)  route 0.172ns (54.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.557     0.893    design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_geral_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.172     1.206    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y90         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.824     1.190    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.389%)  route 0.118ns (45.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.576     0.912    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y94         FDRE                                         r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.118     1.171    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y94         SRL16E                                       r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_geral_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2423, routed)        0.843     1.209    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y94         SRL16E                                       r  design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.053    design_geral_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_geral_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_geral_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X29Y82    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y83    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y82    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y82    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y80    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y80    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y80    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y80    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y80    design_geral_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y105   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y105   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y105   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_28_28/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y105   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_29_29/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y105   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_29_29/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y104   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_38_38/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y104   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_38_38/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y104   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_38_38/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y104   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_38_38/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y104   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_39_39/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y102   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_10_10/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y102   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_10_10/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y102   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y102   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y102   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X26Y103   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_37_37/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y77    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_37_37/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y55    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X58Y55    design_geral_i/scheduler_0/inst/mngr_list/rdylist_mngr/item_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_14_14/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y102   design_geral_i/scheduler_0/inst/mngr_list/dlylist_mngr/delay_list/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_11_11/SP.LOW/CLK



