INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:43:58 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.419ns  (required time - arrival time)
  Source:                 buffer67/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer134/fifo/Memory_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 1.092ns (18.122%)  route 4.934ns (81.878%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2477, unset)         0.508     0.508    buffer67/control/clk
    SLICE_X39Y90         FDRE                                         r  buffer67/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer67/control/outputValid_reg/Q
                         net (fo=52, routed)          0.656     1.380    fork25/control/generateBlocks[8].regblock/buffer67_outs_valid
    SLICE_X26Y90         LUT4 (Prop_lut4_I1_O)        0.050     1.430 f  fork25/control/generateBlocks[8].regblock/fullReg_i_6__13/O
                         net (fo=8, routed)           0.417     1.847    buffer73/control/dataReg_reg[0]_0
    SLICE_X27Y89         LUT5 (Prop_lut5_I2_O)        0.126     1.973 f  buffer73/control/dataReg[0]_i_2__6/O
                         net (fo=6, routed)           0.609     2.582    control_merge5/tehb/control/dataReg_reg[0]_0
    SLICE_X27Y83         LUT6 (Prop_lut6_I0_O)        0.043     2.625 f  control_merge5/tehb/control/transmitValue_i_2__61/O
                         net (fo=6, routed)           0.302     2.927    control_merge6/tehb/control/dataReg_reg[0]_1
    SLICE_X27Y80         LUT4 (Prop_lut4_I2_O)        0.048     2.975 f  control_merge6/tehb/control/transmitValue_i_2__60/O
                         net (fo=8, routed)           0.359     3.334    fork43/control/generateBlocks[1].regblock/dataReg_reg[4]
    SLICE_X25Y76         LUT2 (Prop_lut2_I1_O)        0.126     3.460 r  fork43/control/generateBlocks[1].regblock/dataReg[0]_i_4__0/O
                         net (fo=15, routed)          0.259     3.719    control_merge6/tehb/control/transmitValue_reg_16
    SLICE_X25Y79         LUT5 (Prop_lut5_I4_O)        0.043     3.762 f  control_merge6/tehb/control/transmitValue_i_3__21/O
                         net (fo=2, routed)           0.210     3.972    control_merge6/tehb/control/transmitValue_reg_8
    SLICE_X25Y78         LUT5 (Prop_lut5_I3_O)        0.048     4.020 f  control_merge6/tehb/control/fullReg_i_3__40/O
                         net (fo=10, routed)          0.498     4.518    buffer101/fifo/fullReg_reg
    SLICE_X25Y72         LUT3 (Prop_lut3_I1_O)        0.134     4.652 f  buffer101/fifo/Tail[1]_i_8/O
                         net (fo=2, routed)           0.220     4.872    buffer108/join_inputs/Head[1]_i_2__1_0
    SLICE_X25Y72         LUT6 (Prop_lut6_I2_O)        0.129     5.001 r  buffer108/Tail[1]_i_6/O
                         net (fo=3, routed)           0.506     5.507    buffer108/Tail[1]_i_6_n_0
    SLICE_X13Y70         LUT6 (Prop_lut6_I2_O)        0.043     5.550 f  buffer108/join_inputs/Head[1]_i_2__2/O
                         net (fo=12, routed)          0.237     5.787    buffer108/buffer157_outs_ready
    SLICE_X13Y70         LUT6 (Prop_lut6_I0_O)        0.043     5.830 r  buffer108/transmitValue_i_2__10/O
                         net (fo=4, routed)           0.263     6.093    buffer134/fifo/Full_reg_3
    SLICE_X14Y72         LUT6 (Prop_lut6_I4_O)        0.043     6.136 r  buffer134/fifo/Memory[0][4]_i_1__17/O
                         net (fo=5, routed)           0.398     6.534    buffer134/fifo/WriteEn3_out
    SLICE_X21Y74         FDRE                                         r  buffer134/fifo/Memory_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=2477, unset)         0.483     8.183    buffer134/fifo/clk
    SLICE_X21Y74         FDRE                                         r  buffer134/fifo/Memory_reg[0][0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X21Y74         FDRE (Setup_fdre_C_CE)      -0.194     7.953    buffer134/fifo/Memory_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  1.419    




