

================================================================
== Vivado HLS Report for 'FrameProcessing_do_gen'
================================================================
* Date:           Thu Mar 25 14:10:49 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FIXED_ACC
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.816 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       74| 0.700 us | 0.740 us |   70|   74|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       69|       73|  69 ~ 73 |          -|          -|  inf |    no    |
        | + Loop 1.1  |       60|       60|         1|          -|          -|    60|    no    |
        | + Loop 1.2  |       60|       60|         1|          -|          -|    60|    no    |
        | + Loop 1.3  |       60|       60|         3|          -|          -|    20|    no    |
        | + Loop 1.4  |       64|       64|         1|          -|          -|    64|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    262|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    116|    -|
|Register         |        -|      -|     176|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     176|    378|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |add_ln103_fu_232_p2             |     +    |      0|  0|  16|          26|          26|
    |add_ln107_1_fu_273_p2           |     +    |      0|  0|  16|          16|          16|
    |add_ln107_2_fu_279_p2           |     +    |      0|  0|  16|          16|          16|
    |add_ln107_fu_244_p2             |     +    |      0|  0|  23|           5|          16|
    |curr_off_1_fu_310_p2            |     +    |      0|  0|  33|          26|           1|
    |curr_off_fu_238_p2              |     +    |      0|  0|  16|          26|          26|
    |i_3_fu_322_p2                   |     +    |      0|  0|  15|           6|           1|
    |i_4_fu_291_p2                   |     +    |      0|  0|  15|           7|           1|
    |i_fu_334_p2                     |     +    |      0|  0|  15|           6|           1|
    |ap_predicate_op70_read_state10  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op79_read_state10  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op88_read_state10  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op97_read_state10  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln107_fu_305_p2            |   icmp   |      0|  0|  13|          16|          16|
    |icmp_ln124_fu_285_p2            |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln51_fu_186_p2             |   icmp   |      0|  0|  13|          16|           6|
    |icmp_ln57_fu_328_p2             |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln60_fu_192_p2             |   icmp   |      0|  0|  13|          16|           6|
    |icmp_ln70_fu_316_p2             |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln96_fu_198_p2             |   icmp   |      0|  0|  13|          16|           5|
    |ap_block_state10                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state12                |    or    |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 262|         223|         159|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |addr_blk_n        |   9|          2|    1|          2|
    |ap_NS_fsm         |  53|         12|    1|         12|
    |e_blk_n           |   9|          2|    1|          2|
    |i1_0_reg_142      |   9|          2|    6|         12|
    |i3_0_reg_122      |   9|          2|    7|         14|
    |i_0_reg_153       |   9|          2|    6|         12|
    |rgbv_blk_n        |   9|          2|    1|          2|
    |v_assign_reg_133  |   9|          2|   26|         52|
    +------------------+----+-----------+-----+-----------+
    |Total             | 116|         26|   49|        108|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln107_2_reg_393    |  16|   0|   16|          0|
    |ap_CS_fsm              |  12|   0|   12|          0|
    |curr_off_1_reg_414     |  26|   0|   26|          0|
    |i1_0_reg_142           |   6|   0|    6|          0|
    |i3_0_reg_122           |   7|   0|    7|          0|
    |i_0_reg_153            |   6|   0|    6|          0|
    |icmp_ln51_reg_376      |   1|   0|    1|          0|
    |icmp_ln60_reg_380      |   1|   0|    1|          0|
    |icmp_ln96_reg_384      |   1|   0|    1|          0|
    |reg_164                |   8|   0|    8|          0|
    |reg_168                |   8|   0|    8|          0|
    |v_assign_cast_reg_406  |  26|   0|   32|          6|
    |v_assign_reg_133       |  26|   0|   26|          0|
    |val_V_5_reg_351        |   8|   0|    8|          0|
    |val_V_6_reg_356        |   8|   0|    8|          0|
    |val_V_7_reg_361        |   8|   0|    8|          0|
    |val_V_8_reg_369        |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 176|   0|  182|          6|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------+-----+-----+------------+-------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | FrameProcessing::do_gen | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | FrameProcessing::do_gen | return value |
|e_dout       |  in |    8|   ap_fifo  |            e            |    pointer   |
|e_empty_n    |  in |    1|   ap_fifo  |            e            |    pointer   |
|e_read       | out |    1|   ap_fifo  |            e            |    pointer   |
|addr_din     | out |   32|   ap_fifo  |           addr          |    pointer   |
|addr_full_n  |  in |    1|   ap_fifo  |           addr          |    pointer   |
|addr_write   | out |    1|   ap_fifo  |           addr          |    pointer   |
|rgbv_din     | out |   24|   ap_fifo  |           rgbv          |    pointer   |
|rgbv_full_n  |  in |    1|   ap_fifo  |           rgbv          |    pointer   |
|rgbv_write   | out |    1|   ap_fifo  |           rgbv          |    pointer   |
+-------------+-----+-----+------------+-------------------------+--------------+

