// Seed: 779120235
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    output logic id_3,
    input logic id_4,
    output id_5
);
  type_10 id_6 (
      .id_0(id_5 == 1),
      .id_1(id_3),
      .id_2(id_0),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(({id_0, 1}))
  );
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  input id_8;
  output id_7;
  input id_6;
  output id_5;
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  assign id_1 = 1 | 1'b0 | 1;
  logic id_10 = 1;
endmodule
