<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="PLL" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2020 07 18 00:46:04.812" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="PLL.lpc" type="lpc" modified="2020 07 18 00:45:59.884"/>
		<File name="PLL.v" type="top_level_verilog" modified="2020 07 18 00:45:59.969"/>
		<File name="PLL_tmpl.v" type="template_verilog" modified="2020 07 18 00:45:59.969"/>
  </Package>
</DiamondModule>
