#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jan 11 16:13:10 2022
# Process ID: 1372
# Current directory: C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.runs/synth_1
# Command line: vivado.exe -log sistema_complessivo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema_complessivo.tcl
# Log file: C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.runs/synth_1/sistema_complessivo.vds
# Journal file: C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sistema_complessivo.tcl -notrace
Command: synth_design -top sistema_complessivo -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 814.473 ; gain = 177.820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_complessivo' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistema_complessivo.vhd:43]
INFO: [Synth 8-3491] module 'sistemaA' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:35' bound to instance 'sisA' of component 'sistemaA' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistema_complessivo.vhd:69]
INFO: [Synth 8-638] synthesizing module 'sistemaA' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:43]
WARNING: [Synth 8-5640] Port 'rxd' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:44]
WARNING: [Synth 8-5640] Port 'dbout' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:44]
WARNING: [Synth 8-5640] Port 'rda' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:44]
WARNING: [Synth 8-5640] Port 'tbe' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:44]
WARNING: [Synth 8-5640] Port 'rd' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:44]
WARNING: [Synth 8-5640] Port 'pe' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:44]
WARNING: [Synth 8-5640] Port 'fe' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:44]
WARNING: [Synth 8-5640] Port 'oe' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:44]
	Parameter BAUD_DIVIDE_G bound to: 54 - type: integer 
	Parameter BAUD_RATE_G bound to: 869 - type: integer 
INFO: [Synth 8-3491] module 'UARTcomponent' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/imports/Esercizio9/RS232RefComp2.vhd:60' bound to instance 'uartA' of component 'UARTcomponent' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:59]
INFO: [Synth 8-638] synthesizing module 'UARTcomponent' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/imports/Esercizio9/RS232RefComp2.vhd:87]
	Parameter BAUD_DIVIDE_G bound to: 54 - type: integer 
	Parameter BAUD_RATE_G bound to: 869 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UARTcomponent' (1#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/imports/Esercizio9/RS232RefComp2.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'sistemaA' (2#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaA.vhd:43]
INFO: [Synth 8-3491] module 'sistemaB' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:35' bound to instance 'sisB' of component 'sistemaB' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistema_complessivo.vhd:73]
INFO: [Synth 8-638] synthesizing module 'sistemaB' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:42]
WARNING: [Synth 8-5640] Port 'txd' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:43]
WARNING: [Synth 8-5640] Port 'dbin' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:43]
WARNING: [Synth 8-5640] Port 'rda' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:43]
WARNING: [Synth 8-5640] Port 'tbe' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:43]
WARNING: [Synth 8-5640] Port 'rd' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:43]
WARNING: [Synth 8-5640] Port 'wr' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:43]
WARNING: [Synth 8-5640] Port 'pe' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:43]
WARNING: [Synth 8-5640] Port 'fe' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:43]
WARNING: [Synth 8-5640] Port 'oe' is missing in component declaration [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:43]
	Parameter BAUD_DIVIDE_G bound to: 54 - type: integer 
	Parameter BAUD_RATE_G bound to: 869 - type: integer 
INFO: [Synth 8-3491] module 'UARTcomponent' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/imports/Esercizio9/RS232RefComp2.vhd:60' bound to instance 'uartB' of component 'UARTcomponent' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'sistemaB' (3#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistemaB.vhd:42]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/imports/new/debouncer.vhd:34' bound to instance 'debouncer1' of component 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistema_complessivo.vhd:75]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/imports/new/debouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter button_noise_time bound to: 6500000 - type: integer 
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/imports/new/debouncer.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (4#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/imports/new/debouncer.vhd:46]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/imports/new/debouncer.vhd:34' bound to instance 'debouncer2' of component 'debouncer' [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistema_complessivo.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'sistema_complessivo' (5#1) [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/sources_1/new/sistema_complessivo.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 878.770 ; gain = 242.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 878.770 ; gain = 242.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 878.770 ; gain = 242.117
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.srcs/constrs_1/imports/davide_420/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistema_complessivo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistema_complessivo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 993.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 993.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.414 ; gain = 356.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.414 ; gain = 356.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 993.414 ; gain = 356.762
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'strCur_reg' in module 'UARTcomponent'
INFO: [Synth 8-802] inferred FSM for state register 'sttCur_reg' in module 'UARTcomponent'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sttidle |                            00001 |                              000
             stttransfer |                            00010 |                              001
                sttdelay |                            00100 |                              011
                sttshift |                            01000 |                              010
            sttwaitwrite |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sttCur_reg' using encoding 'one-hot' in module 'UARTcomponent'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stridle |                           000001 |                              000
           streightdelay |                           000010 |                              001
             strwaitfor0 |                           000100 |                              011
            strcheckstop |                           001000 |                              101
             strwaitfor1 |                           010000 |                              100
              strgetdata |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'strCur_reg' using encoding 'one-hot' in module 'UARTcomponent'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 993.414 ; gain = 356.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
+---XORs : 
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 10    
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UARTcomponent 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sisA/uartA/tfSReg_reg[10] )
WARNING: [Synth 8-3332] Sequential element (sisA/uartA/FSM_onehot_strCur_reg[5]) is unused and will be removed from module sistema_complessivo.
WARNING: [Synth 8-3332] Sequential element (sisA/uartA/FSM_onehot_strCur_reg[4]) is unused and will be removed from module sistema_complessivo.
WARNING: [Synth 8-3332] Sequential element (sisA/uartA/FSM_onehot_strCur_reg[3]) is unused and will be removed from module sistema_complessivo.
WARNING: [Synth 8-3332] Sequential element (sisA/uartA/FSM_onehot_strCur_reg[2]) is unused and will be removed from module sistema_complessivo.
WARNING: [Synth 8-3332] Sequential element (sisA/uartA/FSM_onehot_strCur_reg[1]) is unused and will be removed from module sistema_complessivo.
WARNING: [Synth 8-3332] Sequential element (sisA/uartA/FSM_onehot_strCur_reg[0]) is unused and will be removed from module sistema_complessivo.
WARNING: [Synth 8-3332] Sequential element (sisB/uartB/FSM_onehot_sttCur_reg[4]) is unused and will be removed from module sistema_complessivo.
WARNING: [Synth 8-3332] Sequential element (sisB/uartB/FSM_onehot_sttCur_reg[3]) is unused and will be removed from module sistema_complessivo.
WARNING: [Synth 8-3332] Sequential element (sisB/uartB/FSM_onehot_sttCur_reg[2]) is unused and will be removed from module sistema_complessivo.
WARNING: [Synth 8-3332] Sequential element (sisB/uartB/FSM_onehot_sttCur_reg[1]) is unused and will be removed from module sistema_complessivo.
WARNING: [Synth 8-3332] Sequential element (sisB/uartB/FSM_onehot_sttCur_reg[0]) is unused and will be removed from module sistema_complessivo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 993.414 ; gain = 356.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 993.414 ; gain = 356.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 993.906 ; gain = 357.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 996.176 ; gain = 359.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1002.047 ; gain = 365.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1002.047 ; gain = 365.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1002.047 ; gain = 365.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1002.047 ; gain = 365.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1002.047 ; gain = 365.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1002.047 ; gain = 365.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|sistema_complessivo | sisB/uartB/rdSReg_reg[7] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    60|
|3     |LUT1   |     9|
|4     |LUT2   |    48|
|5     |LUT3   |    22|
|6     |LUT4   |    16|
|7     |LUT5   |     8|
|8     |LUT6   |    30|
|9     |SRL16E |     1|
|10    |FDRE   |   202|
|11    |FDSE   |     2|
|12    |IBUF   |    11|
|13    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------------+------+
|      |Instance     |Module          |Cells |
+------+-------------+----------------+------+
|1     |top          |                |   418|
|2     |  debouncer1 |debouncer       |   131|
|3     |  debouncer2 |debouncer_0     |   131|
|4     |  sisA       |sistemaA        |    63|
|5     |    uartA    |UARTcomponent_1 |    63|
|6     |  sisB       |sistemaB        |    73|
|7     |    uartB    |UARTcomponent   |    73|
+------+-------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1002.047 ; gain = 365.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.047 ; gain = 250.750
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1002.047 ; gain = 365.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1019.000 ; gain = 640.012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.000 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/super/Desktop/magistrale/architetture/progettiVHDL/Esercizio9_vs/Esercizio9_vs.runs/synth_1/sistema_complessivo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_complessivo_utilization_synth.rpt -pb sistema_complessivo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 16:13:46 2022...
