module adder4(
  input [3:0] a,
  input [3:0] b,
  output [3:0] out
);

wire c1, c2, c3;

assign c1 = a[0] & b[0];
assign c2 = a[0] ^ b[0];
assign c3 = (a[0] | b[0]) & c1;

assign out[0] = a[0] ^ b[0] ^ c1;
assign out[1] = a[1] ^ b[1] ^ c2;
assign out[2] = a[2] ^ b[2] ^ c3;
assign out[3] = a[3] ^ b[3] ^ (c1 & c2);

endmodule