// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that outputs the sum of inputs
module sum( input [1:0] in, output [1:0] out );
// sum the inputs

// Design a module that outputs the sum of inputs
module sum( input in, output out );
// sum the inputs

// Design a module that outputs the sum of inputs
module sum( input in, output out );
// sum the inputs

// Design a module that outputs the sum of inputs
module sum( input in, output out );
// sum the inputs

// Design a module that outputs the sum of inputs
module sum( input in, output out );
// sum the inputs

// Design a module that outputs the sum of inputs
module sum( input in, output out );
// sum the inputs

// Design a module that outputs the sum of inputs
module sum( input in, output out );
// sum the inputs

endmodule
