##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for UART_230400_IntClock
		4.2::Critical Path Report for UART_460800_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (UART_460800_IntClock:R vs. UART_460800_IntClock:R)
		5.2::Critical Path Report for (UART_230400_IntClock:R vs. UART_230400_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: CyBUS_CLK                    | N/A                   | Target: 48.00 MHz  | 
Clock: CyDividedClock               | N/A                   | Target: 0.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 48.00 MHz  | 
Clock: UART_230400_IntClock         | Frequency: 57.63 MHz  | Target: 1.85 MHz   | 
Clock: UART_460800_IntClock         | Frequency: 57.92 MHz  | Target: 3.69 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 0.02 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 0.02 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
UART_230400_IntClock  UART_230400_IntClock  541667           524315      N/A              N/A         N/A              N/A         N/A              N/A         
UART_460800_IntClock  UART_460800_IntClock  270833           253567      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name            Clock to Out  Clock Name:Phase        
-------------------  ------------  ----------------------  
DIAG_UART_TX(0)_PAD  30935         CyBUS_CLK:R             
DIAG_UART_TX(0)_PAD  29561         UART_230400_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for UART_230400_IntClock
**************************************************
Clock: UART_230400_IntClock
Frequency: 57.63 MHz | Target: 1.85 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 524315p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11162
-------------------------------------   ----- 
End-of-path arrival time (ps)           11162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                      macrocell16     1250   1250  524315  RISE       1
\UART_230400:BUART:counter_load_not\/main_0           macrocell1      4268   5518  524315  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell1      3350   8868  524315  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  11162  524315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_460800_IntClock
**************************************************
Clock: UART_460800_IntClock
Frequency: 57.92 MHz | Target: 3.69 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 253567p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11076
-------------------------------------   ----- 
End-of-path arrival time (ps)           11076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                      macrocell32     1250   1250  253567  RISE       1
\UART_460800:BUART:counter_load_not\/main_1           macrocell8      4185   5435  253567  RISE       1
\UART_460800:BUART:counter_load_not\/q                macrocell8      3350   8785  253567  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2291  11076  253567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (UART_460800_IntClock:R vs. UART_460800_IntClock:R)
*********************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 253567p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11076
-------------------------------------   ----- 
End-of-path arrival time (ps)           11076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                      macrocell32     1250   1250  253567  RISE       1
\UART_460800:BUART:counter_load_not\/main_1           macrocell8      4185   5435  253567  RISE       1
\UART_460800:BUART:counter_load_not\/q                macrocell8      3350   8785  253567  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2291  11076  253567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (UART_230400_IntClock:R vs. UART_230400_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 524315p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11162
-------------------------------------   ----- 
End-of-path arrival time (ps)           11162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                      macrocell16     1250   1250  524315  RISE       1
\UART_230400:BUART:counter_load_not\/main_0           macrocell1      4268   5518  524315  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell1      3350   8868  524315  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  11162  524315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 253567p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264643

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11076
-------------------------------------   ----- 
End-of-path arrival time (ps)           11076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                      macrocell32     1250   1250  253567  RISE       1
\UART_460800:BUART:counter_load_not\/main_1           macrocell8      4185   5435  253567  RISE       1
\UART_460800:BUART:counter_load_not\/q                macrocell8      3350   8785  253567  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   2291  11076  253567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_460800:BUART:sRX:RxBitCounter\/clock
Path slack     : 254370p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           265473

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11104
-------------------------------------   ----- 
End-of-path arrival time (ps)           11104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q            macrocell39   1250   1250  254370  RISE       1
\UART_460800:BUART:rx_counter_load\/main_3  macrocell11   4252   5502  254370  RISE       1
\UART_460800:BUART:rx_counter_load\/q       macrocell11   3350   8852  254370  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/load   count7cell    2252  11104  254370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_460800:BUART:sTX:TxSts\/clock
Path slack     : 257153p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13180
-------------------------------------   ----- 
End-of-path arrival time (ps)           13180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  257153  RISE       1
\UART_460800:BUART:tx_status_0\/main_3                 macrocell9      3925   7505  257153  RISE       1
\UART_460800:BUART:tx_status_0\/q                      macrocell9      3350  10855  257153  RISE       1
\UART_460800:BUART:sTX:TxSts\/status_0                 statusicell3    2325  13180  257153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 258800p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6023
-------------------------------------   ---- 
End-of-path arrival time (ps)           6023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q                macrocell32     1250   1250  253567  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   4773   6023  258800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_460800:BUART:sRX:RxSts\/clock
Path slack     : 258923p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11411
-------------------------------------   ----- 
End-of-path arrival time (ps)           11411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell6   3580   3580  258923  RISE       1
\UART_460800:BUART:rx_status_4\/main_1                 macrocell12     2240   5820  258923  RISE       1
\UART_460800:BUART:rx_status_4\/q                      macrocell12     3350   9170  258923  RISE       1
\UART_460800:BUART:sRX:RxSts\/status_4                 statusicell4    2240  11411  258923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 259498p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q          macrocell40     1250   1250  259498  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4075   5325  259498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 260188p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q                macrocell31     1250   1250  254377  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   3385   4635  260188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_460800:BUART:tx_state_0\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 260223p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7100
-------------------------------------   ---- 
End-of-path arrival time (ps)           7100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  257153  RISE       1
\UART_460800:BUART:tx_state_0\/main_3                  macrocell32     3520   7100  260223  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 260352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q         macrocell39   1250   1250  254370  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_4  macrocell37   5721   6971  260352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 260352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q               macrocell39   1250   1250  254370  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_3  macrocell41   5721   6971  260352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell41         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_4
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 260352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q        macrocell39   1250   1250  254370  RISE       1
\UART_460800:BUART:rx_status_3\/main_4  macrocell44   5721   6971  260352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 260547p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q         macrocell35     1250   1250  255763  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3026   4276  260547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_460800:BUART:txn\/main_3
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 260653p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  260653  RISE       1
\UART_460800:BUART:txn\/main_3                macrocell30     2301   6671  260653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 260704p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4120
-------------------------------------   ---- 
End-of-path arrival time (ps)           4120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q                macrocell36     1250   1250  255632  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   2870   4120  260704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 261474p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q   macrocell40   1250   1250  259498  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_2  macrocell37   4600   5850  261474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_2
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 261474p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5850
-------------------------------------   ---- 
End-of-path arrival time (ps)           5850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell40   1250   1250  259498  RISE       1
\UART_460800:BUART:rx_status_3\/main_2  macrocell44   4600   5850  261474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_460800:BUART:sTX:TxShifter:u0\/clock
Path slack     : 261728p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           264823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3095
-------------------------------------   ---- 
End-of-path arrival time (ps)           3095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  255892  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   2905   3095  261728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:TxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 261822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell39   1250   1250  254370  RISE       1
\UART_460800:BUART:rx_state_0\/main_4  macrocell36   4252   5502  261822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 261822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell39   1250   1250  254370  RISE       1
\UART_460800:BUART:rx_state_3\/main_4  macrocell38   4252   5502  261822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_2\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_4
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 261822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5502
-------------------------------------   ---- 
End-of-path arrival time (ps)           5502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_2\/q       macrocell39   1250   1250  254370  RISE       1
\UART_460800:BUART:rx_state_2\/main_4  macrocell39   4252   5502  261822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 261888p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell32   1250   1250  253567  RISE       1
\UART_460800:BUART:tx_state_0\/main_1  macrocell32   4185   5435  261888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 261888p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5435
-------------------------------------   ---- 
End-of-path arrival time (ps)           5435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q      macrocell32   1250   1250  253567  RISE       1
\UART_460800:BUART:tx_bitclk\/main_1  macrocell34   4185   5435  261888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 262104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  262104  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_0   macrocell40   3280   5220  262104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:pollcount_0\/main_0
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 262104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  262104  RISE       1
\UART_460800:BUART:pollcount_0\/main_0        macrocell43   3280   5220  262104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 262256p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  262256  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_1   macrocell40   3128   5068  262256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:pollcount_0\/main_1
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 262256p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5068
-------------------------------------   ---- 
End-of-path arrival time (ps)           5068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  262256  RISE       1
\UART_460800:BUART:pollcount_0\/main_1        macrocell43   3128   5068  262256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:txn\/main_2
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 262289p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5034
-------------------------------------   ---- 
End-of-path arrival time (ps)           5034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q  macrocell32   1250   1250  253567  RISE       1
\UART_460800:BUART:txn\/main_2    macrocell30   3784   5034  262289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 262292p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell32   1250   1250  253567  RISE       1
\UART_460800:BUART:tx_state_1\/main_1  macrocell31   3781   5031  262292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_0\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_1
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 262292p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_0\/q       macrocell32   1250   1250  253567  RISE       1
\UART_460800:BUART:tx_state_2\/main_1  macrocell33   3781   5031  262292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_460800:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_460800:BUART:rx_bitclk_enable\/clock_0
Path slack     : 262548p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4775
-------------------------------------   ---- 
End-of-path arrival time (ps)           4775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  262548  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/main_2   macrocell40   2835   4775  262548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_0\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262681p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262681  RISE       1
\UART_460800:BUART:rx_state_0\/main_5         macrocell36   2702   4642  262681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_3\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262681p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262681  RISE       1
\UART_460800:BUART:rx_state_3\/main_5         macrocell38   2702   4642  262681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_state_2\/main_5
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262681p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262681  RISE       1
\UART_460800:BUART:rx_state_2\/main_5         macrocell39   2702   4642  262681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_0\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262681p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262681  RISE       1
\UART_460800:BUART:rx_state_0\/main_6         macrocell36   2702   4642  262681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_3\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262681p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262681  RISE       1
\UART_460800:BUART:rx_state_3\/main_6         macrocell38   2702   4642  262681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_state_2\/main_6
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262681p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262681  RISE       1
\UART_460800:BUART:rx_state_2\/main_6         macrocell39   2702   4642  262681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_460800:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262683p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4640
-------------------------------------   ---- 
End-of-path arrival time (ps)           4640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  262681  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_6       macrocell37   2700   4640  262683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_460800:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262686p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  262681  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_5       macrocell37   2698   4638  262686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 262695p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell31   1250   1250  254377  RISE       1
\UART_460800:BUART:tx_state_1\/main_0  macrocell31   3378   4628  262695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 262695p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell31   1250   1250  254377  RISE       1
\UART_460800:BUART:tx_state_2\/main_0  macrocell33   3378   4628  262695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_0
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 262698p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q       macrocell31   1250   1250  254377  RISE       1
\UART_460800:BUART:tx_state_0\/main_0  macrocell32   3376   4626  262698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 262698p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q      macrocell31   1250   1250  254377  RISE       1
\UART_460800:BUART:tx_bitclk\/main_0  macrocell34   3376   4626  262698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_0\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262824p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262824  RISE       1
\UART_460800:BUART:rx_state_0\/main_7         macrocell36   2559   4499  262824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_3\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262824p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262824  RISE       1
\UART_460800:BUART:rx_state_3\/main_7         macrocell38   2559   4499  262824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_state_2\/main_7
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262824p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262824  RISE       1
\UART_460800:BUART:rx_state_2\/main_7         macrocell39   2559   4499  262824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_460800:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 262833p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  262824  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_7       macrocell37   2550   4490  262833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_460800:BUART:pollcount_1\/main_0
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 262843p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4480
-------------------------------------   ---- 
End-of-path arrival time (ps)           4480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  262104  RISE       1
\UART_460800:BUART:pollcount_1\/main_0        macrocell42   2540   4480  262843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 262872p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell40   1250   1250  259498  RISE       1
\UART_460800:BUART:rx_state_0\/main_2   macrocell36   3201   4451  262872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 262872p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell40   1250   1250  259498  RISE       1
\UART_460800:BUART:rx_state_3\/main_2   macrocell38   3201   4451  262872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_bitclk_enable\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 262872p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_bitclk_enable\/clock_0               macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_bitclk_enable\/q  macrocell40   1250   1250  259498  RISE       1
\UART_460800:BUART:rx_state_2\/main_2   macrocell39   3201   4451  262872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_1\/q
Path End       : \UART_460800:BUART:txn\/main_1
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 262960p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_1\/q  macrocell31   1250   1250  254377  RISE       1
\UART_460800:BUART:txn\/main_1    macrocell30   3114   4364  262960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:txn\/main_4
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 262964p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q  macrocell33   1250   1250  254646  RISE       1
\UART_460800:BUART:txn\/main_4    macrocell30   3109   4359  262964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 262966p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell33   1250   1250  254646  RISE       1
\UART_460800:BUART:tx_state_0\/main_4  macrocell32   3107   4357  262966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 262966p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4357
-------------------------------------   ---- 
End-of-path arrival time (ps)           4357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q      macrocell33   1250   1250  254646  RISE       1
\UART_460800:BUART:tx_bitclk\/main_3  macrocell34   3107   4357  262966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 263052p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell35   1250   1250  255763  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_0  macrocell37   3021   4271  263052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 263052p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q        macrocell35   1250   1250  255763  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_0  macrocell41   3021   4271  263052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell41         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_0
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263052p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell35   1250   1250  255763  RISE       1
\UART_460800:BUART:rx_status_3\/main_0   macrocell44   3021   4271  263052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 263081p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q         macrocell36   1250   1250  255632  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_1  macrocell37   2992   4242  263081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 263081p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q               macrocell36   1250   1250  255632  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_1  macrocell41   2992   4242  263081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell41         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_1
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263081p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4242
-------------------------------------   ---- 
End-of-path arrival time (ps)           4242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q        macrocell36   1250   1250  255632  RISE       1
\UART_460800:BUART:rx_status_3\/main_1  macrocell44   2992   4242  263081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263084p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell36   1250   1250  255632  RISE       1
\UART_460800:BUART:rx_state_0\/main_1  macrocell36   2989   4239  263084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 263084p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell36   1250   1250  255632  RISE       1
\UART_460800:BUART:rx_state_3\/main_1  macrocell38   2989   4239  263084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_0\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_1
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263084p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4239
-------------------------------------   ---- 
End-of-path arrival time (ps)           4239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_0\/q       macrocell36   1250   1250  255632  RISE       1
\UART_460800:BUART:rx_state_2\/main_1  macrocell39   2989   4239  263084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 263101p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell33   1250   1250  254646  RISE       1
\UART_460800:BUART:tx_state_1\/main_3  macrocell31   2972   4222  263101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_state_2\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_3
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 263101p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4222
-------------------------------------   ---- 
End-of-path arrival time (ps)           4222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_state_2\/q       macrocell33   1250   1250  254646  RISE       1
\UART_460800:BUART:tx_state_2\/main_3  macrocell33   2972   4222  263101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:pollcount_1\/main_2
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 263104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q       macrocell42   1250   1250  263104  RISE       1
\UART_460800:BUART:pollcount_1\/main_2  macrocell42   2969   4219  263104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_5
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263104p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q       macrocell42   1250   1250  263104  RISE       1
\UART_460800:BUART:rx_status_3\/main_5  macrocell44   2969   4219  263104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_8
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263106p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4217
-------------------------------------   ---- 
End-of-path arrival time (ps)           4217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q      macrocell42   1250   1250  263104  RISE       1
\UART_460800:BUART:rx_state_0\/main_8  macrocell36   2967   4217  263106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_460800:BUART:pollcount_1\/main_1
Capture Clock  : \UART_460800:BUART:pollcount_1\/clock_0
Path slack     : 263139p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  262256  RISE       1
\UART_460800:BUART:pollcount_1\/main_1        macrocell42   2244   4184  263139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell42         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:txn\/main_6
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 263179p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q  macrocell34   1250   1250  263179  RISE       1
\UART_460800:BUART:txn\/main_6   macrocell30   2895   4145  263179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_1\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 263180p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell34   1250   1250  263179  RISE       1
\UART_460800:BUART:tx_state_1\/main_5  macrocell31   2893   4143  263180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_2\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 263180p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell34   1250   1250  263179  RISE       1
\UART_460800:BUART:tx_state_2\/main_5  macrocell33   2893   4143  263180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_bitclk\/q
Path End       : \UART_460800:BUART:tx_state_0\/main_5
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 263182p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_bitclk\/q        macrocell34   1250   1250  263179  RISE       1
\UART_460800:BUART:tx_state_0\/main_5  macrocell32   2891   4141  263182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263215p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell35   1250   1250  255763  RISE       1
\UART_460800:BUART:rx_state_0\/main_0    macrocell36   2858   4108  263215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 263215p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell35   1250   1250  255763  RISE       1
\UART_460800:BUART:rx_state_3\/main_0    macrocell38   2858   4108  263215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_0
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263215p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_ctrl_mark_last\/clock_0              macrocell35         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:tx_ctrl_mark_last\/q  macrocell35   1250   1250  255763  RISE       1
\UART_460800:BUART:rx_state_2\/main_0    macrocell39   2858   4108  263215  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_1\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 263255p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3470
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4108
-------------------------------------   ---- 
End-of-path arrival time (ps)           4108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_1\/clock_0                    macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_1\/q              macrocell42     1250   1250  263104  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2858   4108  263255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_460800:BUART:rx_load_fifo\/clock_0
Path slack     : 263531p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q         macrocell38   1250   1250  256081  RISE       1
\UART_460800:BUART:rx_load_fifo\/main_3  macrocell37   2542   3792  263531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_460800:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 263531p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q               macrocell38   1250   1250  256081  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/main_2  macrocell41   2542   3792  263531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_stop1_reg\/clock_0             macrocell41         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_status_3\/main_3
Capture Clock  : \UART_460800:BUART:rx_status_3\/clock_0
Path slack     : 263531p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q        macrocell38   1250   1250  256081  RISE       1
\UART_460800:BUART:rx_status_3\/main_3  macrocell44   2542   3792  263531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_0\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_0\/clock_0
Path slack     : 263533p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell38   1250   1250  256081  RISE       1
\UART_460800:BUART:rx_state_0\/main_3  macrocell36   2540   3790  263533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_3\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_3\/clock_0
Path slack     : 263533p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell38   1250   1250  256081  RISE       1
\UART_460800:BUART:rx_state_3\/main_3  macrocell38   2540   3790  263533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_state_3\/q
Path End       : \UART_460800:BUART:rx_state_2\/main_3
Capture Clock  : \UART_460800:BUART:rx_state_2\/clock_0
Path slack     : 263533p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3790
-------------------------------------   ---- 
End-of-path arrival time (ps)           3790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_state_3\/q       macrocell38   1250   1250  256081  RISE       1
\UART_460800:BUART:rx_state_2\/main_3  macrocell39   2540   3790  263533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_state_2\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_load_fifo\/q
Path End       : \UART_460800:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_460800:BUART:sRX:RxShifter:u0\/clock
Path slack     : 263736p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267703

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_load_fifo\/clock_0                   macrocell37         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_load_fifo\/q            macrocell37     1250   1250  260803  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6   2717   3967  263736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxShifter:u0\/clock                 datapathcell6       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:pollcount_0\/q
Path End       : \UART_460800:BUART:pollcount_0\/main_2
Capture Clock  : \UART_460800:BUART:pollcount_0\/clock_0
Path slack     : 263786p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:pollcount_0\/q       macrocell43   1250   1250  263786  RISE       1
\UART_460800:BUART:pollcount_0\/main_2  macrocell43   2287   3537  263786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:pollcount_0\/clock_0                    macrocell43         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:txn\/q
Path End       : \UART_460800:BUART:txn\/main_0
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 263790p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_460800:BUART:txn\/q       macrocell30   1250   1250  263790  RISE       1
\UART_460800:BUART:txn\/main_0  macrocell30   2284   3534  263790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_0\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_0\/clock_0
Path slack     : 264212p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3111
-------------------------------------   ---- 
End-of-path arrival time (ps)           3111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  255892  RISE       1
\UART_460800:BUART:tx_state_0\/main_2               macrocell32     2921   3111  264212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_460800:BUART:tx_bitclk\/clock_0
Path slack     : 264212p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3111
-------------------------------------   ---- 
End-of-path arrival time (ps)           3111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  255892  RISE       1
\UART_460800:BUART:tx_bitclk\/main_2                macrocell34     2921   3111  264212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_bitclk\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_1\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 264224p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3099
-------------------------------------   ---- 
End-of-path arrival time (ps)           3099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  255892  RISE       1
\UART_460800:BUART:tx_state_1\/main_2               macrocell31     2909   3099  264224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_460800:BUART:tx_state_2\/main_2
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 264224p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3099
-------------------------------------   ---- 
End-of-path arrival time (ps)           3099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  255892  RISE       1
\UART_460800:BUART:tx_state_2\/main_2               macrocell33     2909   3099  264224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:txn\/main_5
Capture Clock  : \UART_460800:BUART:txn\/clock_0
Path slack     : 264349p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2974
-------------------------------------   ---- 
End-of-path arrival time (ps)           2974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  264349  RISE       1
\UART_460800:BUART:txn\/main_5                      macrocell30     2784   2974  264349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:txn\/clock_0                            macrocell30         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:tx_state_1\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_1\/clock_0
Path slack     : 264352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2972
-------------------------------------   ---- 
End-of-path arrival time (ps)           2972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  264349  RISE       1
\UART_460800:BUART:tx_state_1\/main_4               macrocell31     2782   2972  264352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_1\/clock_0                     macrocell31         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_460800:BUART:tx_state_2\/main_4
Capture Clock  : \UART_460800:BUART:tx_state_2\/clock_0
Path slack     : 264352p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           267323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2972
-------------------------------------   ---- 
End-of-path arrival time (ps)           2972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_460800:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  264349  RISE       1
\UART_460800:BUART:tx_state_2\/main_4               macrocell33     2782   2972  264352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:tx_state_2\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_460800:BUART:rx_status_3\/q
Path End       : \UART_460800:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_460800:BUART:sRX:RxSts\/clock
Path slack     : 265068p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_460800_IntClock:R#1 vs. UART_460800_IntClock:R#2)   270833
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           270333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:rx_status_3\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_460800:BUART:rx_status_3\/q       macrocell44    1250   1250  265068  RISE       1
\UART_460800:BUART:sRX:RxSts\/status_3  statusicell4   4015   5265  265068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_460800:BUART:sRX:RxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 524315p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6190
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11162
-------------------------------------   ----- 
End-of-path arrival time (ps)           11162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                      macrocell16     1250   1250  524315  RISE       1
\UART_230400:BUART:counter_load_not\/main_0           macrocell1      4268   5518  524315  RISE       1
\UART_230400:BUART:counter_load_not\/q                macrocell1      3350   8868  524315  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2294  11162  524315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_230400:BUART:sRX:RxBitCounter\/clock
Path slack     : 525032p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -5360
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           536307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11275
-------------------------------------   ----- 
End-of-path arrival time (ps)           11275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q     macrocell20   1250   1250  525032  RISE       1
\UART_230400:BUART:rx_counter_load\/main_0  macrocell4    4363   5613  525032  RISE       1
\UART_230400:BUART:rx_counter_load\/q       macrocell4    3350   8963  525032  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/load   count7cell    2312  11275  525032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_230400:BUART:sRX:RxSts\/clock
Path slack     : 526328p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14839
-------------------------------------   ----- 
End-of-path arrival time (ps)           14839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  526328  RISE       1
\UART_230400:BUART:rx_status_4\/main_1                 macrocell5      2312   5892  526328  RISE       1
\UART_230400:BUART:rx_status_4\/q                      macrocell5      3350   9242  526328  RISE       1
\UART_230400:BUART:sRX:RxSts\/status_4                 statusicell2    5597  14839  526328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_230400:BUART:sTX:TxSts\/clock
Path slack     : 526838p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14329
-------------------------------------   ----- 
End-of-path arrival time (ps)           14329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  526838  RISE       1
\UART_230400:BUART:tx_status_0\/main_3                 macrocell2      5069   8649  526838  RISE       1
\UART_230400:BUART:tx_status_0\/q                      macrocell2      3350  11999  526838  RISE       1
\UART_230400:BUART:sTX:TxSts\/status_0                 statusicell1    2330  14329  526838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxSts\/clock                        statusicell1        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 529573p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6084
-------------------------------------   ---- 
End-of-path arrival time (ps)           6084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q                macrocell16     1250   1250  524315  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4834   6084  529573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_230400:BUART:tx_state_0\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 529586p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8570
-------------------------------------   ---- 
End-of-path arrival time (ps)           8570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  526838  RISE       1
\UART_230400:BUART:tx_state_0\/main_3                  macrocell17     4990   8570  529586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 529653p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6004
-------------------------------------   ---- 
End-of-path arrival time (ps)           6004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q         macrocell20     1250   1250  525032  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4754   6004  529653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 530319p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5338
-------------------------------------   ---- 
End-of-path arrival time (ps)           5338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  525195  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   5148   5338  530319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 530409p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5247
-------------------------------------   ---- 
End-of-path arrival time (ps)           5247
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q          macrocell25     1250   1250  530409  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3997   5247  530409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_230400:BUART:sTX:TxShifter:u0\/clock
Path slack     : 531219p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q                macrocell17     1250   1250  525400  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3188   4438  531219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 531341p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -6010
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           535657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4316
-------------------------------------   ---- 
End-of-path arrival time (ps)           4316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q                macrocell21     1250   1250  526337  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3066   4316  531341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_230400:BUART:txn\/main_3
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 531472p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:TxShifter:u0\/clock                 datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  531472  RISE       1
\UART_230400:BUART:txn\/main_3                macrocell15     2314   6684  531472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 531603p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  525032  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_0  macrocell22   5304   6554  531603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 531603p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q        macrocell20   1250   1250  525032  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_0  macrocell26   5304   6554  531603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell26         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_0
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 531603p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  525032  RISE       1
\UART_230400:BUART:rx_status_3\/main_0   macrocell29   5304   6554  531603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 532072p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6085
-------------------------------------   ---- 
End-of-path arrival time (ps)           6085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  532072  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_1   macrocell25   4145   6085  532072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell25         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 532080p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  532080  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_0   macrocell25   4136   6076  532080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell25         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 532543p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  525032  RISE       1
\UART_230400:BUART:rx_state_0\/main_0    macrocell21   4363   5613  532543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 532543p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  525032  RISE       1
\UART_230400:BUART:rx_state_3\/main_0    macrocell23   4363   5613  532543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_0
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 532543p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_ctrl_mark_last\/clock_0              macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_ctrl_mark_last\/q  macrocell20   1250   1250  525032  RISE       1
\UART_230400:BUART:rx_state_2\/main_0    macrocell24   4363   5613  532543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_230400:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_230400:BUART:rx_bitclk_enable\/clock_0
Path slack     : 532559p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5598
-------------------------------------   ---- 
End-of-path arrival time (ps)           5598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  532559  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/main_2   macrocell25   3658   5598  532559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell25         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:txn\/main_1
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 532639p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q  macrocell16   1250   1250  524315  RISE       1
\UART_230400:BUART:txn\/main_1    macrocell15   4268   5518  532639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_1\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 532844p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  525195  RISE       1
\UART_230400:BUART:tx_state_1\/main_2               macrocell16     5123   5313  532844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_2\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 532844p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  525195  RISE       1
\UART_230400:BUART:tx_state_2\/main_2               macrocell18     5123   5313  532844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 532891p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  530409  RISE       1
\UART_230400:BUART:rx_state_0\/main_2   macrocell21   4015   5265  532891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 532891p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  530409  RISE       1
\UART_230400:BUART:rx_state_3\/main_2   macrocell23   4015   5265  532891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 532891p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5265
-------------------------------------   ---- 
End-of-path arrival time (ps)           5265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  530409  RISE       1
\UART_230400:BUART:rx_state_2\/main_2   macrocell24   4015   5265  532891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 532900p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q   macrocell25   1250   1250  530409  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_2  macrocell22   4006   5256  532900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_bitclk_enable\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_2
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 532900p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_bitclk_enable\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_bitclk_enable\/q  macrocell25   1250   1250  530409  RISE       1
\UART_230400:BUART:rx_status_3\/main_2  macrocell29   4006   5256  532900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 533323p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell16   1250   1250  524315  RISE       1
\UART_230400:BUART:tx_state_0\/main_0  macrocell17   3584   4834  533323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 533323p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q      macrocell16   1250   1250  524315  RISE       1
\UART_230400:BUART:tx_bitclk\/main_0  macrocell19   3584   4834  533323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533326p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell16   1250   1250  524315  RISE       1
\UART_230400:BUART:tx_state_1\/main_0  macrocell16   3581   4831  533326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_1\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_0
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 533326p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_1\/q       macrocell16   1250   1250  524315  RISE       1
\UART_230400:BUART:tx_state_2\/main_0  macrocell18   3581   4831  533326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_0\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533394p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533394  RISE       1
\UART_230400:BUART:rx_state_0\/main_6         macrocell21   2822   4762  533394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_3\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533394p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533394  RISE       1
\UART_230400:BUART:rx_state_3\/main_5         macrocell23   2822   4762  533394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_state_2\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533394p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533394  RISE       1
\UART_230400:BUART:rx_state_2\/main_5         macrocell24   2822   4762  533394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_0\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533403p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  533403  RISE       1
\UART_230400:BUART:rx_state_0\/main_7         macrocell21   2814   4754  533403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_3\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533403p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  533403  RISE       1
\UART_230400:BUART:rx_state_3\/main_6         macrocell23   2814   4754  533403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_state_2\/main_6
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533403p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4754
-------------------------------------   ---- 
End-of-path arrival time (ps)           4754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  533403  RISE       1
\UART_230400:BUART:rx_state_2\/main_6         macrocell24   2814   4754  533403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_230400:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533431p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  533403  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_6       macrocell22   2786   4726  533431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_230400:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533434p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  533394  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_5       macrocell22   2782   4722  533434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_230400:BUART:rx_state_0\/main_5
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533519p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                             macrocell27   1250   1250  533519  RISE       1
\UART_230400:BUART:rx_state_0\/main_5  macrocell21   3388   4638  533519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533519p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q       macrocell27   1250   1250  533519  RISE       1
MODIN1_1/main_2  macrocell27   3388   4638  533519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 533553p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3470
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538197

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4643
-------------------------------------   ---- 
End-of-path arrival time (ps)           4643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
MODIN1_1/q                                     macrocell27     1250   1250  533519  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   3393   4643  533553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533555p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  532080  RISE       1
MODIN1_1/main_0                               macrocell27   2662   4602  533555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 533555p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  532080  RISE       1
MODIN1_0/main_0                               macrocell28   2662   4602  533555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 533566p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  532072  RISE       1
MODIN1_1/main_1                               macrocell27   2651   4591  533566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 533566p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4591
-------------------------------------   ---- 
End-of-path arrival time (ps)           4591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  532072  RISE       1
MODIN1_0/main_1                               macrocell28   2651   4591  533566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_0\/main_8
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533592p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533592  RISE       1
\UART_230400:BUART:rx_state_0\/main_8         macrocell21   2625   4565  533592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_3\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533592p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533592  RISE       1
\UART_230400:BUART:rx_state_3\/main_7         macrocell23   2625   4565  533592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_state_2\/main_7
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533592p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533592  RISE       1
\UART_230400:BUART:rx_state_2\/main_7         macrocell24   2625   4565  533592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_230400:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533601p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  533592  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_7       macrocell22   2616   4556  533601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:txn\/main_6
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533635p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4522
-------------------------------------   ---- 
End-of-path arrival time (ps)           4522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q  macrocell19   1250   1250  533635  RISE       1
\UART_230400:BUART:txn\/main_6   macrocell15   3272   4522  533635  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 533643p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell19   1250   1250  533635  RISE       1
\UART_230400:BUART:tx_state_0\/main_5  macrocell17   3264   4514  533643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533660p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell19   1250   1250  533635  RISE       1
\UART_230400:BUART:tx_state_1\/main_5  macrocell16   3247   4497  533660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_bitclk\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_5
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 533660p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_bitclk\/q        macrocell19   1250   1250  533635  RISE       1
\UART_230400:BUART:tx_state_2\/main_5  macrocell18   3247   4497  533660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 533724p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell17   1250   1250  525400  RISE       1
\UART_230400:BUART:tx_state_0\/main_1  macrocell17   3183   4433  533724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 533724p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q      macrocell17   1250   1250  525400  RISE       1
\UART_230400:BUART:tx_bitclk\/main_1  macrocell19   3183   4433  533724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:txn\/main_2
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533725p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4432
-------------------------------------   ---- 
End-of-path arrival time (ps)           4432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q  macrocell17   1250   1250  525400  RISE       1
\UART_230400:BUART:txn\/main_2    macrocell15   3182   4432  533725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533729p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell17   1250   1250  525400  RISE       1
\UART_230400:BUART:tx_state_1\/main_1  macrocell16   3177   4427  533729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_0\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_1
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 533729p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_0\/q       macrocell17   1250   1250  525400  RISE       1
\UART_230400:BUART:tx_state_2\/main_1  macrocell18   3177   4427  533729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_230400:BUART:rx_status_3\/main_5
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533791p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
MODIN1_1/q                              macrocell27   1250   1250  533519  RISE       1
\UART_230400:BUART:rx_status_3\/main_5  macrocell29   3116   4366  533791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_1\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 533821p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell18   1250   1250  525497  RISE       1
\UART_230400:BUART:tx_state_1\/main_3  macrocell16   3086   4336  533821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_2\/main_3
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 533821p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4336
-------------------------------------   ---- 
End-of-path arrival time (ps)           4336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell18   1250   1250  525497  RISE       1
\UART_230400:BUART:tx_state_2\/main_3  macrocell18   3086   4336  533821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:txn\/main_4
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 533822p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q  macrocell18   1250   1250  525497  RISE       1
\UART_230400:BUART:txn\/main_4    macrocell15   3085   4335  533822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 533849p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell21   1250   1250  526337  RISE       1
\UART_230400:BUART:rx_state_0\/main_1  macrocell21   3058   4308  533849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 533849p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell21   1250   1250  526337  RISE       1
\UART_230400:BUART:rx_state_3\/main_1  macrocell23   3058   4308  533849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 533849p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q       macrocell21   1250   1250  526337  RISE       1
\UART_230400:BUART:rx_state_2\/main_1  macrocell24   3058   4308  533849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 533972p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q         macrocell21   1250   1250  526337  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_1  macrocell22   2935   4185  533972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 533972p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q               macrocell21   1250   1250  526337  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_1  macrocell26   2935   4185  533972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell26         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_0\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_1
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 533972p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4185
-------------------------------------   ---- 
End-of-path arrival time (ps)           4185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_0\/q        macrocell21   1250   1250  526337  RISE       1
\UART_230400:BUART:rx_status_3\/main_1  macrocell29   2935   4185  533972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_state_0\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 533978p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q       macrocell18   1250   1250  525497  RISE       1
\UART_230400:BUART:tx_state_0\/main_4  macrocell17   2928   4178  533978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:tx_state_2\/q
Path End       : \UART_230400:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 533978p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:tx_state_2\/q      macrocell18   1250   1250  525497  RISE       1
\UART_230400:BUART:tx_bitclk\/main_3  macrocell19   2928   4178  533978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 534098p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q         macrocell24   1250   1250  526604  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_4  macrocell22   2809   4059  534098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 534098p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q               macrocell24   1250   1250  526604  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_3  macrocell26   2809   4059  534098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell26         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_4
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 534098p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q        macrocell24   1250   1250  526604  RISE       1
\UART_230400:BUART:rx_status_3\/main_4  macrocell29   2809   4059  534098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_state_0\/main_2
Capture Clock  : \UART_230400:BUART:tx_state_0\/clock_0
Path slack     : 534105p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  525195  RISE       1
\UART_230400:BUART:tx_state_0\/main_2               macrocell17     3862   4052  534105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_0\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_230400:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_230400:BUART:tx_bitclk\/clock_0
Path slack     : 534105p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  525195  RISE       1
\UART_230400:BUART:tx_bitclk\/main_2                macrocell19     3862   4052  534105  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_bitclk\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 534116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell24   1250   1250  526604  RISE       1
\UART_230400:BUART:rx_state_0\/main_4  macrocell21   2791   4041  534116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 534116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell24   1250   1250  526604  RISE       1
\UART_230400:BUART:rx_state_3\/main_4  macrocell23   2791   4041  534116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_2\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_4
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 534116p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4041
-------------------------------------   ---- 
End-of-path arrival time (ps)           4041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_2\/q       macrocell24   1250   1250  526604  RISE       1
\UART_230400:BUART:rx_state_2\/main_4  macrocell24   2791   4041  534116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_0\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_0\/clock_0
Path slack     : 534117p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell23   1250   1250  526605  RISE       1
\UART_230400:BUART:rx_state_0\/main_3  macrocell21   2790   4040  534117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_0\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_3\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_3\/clock_0
Path slack     : 534117p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell23   1250   1250  526605  RISE       1
\UART_230400:BUART:rx_state_3\/main_3  macrocell23   2790   4040  534117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_2\/main_3
Capture Clock  : \UART_230400:BUART:rx_state_2\/clock_0
Path slack     : 534117p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q       macrocell23   1250   1250  526605  RISE       1
\UART_230400:BUART:rx_state_2\/main_3  macrocell24   2790   4040  534117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_2\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_230400:BUART:rx_load_fifo\/clock_0
Path slack     : 534121p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q         macrocell23   1250   1250  526605  RISE       1
\UART_230400:BUART:rx_load_fifo\/main_3  macrocell22   2785   4035  534121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_230400:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 534121p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                       model name   delay     AT   slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q               macrocell23   1250   1250  526605  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/main_2  macrocell26   2785   4035  534121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_stop1_reg\/clock_0             macrocell26         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_state_3\/q
Path End       : \UART_230400:BUART:rx_status_3\/main_3
Capture Clock  : \UART_230400:BUART:rx_status_3\/clock_0
Path slack     : 534121p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_state_3\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_state_3\/q        macrocell23   1250   1250  526605  RISE       1
\UART_230400:BUART:rx_status_3\/main_3  macrocell29   2785   4035  534121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_load_fifo\/q
Path End       : \UART_230400:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_230400:BUART:sRX:RxShifter:u0\/clock
Path slack     : 534512p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3130
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_load_fifo\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_load_fifo\/q            macrocell22     1250   1250  528191  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   2774   4024  534512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxShifter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:txn\/q
Path End       : \UART_230400:BUART:txn\/main_0
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 534607p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\UART_230400:BUART:txn\/q       macrocell15   1250   1250  534607  RISE       1
\UART_230400:BUART:txn\/main_0  macrocell15   2300   3550  534607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 534612p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1

Data path
pin name         model name   delay     AT   slack  edge  Fanout
---------------  -----------  -----  -----  ------  ----  ------
MODIN1_0/q       macrocell28   1250   1250  534612  RISE       1
MODIN1_0/main_2  macrocell28   2295   3545  534612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:tx_state_1\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_1\/clock_0
Path slack     : 535172p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2985
-------------------------------------   ---- 
End-of-path arrival time (ps)           2985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  535172  RISE       1
\UART_230400:BUART:tx_state_1\/main_4               macrocell16     2795   2985  535172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_1\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:tx_state_2\/main_4
Capture Clock  : \UART_230400:BUART:tx_state_2\/clock_0
Path slack     : 535172p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2985
-------------------------------------   ---- 
End-of-path arrival time (ps)           2985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  535172  RISE       1
\UART_230400:BUART:tx_state_2\/main_4               macrocell18     2795   2985  535172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:tx_state_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_230400:BUART:txn\/main_5
Capture Clock  : \UART_230400:BUART:txn\/clock_0
Path slack     : 535178p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                              -3510
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           538157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2979
-------------------------------------   ---- 
End-of-path arrival time (ps)           2979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT   slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  ------  ----  ------
\UART_230400:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  535172  RISE       1
\UART_230400:BUART:txn\/main_5                      macrocell15     2789   2979  535178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:txn\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_230400:BUART:rx_status_3\/q
Path End       : \UART_230400:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_230400:BUART:sRX:RxSts\/clock
Path slack     : 537592p

Capture Clock Arrival Time                                                    0
+ Clock path delay                                                            0
+ Cycle adjust (UART_230400_IntClock:R#1 vs. UART_230400_IntClock:R#2)   541667
- Setup time                                                               -500
----------------------------------------------------------------------   ------ 
End-of-path required time (ps)                                           541167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:rx_status_3\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\UART_230400:BUART:rx_status_3\/q       macrocell29    1250   1250  537592  RISE       1
\UART_230400:BUART:sRX:RxSts\/status_3  statusicell2   2324   3574  537592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_230400:BUART:sRX:RxSts\/clock                        statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

