                                                                                                                                       Low Power Audio Codec
Data Sheet                                                                                                                                         SSM2603
FEATURES                                                                                                                GENERAL DESCRIPTION
Stereo, 24-bit analog-to-digital and digital-to-analog converters                                                       The SSM2603 is a low power, high quality stereo audio codec
DAC SNR: 100 dB (A-weighted), THD: −80 dB at 48 kHz, 3.3 V                                                              for portable digital audio applications with one set of stereo
ADC SNR: 90 dB (A-weighted), THD: −80 dB at 48 kHz, 3.3 V                                                               programmable gain amplifier (PGA) line inputs and one
Highly efficient headphone amplifier                                                                                    monaural microphone input. It features two 24-bit analog-to-
Stereo line input and monaural microphone input                                                                         digital converter (ADC) channels and two 24-bit digital-to-
Low power                                                                                                               analog (DAC) converter channels.
  7 mW stereo playback (1.8 V/1.5 V supplies)
                                                                                                                        The SSM2603 can operate as a master or a slave. It supports
  14 mW record and playback (1.8 V/1.5 V supplies)
                                                                                                                        various master clock frequencies, including 12 MHz or 24 MHz
Low supply voltages
                                                                                                                        for USB devices; standard 256 fS or 384 fS based rates, such as
  Analog: 1.8 V to 3.6 V
                                                                                                                        12.288 MHz and 24.576 MHz; and many common audio sampling
  Digital core: 1.5 V to 3.6 V
                                                                                                                        rates, such as 96 kHz, 88.2 kHz, 48 kHz, 44.1 kHz, 32 kHz, 24
  Digital I/O: 1.8 V to 3.6 V
                                                                                                                        kHz, 22.05 kHz, 16 kHz, 12 kHz, 11.025 kHz, and 8 kHz.
256/384 oversampling rate in normal mode; 250/272 over-
  sampling rate in USB mode                                                                                             The SSM2603 can operate at power supplies as low as 1.8 V for
Audio sampling rates: 8 kHz, 11.025 kHz, 12 kHz, 16 kHz,                                                                the analog circuitry and as low as 1.5 V for the digital circuitry.
  22.05 kHz, 24 kHz, 32 kHz, 44.1 kHz, 48 kHz, 88.2 kHz,                                                                The maximum voltage supply is 3.6 V for all supplies.
  and 96 kHz                                                                                                            The SSM2603 software-programmable stereo output options
28-lead, 5 mm × 5 mm LFCSP package                                                                                      provide the user with many application possibilities. Its volume
APPLICATIONS                                                                                                            control functions provide a large range of gain control of the
                                                                                                                        audio signal.
Mobile phones
MP3 players                                                                                                             The SSM2603 is specified over the industrial temperature range
Portable gaming                                                                                                         of −40°C to +85°C. It is available in a 28-lead, 5 mm × 5 mm
Portable electronics                                                                                                    lead frame chip scale package (LFCSP).
Educational toys
                                                                               FUNCTIONAL BLOCK DIAGRAM
                                                           AVDD      VMID AGND                     DBVDD DGND DCVDD                        HPVDD PGND
                             MICBIAS                                                                                                                    SSM2603
                                                                                           BYPASS
                                            –34.5dB TO +33dB,                                               –6dB TO –15dB/MUTE –3dB STEP                –73dB TO +6dB,
                                               1.5dB STEP                                 SIDETONE                                                      1dB STEP
                                                                                                                                                                         RHPOUT
                              RLINEIN
                                                                       MUX                   ADC                                 DAC
                                                                                                                                                                         ROUT
                                                                                                               DIGITAL
                                 MICIN                                                                       PROCESSOR
                                            0dB/20dB BOOST                                                                                                               LOUT
                                                                       MUX                   ADC                                 DAC
                              LLINEIN
                                                                                                                                                                         LHPOUT
                                            –34.5dB TO +33dB,
                                               1.5dB STEP                                                   –6dB TO –15dB/MUTE –3dB STEP                –73dB TO +6dB,
                                                                                          SIDETONE                                                      1dB STEP
                                                                                           BYPASS
                                                      CLK                                          DIGITAL AUDIO INTERFACE                   CONTROL INTERFACE
                                                                                                                                                                                  07241-001
                                           MCLK/ XTO CLKOUT                               PBDAT RECDAT BCLK PBLRC RECLRC MUTE CSB                         SDIN SCLK
                                            XTI
                                                                                                            Figure 1.
Rev. D                                                                     Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No               One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.                     Tel: 781.329.4700 ©2008–2018 Analog Devices, Inc. All rights reserved.
Trademarks and registered trademarks are the property of their respective owners.                                       Technical Support                                  www.analog.com


SSM2603                                                                                                                                                                                    Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1               Digital Audio Interface .............................................................. 15
Applications ....................................................................................... 1                  Software Control Interface ........................................................ 17
General Description ......................................................................... 1                         Control Register Sequencing .................................................... 17
Functional Block Diagram .............................................................. 1                            Typical Application Circuits ......................................................... 18
Revision History ............................................................................... 2                   Register Map ................................................................................... 19
Specifications..................................................................................... 3                Register Map Details ...................................................................... 20
  Digital Filter Characteristics ....................................................... 4                              Left-Channel ADC Input Volume, Address 0x00 .................. 20
  Timing Characteristics ................................................................ 5                             Right-Channel ADC Input Volume, Address 0x01 ............... 21
Absolute Maximum Ratings ............................................................ 7                                 Left-Channel DAC Volume, Address 0x02 ............................. 21
  Thermal Resistance ...................................................................... 7                           Right-Channel DAC Volume, Address 0x03 .......................... 22
  ESD Caution .................................................................................. 7                      Analog Audio Path, Address 0x04 ........................................... 22
Pin Configuration and Function Descriptions ............................. 8                                             Digital Audio Path, Address 0x05 ............................................ 22
Typical Performance Characteristics ............................................. 9                                     Power Management, Address 0x06 .......................................... 23
  Converter Filter Response ........................................................... 9                               Digital Audio I/F, Address 0x07 ............................................... 24
  Digital De-Emphasis .................................................................. 10                             Sampling Rate, Address 0x08.................................................... 24
Theory of Operation ...................................................................... 11                           Active, Address 0x09 .................................................................. 27
  Digital Core Clock ...................................................................... 11                          Software Reset, Address 0x0F ................................................... 27
  ADC and DAC ............................................................................ 11                           ALC Control 1, Address 0x10 ................................................... 28
  ADC High-Pass and DAC De-Emphasis Filters .................... 11                                                     ALC Control 2, Address 0x11 ................................................... 28
  Hardware Mute Pin .................................................................... 11                             Noise Gate, Address 0x12 .......................................................... 29
  Automatic Level Control (ALC) ............................................... 12                                   Outline Dimensions ....................................................................... 30
  Analog Interface ......................................................................... 13                         Ordering Guide .......................................................................... 30
REVISION HISTORY
7/2018—Rev. C to Rev. D                                                                                              8/2009—Rev. 0 to Rev. A
Change to Features Section ............................................................. 1                           Changes to General Description Section and Figure 1 ................1
Changes to Figure 6 .......................................................................... 8                     Changes to Specifications Section, Table 1 ....................................3
Updated Outline Dimensions ....................................................... 30                                Changes to Master Clock Tolerance, Frequency Range
Changes to Ordering Guide .......................................................... 30                              Parameter, Table 2 .............................................................................4
                                                                                                                     Added Endnote 1, Table 2 ................................................................4
6/2013—Rev. B to Rev. C                                                                                              Changes to Table 6.............................................................................6
Changes to Table 8 ............................................................................ 7                    Changes to Figure 6 and Table 9......................................................8
                                                                                                                     Changes to Digital Core Clock Section ....................................... 11
4/2012—Rev. A to Rev. B                                                                                              Changes to Digital Audio Data Sampling Rate Section ............ 15
Changes to Figure 1 .......................................................................... 1                     Changes to Figure 31...................................................................... 18
Changes to Stereo Line and Monaural Microphone Inputs                                                                Added Control Register Sequencing Section.............................. 17
Section and Figure 20 ..................................................................... 13                       Change to Table 10 ......................................................................... 19
Changes to Table 10 ........................................................................ 19                      Changes to Table 15, Table 16, Table 17, and Table 18 .............. 22
Changes to Table 19 and Table 20 ................................................ 23                                 Changes to Table 37 ....................................................................... 29
Updated Outline Dimensions ....................................................... 31                                Added Exposed Pad Notation to Outline Dimensions ............. 31
Changes to Ordering Guide .......................................................... 31
                                                                                                                     2/2008—Revision 0: Initial Version
                                                                                                    Rev. D | Page 2 of 31


Data Sheet                                                                                                                 SSM2603
SPECIFICATIONS
TA = 25°C, AVDD = DVDD = 3.3 V, HPVDD = 3.3 V, 1 kHz signal, fS = 48 kHz, PGA gain = 0 dB, 24-bit audio data, unless otherwise noted.
Table 1.
Parameter                                       Min      Typ                  Max    Unit        Conditions
RECOMMENDED OPERATING CONDITIONS
   Analog Voltage Supply (AVDD)                 1.8      3.3                  3.6    V
   Digital Core Power Supply                    1.5      3.3                  3.6    V
   Digital I/O Supply                           1.8      3.3                  3.6
   Ground (AGND, PGND, DGND)                             0                           V
POWER CONSUMPTION
   Power-Up
      Stereo Record (1.5 V and 1.8 V)                    7                           mW
      Stereo Record (3.3 V)                              22                          mW
      Stereo Playback (1.5 V and 1.8 V)                  7                           mW
      Stereo Playback (3.3 V)                            22                          mW
   Power-Down                                                                 40     μW
LINE INPUT
   Input Signal Level (0 dB)                             1 × AVDD/3.3                V rms
   Input Impedance                                       200                         kΩ          PGA gain = 0 dB
                                                         10                          kΩ          PGA gain = +33 dB
                                                         480                         kΩ          PGA gain = −34.5 dB
   Input Capacitance                                     10                          pF
   Signal-to-Noise Ratio (A-Weighted)           70       90                          dB          PGA gain = 0 dB, AVDD = 3.3 V
                                                         84                          dB          PGA gain = 0 dB, AVDD = 1.8 V
   THD + N                                               −80                         dB          −1 dBFS input, AVDD = 3.3 V
                                                         −75                         dB          −1 dBFS input, AVDD = 1.8 V
   Channel Separation                                    80                          dB
   Programmable Gain                            −34.5    0                    +33    dB
   Gain Step                                             1.5                         dB
   Mute Attenuation                                      −80                         dB
MICROPHONE INPUT
   Input Signal Level                                    1 × AVDD/3.3                V rms
   Signal-to-Noise Ratio (A-Weighted)                    85                          dB          Microphone gain = 0 dB (REXT = 40 kΩ)
   Total Harmonic Distortion                             −70                         dB          −1 dBFS input, 0 dB gain
   Power Supply Rejection Ratio                          50                          dB
   Mute Attenuation                                      80                          dB
   Input Resistance                                      10                          kΩ
   Input Capacitance                                     10                          pF
MICROPHONE BIAS
   Bias Voltage                                          0.75 × AVDD                 V
   Bias Current Source                                                        3      mA
  Noise in the Signal Bandwidth                          40                          nV/√Hz      20 Hz to 20 kHz
LINE OUTPUT1
   Full-Scale Output                                     1 × AVDD/3.3                V rms
   Signal-to-Noise Ratio (A-Weighted)           85       100                         dB          AVDD = 3.3 V
                                                         94                                      AVDD = 1.8 V
   THD + N                                               −80                  −70    dB          AVDD = 3.3 V
                                                         −75                                     AVDD = 1.8 V
   Power Supply Rejection Ratio                          50                          dB
   Channel Separation                                    80                          dB
                                                        Rev. D | Page 3 of 31


SSM2603                                                                                                                     Data Sheet
Parameter                                                        Min        Typ                 Max    Unit  Conditions
HEADPHONE OUTPUT
   Full-Scale Output Voltage                                                1 × AVDD/3.3               V rms
   Maximum Output Power                                                     30                         mW    RL = 32 Ω
                                                                            60                         mW    RL = 16 Ω
   Signal-to-Noise Ratio (A-Weighted)                            85         96                         dB    AVDD = 3.3 V
                                                                            90                         dB    AVDD = 1.8 V
   THD + N                                                                  −65                        dB    POUT = 10 mW
                                                                            −60                        dB    POUT = 20 mW
   Power Supply Rejection Ratio                                             50                         dB
   Mute Attenuation                                                         80                         dB
LINE INPUT TO LINE OUTPUT
   Full-Scale Output Voltage                                                1 × AVDD/3.3               V rms
   Signal-to-Noise Ratio (A-Weighted)                                       92                         dB    AVDD = 3.3 V
                                                                            86                         dB    AVDD = 1.8 V
   THD + N                                                                  −80                        dB    AVDD = 3.3 V
                                                                            −80                        dB    AVDD = 1.8 V
   Power Supply Rejection                                                   50                         dB
MICROPHONE INPUT TO HEADPHONE OUTPUT
   Full-Scale Output Voltage                                                1 × AVDD/3.3               V rms
   Signal-to-Noise Ratio (A-Weighted)                                       94                         dB    AVDD = 3.3 V
                                                                            88                         dB    AVDD = 1.8 V
   Power Supply Rejection Ratio                                             50                         dB
   Programmable Attenuation                                      6                              15     dB
   Gain Step                                                                3                          dB
   Mute Attenuation                                                         80                         dB
1
  The line output is tested by sending a −1 dBFS input from the DAC to the line output.
DIGITAL FILTER CHARACTERISTICS
Table 2.
Parameter                                                  Min            Typ                 Max       Unit   Conditions
ADC FILTER
   Pass Band                                               0                                  0.445 fS  Hz     ±0.04 dB
                                                                          0.5 fS                        Hz     −6 dB
   Pass-Band Ripple                                                                           ±0.04     dB
   Stop Band                                               0.555 fS                                     Hz
   Stop-Band Attenuation                                   −61                                          dB     f > 0.567 fS
   High-Pass Filter Corner Frequency                                      3.7                           Hz     −3 dB
                                                                          10.4                          Hz     −0.5 dB
                                                                          21.6                          Hz     −0.1 dB
DAC FILTER
   Pass Band                                               0                                  0.445 fS  Hz     ±0.04 dB
                                                                          0.5 fS                        Hz     −6 dB
   Pass-Band Ripple                                                                           ±0.04     dB
   Stop Band                                               0.555 fS                                     Hz
   Stop-Band Attenuation                                   −61                                          dB     f > 0.565 fS
MASTER CLOCK TOLERANCE1
   Frequency Range                                         8.0                                18.5      MHz
   Jitter Tolerance                                                       50                            ps
1
  CLKDIV2 bit (Register R8, Bit D6) is set to 0.
                                                                          Rev. D | Page 4 of 31


Data Sheet                                                                                                                                SSM2603
TIMING CHARACTERISTICS
Table 3. I2C® Timing
                                         Limit
Parameter                     tMIN          tMAX                  Unit                           Description
tSCS                          600                                 ns                             Start condition setup time
tSCH                          600                                 ns                             Start condition hold time
tPH                           600                                 ns                             SCLK pulse width high
tPL                           1.3                                 µs                             SCLK pulse width low
fSCLK                         0                526                kHz                            SCLK frequency
tDS                           100                                 ns                             Data setup time
tDH                                            900                ns                             Data hold time
tRT                                            300                ns                             SDIN and SCLK rise time
tFT                                            300                ns                             SDIN and SCLK fall time
tHCS                          600                                 ns                             Stop condition setup time
                                                                       tSCH                               tHCS
                                             SDIN
                                                                              tDS                         tSCS
                                                                   tPL                     tPH
                                                                                                                           07241-036
                                             SCLK
                                                                 tRT                   tDH          tFT
                                                                       Figure 2. I2C Timing
Table 4. Digital Audio Interface Slave Mode Timing
                                     Limit
Parameter              tMIN             tMAX              Unit                        Description
tDS                    10                                 ns                          PBDAT setup time from BCLK rising edge
tDH                    10                                 ns                          PBDAT hold time from BCLK rising edge
tLRSU                  10                                 ns                          RECLRC/PBLRC setup time to BCLK rising edge
tLRH                   10                                 ns                          RECLRC/PBLRC hold time to BCLK rising edge
tDD                                     30                ns                          RECDAT propagation delay from BCLK falling edge (external
                                                                                      load of 70 pF)
tBCH                   25                                 ns                          BCLK pulse width high
tBCL                   25                                 ns                          BCLK pulse width low
tBCY                   50                                 ns                          BCLK cycle time
                                                                 tBCH         tBCL
                                                 BCLK
                                                                  tBCY
                                                PBLRC/
                                               RECLRC
                                                                              tDS tLRH           tLRSU
                                                PBDAT
                                                                                                    tDH
                                                                                                                   07241-025
                                                                                     tDD
                                               RECDAT
                                                    Figure 3. Digital Audio Interface Slave Mode Timing
                                                                       Rev. D | Page 5 of 31


SSM2603                                                                                                                                               Data Sheet
Table 5. Digital Audio Interface Master Mode Timing
                                                 Limit
Parameter                           tMIN            tMAX                Unit                     Description
tDST                                30                                  ns                       PBDAT setup time to BCLK rising edge
tDHT                                10                                  ns                       PBDAT hold time to BCLK rising edge
tDL                                                  10                 ns                       RECLRC/PBLRC propagation delay from BCLK falling edge
tDDA                                                 10                 ns                       RECDAT propagation delay from BCLK falling edge
tBCLKR                              10                                  ns                       BCLK rising time (10 pF load)
tBCLKF                              10                                  ns                       BCLK falling time (10 pF load)
tBCLKDS                             45:55:00         55:45:00                                    BCLK duty cycle (normal and USB mode)
                                                                BCLK
                                                                                                               tDL
                                                             PBLRC/
                                                            RECLRC
                                                                                         tDST      tDHT
                                                                PBDAT
                                                                                                                              07241-026
                                                                                                                tDDA
                                                            RECDAT
                                                                 Figure 4. Digital Audio Interface Master Mode Timing
Table 6. Master Clock Timing1
                                      Limit
Parameter                  tMIN          tMAX              Unit         Description
tXTIY                      54                              ns           MCLK/XTI clock cycle time
tMCLKDS                    40:60           60:40                        MCLK/XTI duty cycle
tXTIH                      18                              ns           MCLK/XTI clock pulse width high
tXTIL                      18                              ns           MCLK/XTI clock pulse width low
tCOP                                        20             ns           CLKOUT propagation delay from MCLK/XTI falling edge
tCOPDIV2                                    20             ns           CLKODIV2 propagation delay from MCLK/XTI falling edge
1
    CLKDIV2 bit (Register R8, Bit D6) is set to 0.
                                                                               tXTIH                                   tCOP
                                                      MCLK/XTI
                                                                                                tXTIL
                                                                                       tXTIY
                                                          CLKOUT
                                                                                                                                          07241-035
                                                      CLKODIV2
                                                                                                    tCOPDIV2
                                                                        Figure 5. System (MCLK) Clock Timing
                                                                                 Rev. D | Page 6 of 31


Data Sheet                                                                                                                           SSM2603
ABSOLUTE MAXIMUM RATINGS
At 25°C, unless otherwise noted.                                                THERMAL RESISTANCE
Table 7.                                                                        θJA is specified for the worst-case conditions, that is, a device
Parameter                                      Rating                           soldered in a circuit board for surface-mount packages.
Supply Voltage                                 5V                               Table 8. Thermal Resistance
Input Voltage                                  VDD                              Package Type                     θJA    θJC-TOP    θJC-BOTTOM   Unit
Common-Mode Input Voltage                      VDD                              28-Lead, 5 mm × 5 mm LFCSP       52.7   31.4       1.52         °C/W
Storage Temperature Range                      −65°C to +150°C
Operating Temperature Range                    −40°C to +85°C
Junction Temperature Range                     −65°C to +165°C                  ESD CAUTION
Lead Temperature (Soldering, 60 sec)           300°C
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
                                                               Rev. D | Page 7 of 31


SSM2603                                                                                                                                                   Data Sheet
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
                                                                                                            23 RLINEIN
                                                                       27 SDIN
                                                             28 SCLK
                                                                       26 CSB
                                                                       25 MUTE
                                                                       24 LLINEIN                           22 MICIN
                                            MCLK/XTI 1                                                                              21 MICBIAS
                                                XTO 2                                                                               20 VMID
                                              DCVDD 3                                                                               19 AGND
                                                                       SSM2603
                                               DGND 4                    TOP VIEW                                                   18 AVDD
                                              DBVDD 5                  (Not to Scale)                                               17 ROUT
                                             CLKOUT 6                                                                               16 LOUT
                                               BCLK 7                                                                               15 PGND
                                                             PBDAT 8
                                                             PBLRC 9     RECDAT 10   RECLRC 11
                                                                                                 HPVDD 12   LHPOUT 13   RHPOUT 14
                                                                                                                                              07241-002
                                               NOTES
                                               1. CONNECT THE EXPOSED PAD TO THE PCB
                                                  GROUND LAYER.
                                                         Figure 6. Pin Configuration
Table 9. Pin Function Descriptions
Pin No.     Mnemonic         Type                   Description
1           MCLK/XTI         Digital Input          Master Clock Input/Crystal Input.
2           XTO              Digital Output         Crystal Output.
3           DCVDD            Digital Supply         Digital Core Supply.
4           DGND             Digital Ground         Digital Ground.
5           DBVDD            Digital Supply         Digital I/O Supply.
6           CLKOUT           Digital Output         Buffered Clock Output.
7           BCLK             Digital Input/Output   Digital Audio Bit Clock.
8           PBDAT            Digital Input          DAC Digital Audio Data Input, Playback Function.
9           PBLRC            Digital Input/Output   DAC Sampling Rate Clock, Playback Function (from Left and Right Channels).
10          RECDAT           Digital Output         ADC Digital Audio Data Output, Record Function.
11          RECLRC           Digital Input/Output   ADC Sampling Rate Clock, Record Function (from Left and Right Channels).
12          HPVDD            Analog Supply          Headphone Supply.
13          LHPOUT           Analog Output          Headphone Output for Left Channel.
14          RHPOUT           Analog Output          Headphone Output for Right Channel.
15          PGND             Analog Ground          Headphone Ground.
16          LOUT             Analog Output          Line Output for Left Channel.
17          ROUT             Analog Output          Line Output for Right Channel.
18          AVDD             Analog Supply          Analog Supply.
19          AGND             Analog Ground          Analog Ground.
20          VMID             Analog Output          Midrail Voltage Decoupling Input.
21          MICBIAS          Analog Output          Microphone Bias.
22          MICIN            Analog Input           Microphone Input Signal.
23          RLINEIN          Analog Input           Line Input for Right Channel.
24          LLINEIN          Analog Input           Line Input for Left Channel.
25          MUTE             Digital Input          DAC Output Mute, Active Low
26          CSB              Digital Input          2-Wire Control Interface I2C Address Selection.
27          SDIN             Digital Input/Output   2-Wire Control Interface Data Input/Output.
28          SCLK             Digital Input          2-Wire Control Interface Clock Input.
            Exposed Pad      Thermal Exposed Pad    Connect the exposed pad to the PCB ground layer.
                                                            Rev. D | Page 8 of 31


Data Sheet                                                                                                                                                                                                                              SSM2603
TYPICAL PERFORMANCE CHARACTERISTICS
CONVERTER FILTER RESPONSE
                          0                                                                                                                                            0
                        –10                                                                                                                                          –10
                        –20                                                                                                                                          –20
                        –30                                                                                                                                          –30
      MAGNITUDE (dB)                                                                                                                               MAGNITUDE (dB)
                        –40                                                                                                                                          –40
                        –50                                                                                                                                          –50
                        –60                                                                                                                                          –60
                        –70                                                                                                                                          –70
                        –80                                                                                                                                          –80
                        –90                                                                                                                                          –90
                       –100                                                                                                                                         –100
                                                                                                               07241-003                                                                                                                                    07241-005
                               0     0.25     0.50        0.75    1.00    1.25     1.50        1.75     2.00                                                                0     0.25     0.50        0.75     1.00   1.25     1.50        1.75     2.00
                                                           FREQUENCY (fS)                                                                                                                               FREQUENCY (fS)
                                   Figure 7. ADC Digital Filter Frequency Response                                                                                              Figure 9. DAC Digital Filter Frequency Response
                        0.05                                                                                                                                         0.05
                        0.04                                                                                                                                         0.04
                        0.03                                                                                                                                         0.03
                        0.02                                                                                                                                         0.02
  MAGNITUDE (dB)                                                                                                                               MAGNITUDE (dB)
                        0.01                                                                                                                                         0.01
                          0                                                                                                                                            0
                       −0.01                                                                                                                                        −0.01
                       −0.02                                                                                                                                        −0.02
                       −0.03                                                                                                                                        −0.03
                       −0.04                                                                                                                                        −0.04
                       −0.05                                                                                                                                        −0.05
                                                                                                                   07241-004                                                                                                                                07241-006
                               0    0.05    0.10   0.15    0.20   0.25   0.30    0.35   0.40     0.45   0.50                                                                0    0.05    0.10   0.15     0.20   0.25   0.30   0.35   0.40     0.45   0.50
                                                           FREQUENCY (fS)                                                                                                                               FREQUENCY (fS)
                                            Figure 8. ADC Digital Filter Ripple                                                                                                          Figure 10. DAC Digital Filter Ripple
                                                                                                                           Rev. D | Page 9 of 31


SSM2603                                                                                                                                                                                         Data Sheet
DIGITAL DE-EMPHASIS
                           0                                                                                                               0.4
                          −1
                                                                                                                                           0.3
                          −2
                                                                                                                                           0.2
                          −3
   MAGNITUDE (dB)                                                                                                        MAGNITUDE (dB)
                                                                                                                                           0.1
                          −4
                          −5                                                                                                                0
                          −6
                                                                                                                                          −0.1
                          −7
                                                                                                                                          −0.2
                          −8
                                                                                                                                          −0.3
                          −9
                         −10                                                                                                              −0.4
                                                                                             07241-007                                                                                                          07241-010
                                0          4            8            12            16                                                            0     4            8          12          16         20
                                                FREQUENCY (kHz)                                                                                                     FREQUENCY (kHz)
Figure 11. De-Emphasis Frequency Response, Audio Sampling Rate = 32 kHz                                                                   Figure 14. De-Emphasis Error, Audio Sampling Rate = 44.1 kHz
                          0.4                                                                                                               0
                                                                                                                                           −1
                          0.3
                                                                                                                                           −2
                          0.2
                                                                                                                                           −3
   MAGNITUDE (dB)                                                                                                        MAGNITUDE (dB)
                          0.1
                                                                                                                                           −4
                           0                                                                                                               −5
                                                                                                                                           −6
                         −0.1
                                                                                                                                           −7
                         −0.2
                                                                                                                                           −8
                         −0.3
                                                                                                                                           −9
                         −0.4                                                                                                             −10
                                                                                             07241-008                                                                                                           07241-011
                                0          4            8            12            16                                                            0    4         8         12          16         20        24
                                                FREQUENCY (kHz)                                                                                                     FREQUENCY (kHz)
                          Figure 12. De-Emphasis Error, Audio Sampling Rate = 32 kHz                                 Figure 15. De-Emphasis Frequency Response, Audio Sampling Rate = 48 kHz
                            0                                                                                                              0.4
                           −1
                                                                                                                                           0.3
                           −2
                                                                                                                                           0.2
                           −3
        MAGNITUDE (dB)                                                                                                   MAGNITUDE (dB)
                           −4                                                                                                              0.1
                           −5                                                                                                               0
                           −6
                                                                                                                                          −0.1
                           −7
                                                                                                                                          −0.2
                           −8
                           −9                                                                                                             −0.3
                          −10                                                                                                             −0.4
                                                                                        07241-009
                                0      4         8          12      16        20
                                                                                                                                                                                                                 07241-012
                                                                                                                                                 0    4         8         12          16         20        24
                                                 FREQUENCY (kHz)                                                                                                    FREQUENCY (kHz)
 Figure 13. De-Emphasis Frequency Response, Audio Sampling Rate = 44.1 kHz                                                                 Figure 16. De-Emphasis Error, Audio Sampling Rate = 48 kHz
                                                                                                    Rev. D | Page 10 of 31


Data Sheet                                                                                                                                SSM2603
THEORY OF OPERATION
DIGITAL CORE CLOCK                                                               Complementary to the ADC channels, the SSM2603 contains a
Inside the SSM2603 digital core is one central clock source, called              pair of oversampling Σ-∆ DACs that convert the digital audio
the core clock, that produces a reference clock for all internal audio           data from the internal DAC filters into an analog audio signal.
data processing and synchronization. When using an external                      The DAC output can also be muted by setting the DACMU bit
clock source to drive the MCLK pin, great care should be taken                   (Register R5, Bit D3) in the control register.
to select a clock source with less than 50 ps of jitter. Without                 ADC HIGH-PASS AND DAC DE-EMPHASIS FILTERS
careful generation of the MCLK signal, the digital audio quality                 The ADC and DAC employ separate digital filters that perform
may suffer.                                                                      24-bit signal processing. The digital filters are used for both record
To enable the SSM2603 to generate the central reference clock in a               and playback modes and are optimized for each individual
system, connect a crystal oscillator between the MCLK/XTI input                  sampling rate used.
pin and the XTO output pin.                                                      For recording mode operations, the unprocessed data from the
To allow an external device to generate the central reference clock,             ADC enters the ADC filters and is converted to the appropriate
apply the external clock signal directly through the MCLK/XTI                    sampling frequency, and then is output to the digital audio
input pin. In this configuration, the oscillator circuit of the                  interface.
SSM2603 can be powered down by using the OSC bit (Register R6,                   For playback mode operations, the DAC filters convert the
Bit D5) to reduce power consumption.                                             digital audio interface data to oversampled data, using a sampling
To accommodate applications with very high frequency master                      rate selected by the user. The oversampled data is processed by
clocks, the internal core reference clock of the SSM2603 can be                  the DAC and then is sent to the analog output mixer by
set to either MCLK or MCLK divided by 2. This is enabled by                      enabling the DACSEL (Register R4, Bit D4).
adjusting the setting of the CLKDIV2 bit (Register R8, Bit D6).                  Users have the option of setting up the device so that any dc
Complementary to this feature, the CLKOUT pin can also drive                     offset in the input source signal is automatically detected and
external clock sources with either the core clock signal or core                 removed. To accomplish this, enable the digital high-pass filter
clock divided by 2 by enabling the CLKODIV2 bit (Register R8,                    (see Table 2 for characteristics) contained in the ADC digital
Bit D7).                                                                         filters by using the ADCHPF bit (Register R5, Bit D0).
When activating the digital core of the SSM2603, it is important                 In addition, users can implement digital de-emphasis by using
for the user to follow this sequence: After activating the desired               the DEEMPH bits (Register R5, Bit D1 and Bit D2).
power-on blocks from Register R6, some delay time should be
inserted prior to activating the active bit (Register R9, Bit D0),               HARDWARE MUTE PIN
which enables the digital core.                                                  MUTE is a hardware mute pin that puts the DAC output of the
The delay time is approximated by the following equation:                        SSM2603 codec into a silent state. When MUTE is activated and
                                                                                 the codec enters a mute state, the playback output voltage settles
     t = C × 25,000/3.5                                                          to VMID. The enabling of MUTE is shown in Figure 17.
where C is the decoupling capacitor on the VMID pin. For
example, if C = 4.7 µF, t = 34 ms.
ADC AND DAC                                                                         PLAYBACK
                                                                                      OUTPUT
                                                                                    WAVEFORM
The SSM2603 contains a pair of oversampling Σ-∆ ADCs. The
maximum ADC full-scale input level is 1.0 V rms when AVDD
= 3.3 V. If the input signal to the ADC exceeds this level, data                                                                     102,400/MCLK
overloading occurs and causes audible distortion.
The ADC can accept analog audio input from either the stereo                              MUTE
                                                                                                                                                     07241-018
line inputs or the monaural microphone input. Note that the
ADC can only accept input from a single source, so the user
must choose either the line inputs or the microphone input as                                          Figure 17. Enabling of MUTE
the source using the INSEL bit (Register R4, Bit D2). The digital
data from the ADC output, once converted, is processed using
the ADC filters.
                                                                 Rev. D | Page 11 of 31


SSM2603                                                                                                                            Data Sheet
AUTOMATIC LEVEL CONTROL (ALC)                                                     Attack (Gain Ramp-Down) Time
The SSM2603 codec has an automatic level control (ALC) that                       Attack time is the time taken for the PGA gain to ramp down
can be activated to suppress clipping and improve dynamic                         through 90% of its range. The time for the recording level to
range even if a sudden, loud input signal is introduced. This is                  return to its target value, therefore, depends on both the attack
achieved by continuously adjusting the PGA gain so that the                       time and the gain adjustment required. If the gain adjustment is
signal level at the ADC input remains constant.                                   small, the time to return to the target value will be less than the
                                                                                  attack time.
Decay (Gain Ramp-Up) Time
Decay time is the time taken for the PGA gain to ramp up to                       Noise Gate
90% of its range. The time for the recording level to return to its               When the ALC function is enabled but the input signal is silent
target value, therefore, depends on both the decay time and the                   for long periods, an audible hissing sound may be introduced by a
gain adjustment required. If the gain adjustment is small, the                    phenomenon called noise pumping. To prevent this occurrence, the
time to return to the target value will be less than the decay time.              SSM2603 employs a noise gate function. A user-selected threshold
                                                                                  can be set by using the NGTH bits (Register R18, Bit D3 to Bit D7).
                                                                                  When the noise gate is enabled, the ADC output is either muted or
                                                                                  held at a constant gain to prevent the noise-pumping phenomenon.
                                                                                  For more information about the noise gate settings, see Table 41.
                                  INPUT SIGNAL
                                           PGA
                                        SIGNAL
                                         AFTER                                                                ALC TARGET
                                           ALC                                                                VALUE
                                                                                                                       07241-021
                                                              DECAY TIME              ATTACK TIME
                                              Figure 18. PGA and ALC Decay Time and Attack Time Definitions
                                                                  Rev. D | Page 12 of 31


Data Sheet                                                                                                                                              SSM2603
ANALOG INTERFACE
                                                                                                       50kΩ
                                                                                                                                   50kΩ
Signal Chain                                                                             GAIN =
                                                                                                   (REXT + 10kΩ)
The SSM2603 includes stereo single-ended line and monaural                                               REXT            10kΩ               0dB/20dB
microphone inputs to the on-board ADC. Either the line inputs                                MICIN                                         GAIN BOOST
or the microphone input, but not both simultaneously, can be
connected to the ADC by setting the INSEL bit (Register R4,                                                          AVDD
Bit D2). In addition, the line or microphone inputs can be routed
and mixed directly to the output terminals via the SIDETONE_EN                                                                                                ADC
(Register R4, Bit D5) and BYPASS (Register R4, Bit D3) bits.                                                                                                  OR
                                                                                                                                                              SIDETONE
                                                                                                                      VMID
The SSM2603 also includes line and headphone outputs from
the on-board DAC.
                                                                                                                                                                         07241-032
Stereo Line and Monaural Microphone Inputs                                                                                                          INTERNAL CIRCUITRY
                                                                                                                     AGND
The SSM2603 contains a set of single-ended stereo line inputs
                                                                                                                   Figure 20. Microphone Input to ADC
(RLINEIN and LLINEIN) that are internally biased to VMID
by a voltage divider placed between AVDD and AGND. The                                   The first gain stage is composed of a low noise operational
line input signal can be connected to the internal ADC and, if                           amplifier set to an inverting configuration with integrated
desired, routed directly to the outputs via the bypass path by                           50 kΩ feedback and 10 kΩ input resistors. The default
using the bypass bit (Register R4, Bit D3).                                              microphone input signal gain is 14 dB. An external resistor
            LINEIN                                                                       (REXT) can be connected in series with the MICIN pin to reduce
                                                                                         the first-stage gain of the microphone input signal to as low as
            AVDD                                                                         0 dB by using the following equation:
                                                                                                  Microphone Input Gain = 50 kΩ/(10 kΩ + REXT)
                                –                   ADC
                                                    OR                                   The second-stage gain of the microphone signal path is derived
             VMID               +                   BYPASS
                                                                                         from the internal microphone boost circuitry. The available
                                                                                         settings are 0 dB and 20 dB and are controlled by the MICBOOST
                                                             07241-031
                                                                                         (Register R4, Bit D0) bit. To achieve 20 dB of secondary gain
            AGND                                                                         boost, the user can select MICBOOST
                     Figure 19. Line Input to ADC
                                                                                         In similar functionality to the line inputs, the MUTEMIC bit
The line input volume can be adjusted from −34.5 dB to +33 dB                            (Register R4, Bit D1) can be set to mute the microphone input
in steps of +1.5 dB by setting the LINVOL (Register R0, Bit D0 to                        signal to the ADC.
Bit D5) and RINVOL (Register R1, Bit D0 to Bit D5) bits. Volume
                                                                                         Note that when sourcing audio data from both line and
control, by default, is independently adjustable on both right and
                                                                                         microphone inputs, the maximum full-scale input of the ADC
left line inputs. However, the LRINBOTH or RLINBOTH bit, if
                                                                                         is 1.0 V rms when AVDD = 3.3 V. Do not source any input
selected, simultaneously loads both sets of volume control with
                                                                                         voltage larger than full scale to avoid overloading the ADC,
the same value. The user can also set the LINMUTE (Register R0,
                                                                                         which causes distortion of sound and deterioration of audio
Bit D7) and RINMUTE (Register R1, Bit D7) bits to mute the line
                                                                                         quality. For best sound quality in both microphone and line
input signal to the ADC.
                                                                                         inputs, gain should be carefully configured so that the ADC
The high impedance, low capacitance monaural microphone                                  receives a signal equal to its full scale. This maximizes the
input pin (MICIN) has two gain stages and a microphone bias                              signal-to-noise ratio for best total audio quality.
level (MICBIAS) that is internally biased to the VMID voltage
level by a voltage divider placed between AVDD and AGND.
The microphone input signal can be connected to the internal
ADC and, if desired, routed directly to the outputs via the sidetone
path by using the SIDETONE_EN bit (Register R4, Bit D5).
                                                                         Rev. D | Page 13 of 31


SSM2603                                                                                                                                          Data Sheet
Bypass and Sidetone Paths to Output                                                         The SSM2603 has a set of efficient headphone amplifier outputs,
The line and microphone inputs can be routed and mixed directly                             LHPOUT and RHPOUT, that are able to drive 16 Ω or 32 Ω
to the output terminals via the SIDETONE_EN (Register R4,                                   headphone speakers.
Bit D5) and bypass (Register R4, Bit D3) software control register                                          DAC/
                                                                                                       SIDETONE/
selections. In both of these modes, the analog input signal is routed                                    BYPASS
directly to the output terminals and is not digitally converted. The                                       AVDD
bypass signal at the output mixer is the same level as the output of
the PGA associated with each line input.                                                                                        –
                                                                                                                                                 xHPOUT
The sidetone signal at the output mixer must be attenuated by a                                             VMID                +
range of −6 dB to −15 dB in steps of −3 dB by configuring the
SIDETONE_ATT (Register R4, Bit D6 and Bit D7) control
register bits. The selected level of attenuation occurs after the                                                                                     07241-034
                                                                                                           AGND
initial microphone signal amplification from the microphone
                                                                                                                   Figure 22. Headphone Output
first- and second-stage gains.
                                                                                            In similar functionality to the line inputs, the LHPOUT and
Line and Headphone Outputs
                                                                                            RHPOUT volumes, by default, are independently adjusted by
The DAC outputs, the microphone (the sidetone path), and the                                setting the LHPVOL (Register R2, Bit D0 to Bit D6) and RHPVOL
line inputs (the bypass path) are summed at an output mixer.                                (Register R3, Bit D0 to Bit D6) bits of the headphone output
This output signal can be present at both the stereo line outputs                           control registers. The headphone outputs can be muted by writing
and stereo headphone outputs.                                                               codes less than 0110000 to the LHPVOL and RHPVOL bits. The
                        BYPASS                                                              user is also able to simultaneously load the volume control of
               LINE                                                                         both channels by writing to the LRHPBOTH (Register R2, Bit D8)
             INPUT
                                                                                            and RLHPBOTH (Register R3, Bit D8) bits of the left- and right-
                                                                                            channel DAC volume registers.
                       SIDETONE
       MICROPHONE                                                                           The maximum output level of the headphone outputs is 1.0 V rms
             INPUT
                                                                                            when AVDD and HPVDD = 3.3 V. To suppress audible pops
                                                                                            and clicks, the headphone and line outputs are held at the
                        DACSEL
                                                                                            VMID dc voltage level when the device is set to standby mode
               DAC                                     LINE OUTPUT
            OUTPUT                                     AND                                  or in the event that the headphone outputs are muted.
                                                       HEADPHONE
                                                       OUTPUT
                                                                                            The stereo line outputs of the SSM2603, the LOUT and
                AVDD
                                                                                            ROUT pins, are able to drive a load impedance of 10 kΩ and
                                                                                            50 pF. The line output signal levels are not adjustable at the output
                                                                                            mixer, having a fixed gain of 0 dB. The maximum output level
                VMID
                                                                                            of the line outputs is 1.0 V rms when AVDD = 3.3 V.
                                                                07241-033
               AGND
                      Figure 21. Output Signal Chain
                                                                            Rev. D | Page 14 of 31


Data Sheet                                                                                                                                SSM2603
DIGITAL AUDIO INTERFACE                                                             Digital Audio Data Sampling Rate
The digital audio input can support the following four digital audio                To accommodate a wide variety of commonly used DAC and
communication protocols: right-justified mode, left-justified mode,                 ADC sampling rates, the SSM2603 allows for two modes of
I2S mode, and digital signal processor (DSP) mode.                                  operation, normal and USB, selected by the USB bit (Register R8,
                                                                                    Bit D0).
The mode selection is performed by writing to the FORMAT bits
of the digital audio interface register (Register R7, Bit D1 and                    In normal mode, the SSM2603 supports digital audio sampling
Bit D0). All modes are MSB first and operate with data of 16 to                     rates from 8 kHz to 96 kHz. Normal mode supports 256 fS and
32 bits.                                                                            384 fS based clocks. To select the desired sampling rate, the user
                                                                                    must set the appropriate sampling rate register in the SR control bits
Recording Mode
                                                                                    (Register R8, Bit D2 to Bit D5) and match this selection to the
On the RECDAT output pin, the digital audio interface can                           core clock frequency that is pulsed on the MCLK pin. See Table 29
send digital audio data for recording mode operation. The                           and Table 30 for guidelines.
digital audio interface outputs the processed internal ADC
digital filter data onto the RECDAT output. The digital audio                       In USB mode, the SSM2603 supports digital audio sampling rates
data stream on RECDAT comprises left- and right-channel                             from 8 kHz to 96 kHz. USB mode supports 250 fS and 272 fS
audio data that is time domain multiplexed.                                         based clocks. USB mode is enabled on the SSM2603 to support
                                                                                    the common universal serial bus (USB) clock rate of 12 MHz,
The RECLRC is the digital audio frame clock signal that separates                   or to support 24 MHz if the CLKDIV2 control register bit is
left- and right-channel data on the RECDAT lines.                                   activated. The user must set the appropriate sampling rate in
The BCLK signal acts as the digital audio clock. Depending on                       the SR control bits (Register R8, Bit D2 to Bit D5). See Table 29
if the SSM2603 is in master or slave mode, the BCLK signal is                       and Table 31 for guidelines.
either an input or an output signal. During a recording operation,                  Note that the sampling rate is generated as a fixed divider from
RECDAT and RECLRC must be synchronous to the BCLK signal                            the MCLK signal. Because all audio processing references the
to avoid data corruption.                                                           core MCLK signal, corruption of this signal, in turn, corrupts
Playback Mode                                                                       the outgoing audio quality of the SSM2603. The BCLK/RECLRC/
On the PBDAT input pin, the digital audio interface can receive                     RECDAT or BCLK/PBLRC/PBDAT signals must be synchronized
digital audio data for playback mode operation. The digital audio                   with MCLK in the digital audio interface circuit. MCLK must
data stream on PBDAT comprises left- and right-channel audio                        be faster or equal to the BCLK frequency to guarantee that no
data that is time domain multiplexed. The PBLRC is the digital                      data is lost during data synchronization.
audio frame clock signal that separates left- and right-channel                     The BCLK frequency should be greater than
data on the PBDAT lines.                                                                    Sampling Rate × Word Length × 2
The BCLK signal acts as the digital audio clock. Depending on                       Ensuring that the BCLK frequency is greater than this value
whether the SSM2603 is in master or slave mode, the BCLK                            guarantees that all valid data bits are captured by the digital audio
signal is either an input or an output signal. During a playback                    interface circuitry. For example, if a 32 kHz digital audio sampling
operation, PBDAT and PBLRC must be synchronous to the                               rate with a 32-bit word length is desired, BCLK ≥ 2.048 MHz.
BCLK signal to avoid data corruption.
                                                                                     1/fS
                                                  LEFT CHANNEL                                              RIGHT CHANNEL
            RECLRC/
             PBLRC
               BCLK
            RECDAT/            1    2    3    4                           N     X       X      1    2   3                   N    X    X
             PBDAT
                                                                                                                                            07241-013
            X = DON’T CARE.
                                                       Figure 23. Left-Justified Audio Input Mode
                                                                 Rev. D | Page 15 of 31


SSM2603                                                                                                                                  Data Sheet
                                                                                      1/fS
                                            LEFT CHANNEL                                                         RIGHT CHANNEL
     RECLRC/
      PBLRC
          BCLK
     RECDAT/           X     X    N                              4     3          2          1   X    X      N               4   3   2   1
      PBDAT
                                                                                                                                                  07241-014
     X = DON’T CARE.
                                                  Figure 24. Right-Justified Audio Input Mode
                                                                                       1/fS
                                            LEFT CHANNEL                                                         RIGHT CHANNEL
     RECLRC/
      PBLRC
        BCLK
     RECDAT/           X    1     2     3     4                                   N      X       X   1       2     3                 N   X
      PBDAT
                                                                                                                                              07241-015
     X = DON’T CARE.
                                                       Figure 25. I2S Audio Input Mode
                                                                           1/fS
                                      LEFT CHANNEL                                           RIGHT CHANNEL
     RECLRC/
      PBLRC
          BCLK
     RECDAT/           1    2     3                              N     1          2          3                     N    X    X   X
      PBDAT
                                                                                                                                             07241-016
     X = DON’T CARE.
                       Figure 26. DSP/Pulse Code Modulation (PCM) Mode Audio Input Submode 1 (SM1) [Bit LRP = 0]
                                                                           1/fS
                                      LEFT CHANNEL                                               RIGHT CHANNEL
     RECLRC/
      PBLRC
          BCLK
     RECDAT/           X     1    2     3                              N          1          2   3                      N    X   X
      PBDAT
                                                                                                                                             07241-017
     X = DON’T CARE.
                                  Figure 27. DSP/PCM Mode Audio Input Submode 2 (SM2) [Bit LRP = 1]
                                                             Rev. D | Page 16 of 31


Data Sheet                                                                                                                                                                                      SSM2603
SOFTWARE CONTROL INTERFACE                                                                              CONTROL REGISTER SEQUENCING
The software control interface provides access to the user-selectable                                   1.           Enable all of the necessary power management bits of
control registers and can operate with a 2-wire (I2C) interface.                                                     Register R6 with the exception of the out bit (Bit D4). The
Within each control register is a control data-word consisting of                                                    out bit should be set to 1 until the final step of the control
16 bits, MSB first. Bit B15 to Bit B9 are the register map address,                                                  register sequence.
and Bit B8 to Bit B0 are register data for the associated register map.                                 2.           After the power management bits are set, program all other
                                                                                                                     necessary registers, with the exception of the active bit
SDIN generates the serial control data-word, SCLK clocks the                                                         [Register R9, Bit D0] and the out bit of the power manage-
serial data, and CSB determines the I2C device address. If the                                                       ment register.
CSB pin is set to 0, the address selected is 0011010; if 1, the                                         3.           As described in the Digital Core Clock section of the
address is 0011011.                                                                                                  Theory of Operation, insert enough delay time to charge
                                                                                                                     the VMID decoupling capacitor before setting the active
                                                                                                                     bit [Register R9, Bit D0] .
                                                                                                        4.           Finally, to enable the DAC output path of the SSM2603, set
                                                                                                                     the out bit of Register R6 to 0.
                              SDIN
                                                                                                                                                                          07241-019
                              SCLK        S                                                                                                                     P
                                                 1 TO 7      8          9          1 TO 7       8           9               1 TO 7      8          9
                                      START     ADDR        R/W    ACK            SUBADDRESS           ACK                  DATA                  ACK       STOP
                                                             Figure 28. 2-Wire I2C Generalized Clocking Diagram
           WRITE    S    A7    ...   A1   A0   A(S)   B15 ...      B9       B8   A(S)   B7      ...   B0        A(S)        P
        SEQUENCE
                                          0
                           DEVICE                         REGISTER                REGISTER
                          ADDRESS                         ADDRESS                   DATA
            READ
        SEQUENCE    S    A7    ...   A1   A0   A(S)   B15    ...   B9       0    A(S)       S   A7    ...       A1     A0       A(S)   B7   ...    B0    A(M)       0   ...           0   B8   A(M)   P
                                          0                                                                            1
                           DEVICE                         REGISTER                                DEVICE                                                  REGISTER
                          ADDRESS                         ADDRESS                                ADDRESS                                                    DATA
                                                                                                                                                        (SLAVE DRIVE)
       S/P = START/STOP BIT.
        A0 = I2C R/W BIT.
      A(S) = ACKNOWLEDGE BY SLAVE.
                                                                                                                                                                                                          07241-022
      A(M) = ACKNOWLEDGE BY MASTER.
      A(M) = ACKNOWLEDGE BY MASTER (INVERSION).
                                                                     Figure 29. I2C Write and Read Sequences
                                                                                  Rev. D | Page 17 of 31


SSM2603                                                                                                                                                                                                                                                                                    Data Sheet
TYPICAL APPLICATION CIRCUITS
                                                                     AVDD             VMID       AGND                                     DBVDD DGND DCVDD                                                               HPVDD           PGND
                                                                                           PWROFF                                                                                                      SSM2603                                       REF
                                                                                                                                                            BYPASS
                                MICBIAS
                                                                                                                                                            SIDETONE
                                                                                                                       ADC                                                                                     DAC
                                                                                                                                                                                                                                                                   RHPOUT
                                RLINEIN
                                                                                         MUX                               ADC                                                                                 DAC
                                                                                                                                                                                                                                                                   ROUT
                                                                                                                                                           DIGITAL
                                  MICIN                                                                                                                  PROCESSOR                                                                              OUT
                                                               MIC                                                                                                                                                                                                 LOUT
                                                                                         MUX                               ADC                                                                                 DAC
                                LLINEIN
                                      LINE                                                                                                                                                                                                                         LHPOUT
                                                                                                                                                            SIDETONE
                                                                                                                                                            BYPASS
                                                        OSC                              CLKOUT
                                                              OSC                        CLK GEN                                      DIGITAL AUDIO INTERFACE                                                                     CONTROL INTERFACE
                                             MCLK/XTI                     XTO             CLKOUT                   PBDAT RECDAT BCLK PBLRC RECLRC MUTE CSB                                                                                       SDIN SCLK                     07241-020
                                               Figure 30. Power Management Functional Location Diagram (Control Register R6, Bit D0 to Bit D7)
                                                                                              +3.3V_VAA
                                                                                                                  L2                              L1
                                                                                                                  FB                              FB
                                                                                                                                                                    C23
                                                                                                                                                                    0.1uF
                                                                                                                                                  C21                                 +      C22
                                                                                                                                    C20           10uF +                                     10uF
                                                                                                                                    0.1uF
                                                                                                                                                                                           +3,3V_VDD
                                                                                                 C18      +
                                                                                                 10uF                  C19
                                                                                                                       0.1uF                                                       C24                 +   C25
                                                                                                                                 18       12                5           3
                                                                                                                                                       U1                          0.1uF                   10uF
                        J1       R1
                                                                                                                                   AVDD
                                                                                                                                          HPVDD             DBVDD          DCVDD
                                                                     C1
                                 0
                            1
                                                                               C2                                                                                                                                                                                                                                 J4
                                                   R2                                                                                                                                                                                    C12
                                                                     1uF                                                                                                                                                                                                 R11                                 BNC
                    2                              NC                                                                                                                                                                                    1uF
                        L                                    C4                                                    24                                                                       17                                             +                             100                             1
                                                                                                                           LLINEIN                                             ROUT                                                                                                                 J5
                                                             220PF
                                                                               1uF                                                                                                                                                                                                                 BNC
                                                                                                                   23                                                                       16                                                   +                                             1              2
                                                                                                                           RLINEIN                                                 LOUT
                        J2       R3                                                                                                                                                                                                                                      R12
                                 0                                                                                                                                                                                                               C13                     100
                                                                                                                                                                                                                          C14                    1uF                                               2
                            1
                                                                                                                   21                                                                       13                            +                                  R9    R10
                                                                                                                           MICBIAS                                      LHPOUT
                                                   R4                                                                                                                                                                                                        47K   47K
                                                                                                                                                                                                                                   C15
                    2                              NC        C5
                                                             220PF                                                                                                                                                        220uF
                        R                                                                                          22                                                                       14                                     +
                                                                                                                           MICIN                                        RHPOUT
                                                                          I2S[0..4]                                                                                                                                                220uF
                                                                                                                                            SSM2603CPZ
                                                                                                   DACLRC           9      PBLRC
                                                                                                   DACDAT           8                                                                                                                                                                                        J6
                                                                                                                           PBDAT
                                                                                                   ADCDAT          10                                                                                                                                  C27
                                                                                                                           RECDAT
                                                                                                   ADCLRC          11                                                                                                                                220PF                                 1
                                                                                                                           RECLRC
                                                                          +3.3V_VAA                BCLK             7                                                                       6                                                                                              2
                                                                                                                           BCLK                                         CLKOUT
                                                                                                                                                                                                                                                             R14                           3
                                                                                                                                                                                                                                                             47K                           4
               J7                            R7                                                                                                                                                                                          C26     R13                                       5
                                             680                               R5 100K       R6 NC                 25                                                                                                                            47K
                                                                                                                           MUTE
  MIC_IN        1                                                                                       CSB        26                                                                       20                                         220PF
                                                                                                                           CSB                                                VMID
                                                                                                        SDIN       27                                                                                                                                                     PHONEJACK STEREO SW
                                               C10       R8                                                                SDIN
                                                                                                        SCLK       28      SCLK
           2
                                                                          SPI[0..2]
                        R15                                                                                                                                                                C6              +      C3
                        47K                              0                                                             1                                                                   0.1uF                  10uF
                                               1uF                                                                         MCLK/XTI
                                  C11
                                  220PF                                                      Y1
                                                                                                                       2   XTO
                                                                                                                                                                    DGND
                                                                                                                                                  AGND
                                                                                          12.288MHz
                                                                                                                                                  PGND
                                                                                          C7                    C8
                                                                                                                                                  19
                                                                                          22pF                  22pF                              15                4
                                                                                                                                                                                                                                                                                                                       07241-023
                                                                                                                                               Connection under chip
                                                                                                               Figure 31. Typical Application Circuit
                                                                                                                               Rev. D | Page 18 of 31


Data Sheet                                                                                                                        SSM2603
REGISTER MAP
Table 10. Register Map
Reg. Address Name               D8         D7        D6          D5               D4        D3         D2        D1        D0       Default
R0 0x00      Left-channel       LRINBOTH   LINMUTE   0                                         LINVOL[5:0]                          010010111
             ADC input volume
R1 0x01      Right-channel      RLINBOTH   RINMUTE 0                                           RINVOL[5:0]                          010010111
             ADC input volume
R2 0x02      Left-channel       LRHPBOTH 0                                               LHPVOL[6:0]                                001111001
             DAC volume
R3 0x03      Right-channel      RLHPBOTH 0                                               RHPVOL[6:0]                                001111001
             DAC volume
R4 0x04      Analog audio path  0            SIDETONE_ATT[1:0]   SIDETONE_EN DACSEL Bypass             INSEL     MUTEMIC MICBOOST 000001010
R5 0x05      Digital audio path 0          0         0           0                HPOR      DACMU          DEEMPH[1:0]     ADCHPF 000001000
R6 0x06      Power              0          PWROFF CLKOUT         OSC              Out       DAC        ADC       MIC       LINEIN   010011111
             management
R7 0x07      Digital audio I/F  0          BCLKINV MS            LRSWAP           LRP             WL[1:0]             Format[1:0]   000001010
R8 0x08      Sampling rate      0          CLKODIV2 CLKDIV2                            SR[3:0]                   BOSR      USB      000000000
R9 0x09      Active             0          0         0           0                0         0          0         0         Active   000000000
R15 0x0F     Software reset                                                   Reset[8:0]                                            000000000
R16 0x10     ALC Control 1           ALCSEL[1:0]                MAXGAIN[2:0]                                ALCL[3:0]               001111011
R17 0x11     ALC Control 2      0                           DCY[3:0]                                        ATK[3:0]                000110010
R18 0x12     Noise gate         0                                  NGTH[4:0]                            NGG[1:0]            NGAT    000000000
                                                           Rev. D | Page 19 of 31


SSM2603                                                                                                                    Data Sheet
REGISTER MAP DETAILS
LEFT-CHANNEL ADC INPUT VOLUME, ADDRESS 0x00
Table 11. Left-Channel ADC Input Volume Register Bit Map
D8                         D7                        D6            D5              D4         D3          D2           D1          D0
LRINBOTH                   LINMUTE                   0                                              LINVOL[5:0]
Table 12. Descriptions of Left-Channel ADC Input Volume Register Bits
Bit Name             Description                                         Settings
LRINBOTH             Left-to-right line input ADC data load control      0 = disable simultaneous loading of left-channel ADC data to right-
                                                                         channel register (default)
                                                                         1 = enable simultaneous loading of left-channel ADC data to right-
                                                                         channel register
LINMUTE              Left-channel input mute                             0 = disable mute
                                                                         1 = enable mute on data path to ADC (default)
LINVOL[5:0]          Left-channel PGA volume control                     00 0000 = −34.5 dB
                                                                         … In 1.5 dB steps
                                                                         01 0111 = 0 dB (default)
                                                                         … In 1.5 dB steps
                                                                         01 1111 = 12 dB
                                                                         10 0000 = 13.5 dB
                                                                         10 0001 = 15 dB
                                                                         10 0010 = 16.5 dB
                                                                         10 0011 = 18 dB
                                                                         10 0100 = 19.5 dB
                                                                         10 0101 = 21 dB
                                                                         10 0110 = 22.5 dB
                                                                         10 0111 = 24 dB
                                                                         10 1000 = 25.5 dB
                                                                         10 1001 = 27 dB
                                                                         10 1010 = 28.5 dB
                                                                         10 1011 = 30 dB
                                                                         10 1100 = 31.5 dB
                                                                         10 1101 to 11 1111= 33 dB
                                                            Rev. D | Page 20 of 31


Data Sheet                                                                                                                   SSM2603
RIGHT-CHANNEL ADC INPUT VOLUME, ADDRESS 0x01
Table 13. Right-Channel ADC Input Volume Register Bit Map
D8                         D7                        D6            D5              D4        D3            D2         D1         D0
RLINBOTH                   RINMUTE                   0                                             RINVOL[5:0]
Table 14. Descriptions of Right-Channel ADC Input Volume Register Bits
Bit Name             Description                                        Settings
RLINBOTH             Right-to-left line input ADC data load control     0 = disable simultaneous loading of right-channel ADC data to left-
                                                                        channel register (default)
                                                                        1 = enable simultaneous loading of right-channel ADC data to left-
                                                                        channel register
RINMUTE              Right-channel input mute                           0 = disable mute
                                                                        1 = enable mute on data path to ADC (default)
RINVOL[5:0]          Right-channel PGA volume control                   00 0000 = −34.5 dB
                                                                        … In 1.5 dB steps
                                                                        01 0111 = 0 dB (default)
                                                                        … In 1.5 dB steps
                                                                        01 1111 = 12 dB
                                                                        10 0000 = 13.5 dB
                                                                        10 0001 = 15 dB
                                                                        10 0010 = 16.5 dB
                                                                        10 0011 = 18 dB
                                                                        10 0100 = 19.5 dB
                                                                        10 0101 = 21 dB
                                                                        10 0110 = 22.5 dB
                                                                        10 0111 = 24 dB
                                                                        10 1000 = 25.5 dB
                                                                        10 1001 = 27 dB
                                                                        10 1010 = 28.5 dB
                                                                        10 1011 = 30 dB
                                                                        10 1100 = 31.5 dB
                                                                        10 1101 to 11 1111 = 33 dB
LEFT-CHANNEL DAC VOLUME, ADDRESS 0x02
Table 15. Left-Channel DAC Volume Register Bit Map
D8                           D7                   D6            D5               D4         D3           D2          D1          D0
LRHPBOTH                     0                                                             LHPVOL[6:0]
Table 16. Descriptions of Left-Channel DAC Volume Register Bits
Bit Name            Description                                         Settings
LRHPBOTH            Left-to-right headphone volume load control         0 = disable simultaneous loading of left-channel headphone volume
                                                                        data to right-channel register (default)
                                                                        1 = enable simultaneous loading of left-channel headphone volume
                                                                        data to right-channel register
LHPVOL[6:0]         Left-channel headphone volume control               000 0000 to 010 1111 = mute
                                                                        011 0000 = −73 dB
                                                                        … In 1 dB steps
                                                                        111 1001 = 0 dB (default)
                                                                        … In 1 dB steps
                                                                        111 1111 = +6 dB
                                                            Rev. D | Page 21 of 31


SSM2603                                                                                                                       Data Sheet
RIGHT-CHANNEL DAC VOLUME, ADDRESS 0x03
Table 17. Right-Channel DAC Volume Register Bit Map
D8                           D7                    D6            D5               D4          D3            D2          D1         D0
RLHPBOTH                     0                                                              RHPVOL[6:0]
Table 18. Descriptions of Right-Channel DAC Volume Register Bits
Bit Name            Description                                          Settings
RLHPBOTH            Right-to-left headphone volume load control          0 = disable simultaneous loading of right-channel headphone
                                                                         volume data to left-channel register (default)
                                                                         1 = enable simultaneous loading of right-channel headphone
                                                                         volume data to left-channel register
RHPVOL[6:0]         Right-channel headphone volume control               000 0000 to 010 1111 = mute
                                                                         011 0000 = −73 dB
                                                                         … In 1 dB steps
                                                                         111 1001 = 0 dB (default)
                                                                         … In 1 dB steps
                                                                         111 1111 = +6 dB
ANALOG AUDIO PATH, ADDRESS 0x04
Table 19. Analog Audio Path Register Bit Map
D8      D7           D6             D5                  D4                  D3             D2             D1                 D0
0          SIDETONE_ATT[1:0]        SIDETONE_EN         DACSEL              Bypass         INSEL          MUTEMIC            MICBOOST
Table 20. Descriptions of Analog Audio Path Register Bits
Bit Name               Description                                                      Settings
SIDETONE_ATT[1:0]      Microphone sidetone gain control.                                00 = −6 dB (default)
                                                                                        01 = −9 dB
                                                                                        10 = −12 dB
                                                                                        11 = −15 dB
SIDETONE_EN            Sidetone enable. Allows attenuated microphone signal to          0 = sidetone disable (default)
                       be mixed at device output terminal.                              1 = sidetone enable
DACSEL                 DAC select. Allows DAC output to be mixed at device              0 = do not select DAC (default)
                       output terminal.                                                 1 = select DAC
Bypass                 Bypass select. Allows line input signal to be mixed at           0 = bypass disable
                       device output terminal.                                          1 = bypass enable (default)
INSEL                  Line input or microphone input select to ADC.                    0 = line input select to ADC (default)
                                                                                        1 = microphone input select to ADC
MUTEMIC                Microphone mute control to ADC.                                  0 = mute on data path to ADC disable
                                                                                        1 = mute on data path to ADC enable (default)
MICBOOST               Primary microphone amplifier gain booster control.               0 = 0 dB (default)
                                                                                        1 = 20 dB
DIGITAL AUDIO PATH, ADDRESS 0x05
Table 21. Digital Audio Path Register Bit Map
D8         D7         D6           D5          D4                D3                     D2                 D1             D0
0          0          0            0           HPOR              DACMU                            DEEMPH[1:0]             ADCHPF
Table 22. Descriptions of Digital Audio Path Register Bits
Bit Name              Description                                                       Settings
HPOR                  Stores dc offset when high-pass filter is disabled                0 = clear offset (default)
                                                                                        1 = store offset
                                                             Rev. D | Page 22 of 31


Data Sheet                                                                                                                      SSM2603
Bit Name                Description                                                     Settings
DACMU                   DAC digital mute                                                0 = no mute (signal active)
                                                                                        1 = mute (default)
DEEMPH[1:0]             De-emphasis control                                             00 = no de-emphasis (default)
                                                                                        01 = 32 kHz sampling rate
                                                                                        10 = 44.1 kHz sampling rate
                                                                                        11 = 48 kHz sampling rate
ADCHPF                  ADC high-pass filter control                                    0 = ADC high-pass filter enable (default)
                                                                                        1 = ADC high-pass filter disable
POWER MANAGEMENT, ADDRESS 0x06
Table 23. Power Management Register Bit Map
D8         D7             D6                    D5            D4                 D3             D2              D1            D0
0          PWROFF         CLKOUT                OSC           Out                DAC            ADC             MIC           LINEIN
Table 24. Description of Power Management Register Bits
Bit Name                    Description                                                 Settings
PWROFF                      Whole chip power-down control                               0 = power up
                                                                                        1 = power down (default)
CLKOUT                      Clock output power-down control                             0 = power up (default)
                                                                                        1 = power down
OSC                         Crystal power-down control                                  0 = power up (default)
                                                                                        1 = power down
Out                         Output power-down control                                   0 = power up
                                                                                        1 = power down (default)
DAC                         DAC power-down control                                      0 = power up
                                                                                        1 = power down (default)
ADC                         ADC power-down control                                      0 = power up
                                                                                        1 = power down (default)
MIC                         Microphone input power-down control                         0 = power up
                                                                                        1 = power down (default)
LINEIN                      Line input power-down control                               0 = power up
                                                                                        1 = power down (default)
Power Consumption
Table 25.
                                                                                               AVDD     HPVDD       DCVDD     DBVDD
Mode                  PWROFF     CLKOUT      OSC     OUT  DAC        ADC      MIC    LINEIN    (3.3 V)  (3.3 V)     (3.3 V)   (3.3 V) Unit
Record and Playback   0          0           0       0    0          0        0      0         10.7     2.2         3.6       3.1     mA
Playback Only
   Oscillator Enabled 0          0           0       0    0          1        1      1         5.2      2.2         1.7       1.8     mA
   External Clock     0          1           1       0    0          1        1      1         5.1      2.2         1.7       1.7     mA
Record Only
   Line Input,        0          0           0       1    1          0        1      0         4.7      N/A         2.0       1.9     mA
      Oscillator
      Enabled
   Line Input,        0          0           1       1    1          0        1      0         4.7      N/A         2.0       1.8     mA
      External Clock
   Microphone Input,  0          0           0       1    1          0        0      1         4.8      N/A         2.0       1.9     mA
      Oscillator
      Enabled
   Microphone Input,  0          0           1       1    1          0        0      1         4.8      N/A         2.0       1.8     mA
      External Clock
                                                            Rev. D | Page 23 of 31


SSM2603                                                                                                                             Data Sheet
                                                                                                      AVDD      HPVDD     DCVDD       DBVDD
Mode                  PWROFF        CLKOUT      OSC     OUT     DAC        ADC      MIC     LINEIN    (3.3 V)   (3.3 V)   (3.3 V)     (3.3 V)  Unit
Sidetone              0             0           1       0       1          1        0       1         2.0       2.2       0.2         1.7      mA
   (Microphone-to-
   Line Output)
Analog Bypass (Line   0             0           1       0       1          1        1       0         2.0       2.2       0.2         1.7      mA
   Input or Line
   Output)
Power-Down            1             1           1       1       1          1        1       1         0.001     <0.001    0.03        0.03     mA
DIGITAL AUDIO I/F, ADDRESS 0x07
Table 26. Digital Audio I/F Register Bit Map
D8               D7              D6               D5                 D4                  D3              D2             D1                D0
0                BCLKINV         MS               LRSWAP             LRP                            WL[1:0]                       Format[1:0]
Table 27. Descriptions of Digital Audio I/F Register Bits
Bit Name                Description                                            Settings
BCLKINV                 BCLK inversion control                                 0 = BCLK not inverted (default)
                                                                               1 = BCLK inverted
MS                      Master mode enable                                     0 = enable slave mode (default)
                                                                               1 = enable master mode
LRSWAP                  Swap DAC data control                                  0 = output left- and right-channel data as normal (default)
                                                                               1 = swap left- and right-channel DAC data in audio interface
LRP                     Polarity control for clocks in right-justified,        0 = normal PBLRC and RECLRC (default), or DSP Submode 1
                        left-justified, and I2S modes                          1 = invert PBLRC and RECLRC polarity, or DSP Submode 2
WL[1:0]                 Data-word length control                               00 = 16 bits
                                                                               01 = 20 bits
                                                                               10 = 24 bits (default)
                                                                               11 = 32 bits
Format[1:0]             Digital audio input format control                     00 = right justified
                                                                               01 = left justified
                                                                               10 = I2S mode (default)
                                                                               11 = DSP mode
SAMPLING RATE, ADDRESS 0x08
Table 28. Sampling Rate Register Bit Map
D8            D7                          D6                        D5             D4            D3           D2        D1                 D0
0             CLKODIV2                    CLKDIV2                                           SR[3:0]                     BOSR               USB
Table 29. Descriptions of Sampling Rate Register Bits
Bit Name                Description                                            Settings
CLKODIV2                CLKOUT divider select                                  0 = CLKOUT is core clock (default)
                                                                               1 = CLKOUT is core clock divided by 2
CLKDIV2                 Core clock divide select                               0 = core clock is MCLK (default)
                                                                               1 = core clock is MCLK divided by 2
SR[3:0]                 Clock setting condition                                See Table 30 and Table 31.
BOSR                    Base oversampling rate                                 USB mode:
                                                                               0 = support for 250 fS based clock (default)
                                                                               1 = support for 272 fS based clock
                                                                               Normal mode:
                                                                               0 = support for 256 fS based clock (default)
                                                                               1 = support for 384 fS based clock
USB                     USB mode select                                        0 = normal mode enable (default)
                                                                               1 = USB mode enable
                                                                  Rev. D | Page 24 of 31


Data Sheet                                                                                                                     SSM2603
Table 30. Sampling Rate Lookup Table, USB Disabled (Normal Mode)
                                                        ADC Sampling Rate              DAC Sampling Rate
MCLK (CLKDIV2 = 0)          MCLK (CLKDIV2 = 1)          (RECLRC)                       (PBLRC)                USB SR[3:0] BOSR BCLK (MS = 1)1
12.288 MHz                  24.576 MHz                  8 kHz (MCLK/1536)              8 kHz (MCLK/1536)      0   0011    0    MCLK/4
                                                        8 kHz (MCLK/1536)              48 kHz (MCLK/256)      0   0010    0    MCLK/4
                                                        12 kHz (MCLK/1024)             12 kHz (MCLK/1024)     0   0100    0    MCLK/4
                                                        16 kHz (MCLK/768)              16 kHz (MCLK/768)      0   0101    0    MCLK/4
                                                        24 kHz (MCLK/512)              24 kHz (MCLK/512)      0   1110    0    MCLK/4
                                                        32 kHz (MCLK/384)              32 kHz (MCLK/384)      0   0110    0    MCLK/4
                                                        48 kHz (MCLK/256)              8 kHz (MCLK/1536)      0   0001    0    MCLK/4
                                                        48 kHz (MCLK/256)              48 kHz (MCLK/256)      0   0000    0    MCLK/4
                                                        96 kHz (MCLK/128)              96 kHz (MCLK/128)      0   0111    0    MCLK/2
11.2896 MHz                 22.5792 MHz                 8.0182 kHz (MCLK/1408)         8.0182 kHz (MCLK/1408) 0   1011    0    MCLK/4
                                                        8.0182 kHz (MCLK/1408)         44.1 kHz (MCLK/256)    0   1010    0    MCLK/4
                                                        11.025 kHz (MCLK/1024)         11.025 kHz (MCLK/1024) 0   1100    0    MCLK/4
                                                        22.05 kHz (MCLK/512)           22.05 kHz (MCLK/512)   0   1101    0    MCLK/4
                                                        44.1 kHz (MCLK/256)            8.0182 kHz (MCLK/1408) 0   1001    0    MCLK/4
                                                        44.1 kHz (MCLK/256)            44.1 kHz (MCLK/256)    0   1000    0    MCLK/4
                                                        88.2 kHz (MCLK/128)            88.2 kHz (MCLK/128)    0   1111    0    MCLK/2
18.432 MHz                  36.864 MHz                  8 kHz (MCLK/2304)              8 kHz (MCLK/2304)      0   0011    1    MCLK/6
                                                        8 kHz (MCLK/2304)              48 kHz (MCLK/384)      0   0010    1    MCLK/6
                                                        12 kHz (MCLK/1536)             12 kHz (MCLK/1536)     0   0100    1    MCLK/6
                                                        16 kHz (MCLK/1152)             16 kHz (MCLK/1152)     0   0101    1    MCLK/6
                                                        24 kHz (MCLK/768)              24 kHz (MCLK/768)      0   1110    1    MCLK/6
                                                        32 kHz (MCLK/576)              32 kHz (MCLK/576)      0   0110    1    MCLK/6
                                                        48 kHz (MCLK/384)              48 kHz (MCLK/384)      0   0000    1    MCLK/6
                                                        48 kHz (MCLK/384)              8 kHz (MCLK/2304)      0   0001    1    MCLK/6
                                                        96 kHz (MCLK/192)              96 kHz (MCLK/192)      0   0111    1    MCLK/3
16.9344 MHz                 33.8688 MHz                 8.0182 kHz (MCLK/2112)         8.0182 kHz (MCLK/2112) 0   1011    1    MCLK/6
                                                        8.0182 kHz (MCLK/2112)         44.1 kHz (MCLK/384)    0   1010    1    MCLK/6
                                                        11.025 kHz (MCLK/1536)         11.025 kHz (MCLK/1536) 0   1100    1    MCLK/6
                                                        22.05 kHz (MCLK/768)           22.05 kHz (MCLK/768)   0   1101    1    MCLK/6
                                                        44.1 kHz (MCLK/384)            8.0182 kHz (MCLK/2112) 0   1001    1    MCLK/6
                                                        44.1 kHz (MCLK/384)            44.1 kHz (MCLK/384)    0   1000    1    MCLK/6
                                                        88.2 kHz (MCLK/192)            88.2 kHz (MCLK/192)    0   1111    1    MCLK/3
1
  BCLK frequency is for master mode and slave right-justified mode only.
                                                                         Rev. D | Page 25 of 31


SSM2603                                                                                                                        Data Sheet
Table 31. Sampling Rate Lookup Table, USB Enabled (USB Mode)
                                                      ADC Sampling Rate                DAC Sampling Rate
MCLK (CLKDIV2 = 0)         MCLK (CLKDIV2 = 1)         (RECLRC)                         (PBLRC)                 USB SR[3:0] BOSR  BCLK (MS = 1)1
12.000 MHz                 24.000 MHz                 8 kHz (MCLK/1500)                8 kHz (MCLK/1500)       1   0011    0     MCLK
                                                      8 kHz (MCLK/1500)                48 kHz (MCLK/250)       1   0010    0     MCLK
                                                      8.0214 kHz (MCLK/1496)           8.0214 kHz (MCLK/1496)  1   1011    1     MCLK
                                                      8.0214 kHz (MCLK/1496)           44.118 kHz (MCLK/272)   1   1010    1     MCLK
                                                      11.0259 kHz (MCLK/1088)          11.0259 kHz (MCLK/1088) 1   1100    1     MCLK
                                                      12 kHz (MCLK/1000)               12 kHz (MCLK/1000)      1   1000    0     MCLK
                                                      16 kHz (MCLK/750)                16 kHz (MCLK/750)       1   1010    0     MCLK
                                                      22.0588 kHz (MCLK/544)           22.0588 kHz (MCLK/544)  1   1101    1     MCLK
                                                      24 kHz (MCLK/500)                24 kHz (MCLK/500)       1   1110    0     MCLK
                                                      32 kHz (MCLK/375)                32 kHz (MCLK/375)       1   0110    0     MCLK
                                                      44.118 kHz (MCLK/272)            8.0214 kHz (MCLK/1496)  1   1001    1     MCLK
                                                      44.118 kHz (MCLK/272)            44.118 kHz (MCLK/272)   1   1000    1     MCLK
                                                      48 kHz (MCLK/250)                8 kHz (MCLK/1500)       1   0001    0     MCLK
                                                      48 kHz (MCLK/250)                48 kHz (MCLK/250)       1   0000    0     MCLK
                                                      88.235 kHz (MCLK/136)            88.235 kHz (MCLK/136)   1   1111    1     MCLK
                                                      96 kHz (MCLK/125)                96 kHz (MCLK/125)       1   0111    0     MCLK
1
  BCLK frequency is for master mode and slave right-justified mode only.
                                                                         Rev. D | Page 26 of 31


Data Sheet                                                                                                                             SSM2603
ACTIVE, ADDRESS 0x09
Table 32. Active Register Bit Map
D8       D7              D6               D5                    D4                    D3               D2                  D1             D0
0        0               0                0                     0                     0                0                   0              Active
Table 33. Descriptions of Active Register Bit
Bit Name               Description                                                           Settings
Active                 Digital core activation control                                       0 = disable digital core (default)
                                                                                             1 = activate digital core
SOFTWARE RESET, ADDRESS 0x0F
Table 34. Software Reset Register Bit Map
D8       D7              D6               D5                    D4                    D3               D2                  D1             D0
                                                                       Reset[8:0]
Table 35. Descriptions of Software Reset Register Bits
Bit Name          Description                                                                                               Settings
Reset[8:0]        Write all 0s to this register to set all registers to their default settings. Other data written to       0 = reset (default)
                  this register has no effect.
                                                                  Rev. D | Page 27 of 31


SSM2603                                                                                                            Data Sheet
ALC CONTROL 1, ADDRESS 0x10
Table 36. ALC Control 1 Register Bit Map
D8                D7               D6              D5              D4               D3           D2            D1      D0
            ALCSEL[1:0]                          MAXGAIN[2:0]                                            ALCL[3:0]
Table 37. Descriptions of ALC Control 1 Register Bits
Bit Name                     Description                               Settings
ALCSEL[1:0]                  ALC select                                00 = ALC disabled (default)
                                                                       01 = ALC enabled on right channel only
                                                                       10 = ALC enabled on left channel only
                                                                       11 = ALC enabled on both channels
MAXGAIN[2:0]                 PGA maximum gain                          000 = −12 dB
                                                                       001 = −6 dB
                                                                       … In 6 dB steps
                                                                       111 = 30 dB (default)
ALCL[3:0]                    ALC target level                          0000 = −28.5 dBFS
                                                                       0001 = −27 dBFS
                                                                       … In 1.5 dBFS steps
                                                                       1011 = −12 dBFS (default)
                                                                       … In 1.5 dBFS steps
                                                                       1111 = −6 dBFS
ALC CONTROL 2, ADDRESS 0x11
Table 38. ALC Control 2 Register Bit Map
D8             D7            D6               D5            D4                   D3            D2             D1      D0
0                                      DCY[3:0]                                                         ATK[3:0]
Table 39. Descriptions of ALC Control 2 Register Bits
Bit Name                     Description                               Settings
DCY[3:0]                     Decay (release) time control              0000 = 24 ms
                                                                       0001 = 48 ms
                                                                       0010 = 96 ms
                                                                       0011 = 192 ms (default)
                                                                       … (Time doubles with every step)
                                                                       1010 = 24.576 sec
ATK[3:0]                     ALC attack time control                   0000 = 6 ms
                                                                       0001 = 12 ms
                                                                       0010 = 24 ms (default)
                                                                       … (Time doubles with every step)
                                                                       1010 = 6.144 sec
                                                          Rev. D | Page 28 of 31


Data Sheet                                                                                                  SSM2603
NOISE GATE, ADDRESS 0x12
Table 40. Noise Gate Register Bit Map
D8                D7        D6             D5         D4                D3            D2            D1   D0
0                                           NGTH[4:0]                                           NGG[1:0] NGAT
Table 41. Descriptions of Noise Gate Register Bits
Bit Name                   Description                            Settings
NGTH[4:0]                  Noise gate threshold                   00000 = −76.5 dBFS (default)
                                                                  00001 = −75 dBFS
                                                                  … In 1.5 dBFS steps
                                                                  11110 = −31.5 dBFS
                                                                  11111 = −30 dBFS
NGG[1:0]                   Noise gate type                        X0 = hold PGA gain constant (default)1
                                                                  01 = mute output
                                                                  11 = reserved
NGAT                       Noise gate control                     0 = noise gate disable (default)
                                                                  1 = noise gate enable
1
  X = don’t care.
                                                       Rev. D | Page 29 of 31


SSM2603                                                                                                                                                                      Data Sheet
OUTLINE DIMENSIONS
                                                                                                                                     DETAIL A
                                                                                                                                    (JEDEC 95)
                                                             5.10                                    0.30
                                                             5.00 SQ                                 0.25
                                                 PIN 1       4.90                                    0.20                          PIN 1
                                            INDICATOR                                                                              INDIC ATOR AREA OPTIONS
                                                                                                                                   (SEE DETAIL A)
                                                                                                     22                   28
                                                                                       0.50     21                             1
                                                                                       BSC
                                                                                                                                   3.24
                                                                                                             EXPOSED
                                                                                                               PAD                 3.14 SQ
                                                                                                                                   3.04
                                                                                               15                              7
                                                                                      0.58           14                   8
                                                                                                                                     0.20 MIN
                                                             TOP VIEW                                       BOTTOM VIEW
                                                                                      0.53
                                                                                      0.48
                                                  0.80                                                          FOR PROPER CONNECTION OF
                                                  0.75       SIDE VIEW                                          THE EXPOSED PAD, REFER TO
                                                                                     0.05 MAX                   THE PIN CONFIGURATION AND
                                                  0.70                                                          FUNCTION DESCRIPTIONS
                                                                                     0.02 NOM
                                                                                                                SECTION OF THIS DATA SHEET.
                                                                                      COPLANARITY
                                              SEATING                                       0.08
                                               PLANE                             0.203 REF
                               PKG-005090
                                                                                                                                                             10-31-2017-A
                                                             COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-1
                                                         Figure 32. 28-Lead Lead Frame Chip Scale Package [LFCSP]
                                                             5 mm x 5 mm Body and 0.75 mm Package Height
                                                                                (CP-28-10)
                                                                      Dimensions shown in millimeters
ORDERING GUIDE
Model1                               Temperature Range                   Package Description                                                                                Package Option
SSM2603CPZ-REEL                      −40°C to +85°C                      28-Lead Lead Frame Chip Scale Package [LFCSP]                                                      CP-28-10
SSM2603CPZ-REEL7                     −40°C to +85°C                      28-Lead Lead Frame Chip Scale Package [LFCSP]                                                      CP-28-10
SSM2603-EVALZ                                                            Evaluation Board
1
    Z = RoHS Compliant Part.
                                                                              Rev. D | Page 30 of 31


Data Sheet                                                                                 SSM2603
NOTES
©2008–2018 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
                                                   D07241-0-7/18(D)
                                                                    Rev. D | Page 31 of 31


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
 SSM2603CPZ-REEL SSM2603CPZ-REEL7 SSM2603-EVALZ
