Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Nov 13 17:29:06 2020
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Ethernet_Top_timing_summary_routed.rpt -pb Ethernet_Top_timing_summary_routed.pb -rpx Ethernet_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Ethernet_Top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.109        0.000                      0                 8668        0.051        0.000                      0                 8668        0.264        0.000                       0                  3338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
CLK_SYSTEM_P        {0.000 2.500}        5.000           200.000         
  clk_out1_clk_gen  {0.000 10.000}       20.000          50.000          
  clk_out2_clk_gen  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_gen  {0.000 2.500}        5.000           200.000         
RGMII_RXC           {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_SYSTEM_P                                                                                                                                                          1.100        0.000                       0                     1  
  clk_out1_clk_gen       15.991        0.000                      0                  132        0.155        0.000                      0                  132        9.500        0.000                       0                   110  
  clk_out2_clk_gen                                                                                                                                                    0.264        0.000                       0                     3  
  clkfbout_clk_gen                                                                                                                                                    3.408        0.000                       0                     3  
RGMII_RXC                 1.376        0.000                      0                 5539        0.051        0.000                      0                 5539        3.500        0.000                       0                  3221  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_gen  RGMII_RXC               0.109        0.000                      0                    3        1.162        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  RGMII_RXC          RGMII_RXC                1.663        0.000                      0                 2994        0.397        0.000                      0                 2994  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_SYSTEM_P
  To Clock:  CLK_SYSTEM_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_SYSTEM_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_SYSTEM_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_gen
  To Clock:  clk_out1_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       15.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.991ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/timer_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.949ns  (logic 0.853ns (21.602%)  route 3.096ns (78.398%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.919ns = ( 18.081 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.923    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.670 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.148    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -4.067 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.702    -2.365    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X2Y68          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.433    -1.932 f  ethernet_test_inst/smi_config_inst/timer_reg[22]/Q
                         net (fo=2, routed)           0.670    -1.263    ethernet_test_inst/smi_config_inst/timer_reg_n_0_[22]
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.105    -1.158 r  ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_10/O
                         net (fo=1, routed)           0.509    -0.649    ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_10_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.105    -0.544 r  ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_6/O
                         net (fo=1, routed)           0.718     0.175    ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_6_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.105     0.280 r  ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_2/O
                         net (fo=2, routed)           1.199     1.478    ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_2_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I5_O)        0.105     1.583 r  ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.583    ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805    20.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    21.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    14.971 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    16.420    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.497 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.584    18.081    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y73          FDCE                                         r  ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.478    17.604    
                         clock uncertainty           -0.059    17.544    
    SLICE_X0Y73          FDCE (Setup_fdce_C_D)        0.030    17.574    ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         17.574    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 15.991    

Slack (MET) :             16.290ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/timer_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.853ns (23.360%)  route 2.799ns (76.640%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.917ns = ( 18.083 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.365ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.923    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.670 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.148    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -4.067 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.702    -2.365    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X2Y68          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDCE (Prop_fdce_C_Q)         0.433    -1.932 r  ethernet_test_inst/smi_config_inst/timer_reg[22]/Q
                         net (fo=2, routed)           0.670    -1.263    ethernet_test_inst/smi_config_inst/timer_reg_n_0_[22]
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.105    -1.158 f  ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_10/O
                         net (fo=1, routed)           0.509    -0.649    ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_10_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I4_O)        0.105    -0.544 f  ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_6/O
                         net (fo=1, routed)           0.718     0.175    ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_6_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.105     0.280 f  ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_2/O
                         net (fo=2, routed)           0.902     1.181    ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_2_n_0
    SLICE_X0Y72          LUT3 (Prop_lut3_I0_O)        0.105     1.286 r  ethernet_test_inst/smi_config_inst/FSM_onehot_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.286    ethernet_test_inst/smi_config_inst/FSM_onehot_state[1]_i_1__2_n_0
    SLICE_X0Y72          FDCE                                         r  ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805    20.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    21.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    14.971 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    16.420    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.497 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.586    18.083    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y72          FDCE                                         r  ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.478    17.606    
                         clock uncertainty           -0.059    17.546    
    SLICE_X0Y72          FDCE (Setup_fdce_C_D)        0.030    17.576    ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         17.576    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 16.290    

Slack (MET) :             16.417ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 2.040ns (57.213%)  route 1.526ns (42.787%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 18.087 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.923    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.670 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.148    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -4.067 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.704    -2.363    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X2Y66          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.433    -1.930 r  ethernet_test_inst/smi_config_inst/timer_reg[1]/Q
                         net (fo=2, routed)           0.770    -1.160    ethernet_test_inst/smi_config_inst/timer_reg_n_0_[1]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    -0.615 r  ethernet_test_inst/smi_config_inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.615    ethernet_test_inst/smi_config_inst/timer0_carry_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.517 r  ethernet_test_inst/smi_config_inst/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.517    ethernet_test_inst/smi_config_inst/timer0_carry__0_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.419 r  ethernet_test_inst/smi_config_inst/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.419    ethernet_test_inst/smi_config_inst/timer0_carry__1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.321 r  ethernet_test_inst/smi_config_inst/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.321    ethernet_test_inst/smi_config_inst/timer0_carry__2_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.223 r  ethernet_test_inst/smi_config_inst/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.223    ethernet_test_inst/smi_config_inst/timer0_carry__3_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.125 r  ethernet_test_inst/smi_config_inst/timer0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.125    ethernet_test_inst/smi_config_inst/timer0_carry__4_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.027 r  ethernet_test_inst/smi_config_inst/timer0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -0.027    ethernet_test_inst/smi_config_inst/timer0_carry__5_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.173 r  ethernet_test_inst/smi_config_inst/timer0_carry__6/O[2]
                         net (fo=1, routed)           0.755     0.928    ethernet_test_inst/smi_config_inst/in7[31]
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.274     1.202 r  ethernet_test_inst/smi_config_inst/timer[31]_i_1/O
                         net (fo=1, routed)           0.000     1.202    ethernet_test_inst/smi_config_inst/timer[31]
    SLICE_X0Y68          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805    20.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    21.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    14.971 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    16.420    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.497 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.590    18.087    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y68          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[31]/C
                         clock pessimism             -0.478    17.610    
                         clock uncertainty           -0.059    17.550    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.069    17.619    ethernet_test_inst/smi_config_inst/timer_reg[31]
  -------------------------------------------------------------------
                         required time                         17.619    
                         arrival time                          -1.202    
  -------------------------------------------------------------------
                         slack                                 16.417    

Slack (MET) :             16.417ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 2.009ns (56.365%)  route 1.555ns (43.635%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.923    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.670 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.148    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -4.067 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.704    -2.363    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X2Y66          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.433    -1.930 r  ethernet_test_inst/smi_config_inst/timer_reg[1]/Q
                         net (fo=2, routed)           0.770    -1.160    ethernet_test_inst/smi_config_inst/timer_reg_n_0_[1]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    -0.615 r  ethernet_test_inst/smi_config_inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.615    ethernet_test_inst/smi_config_inst/timer0_carry_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.517 r  ethernet_test_inst/smi_config_inst/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.517    ethernet_test_inst/smi_config_inst/timer0_carry__0_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.419 r  ethernet_test_inst/smi_config_inst/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.419    ethernet_test_inst/smi_config_inst/timer0_carry__1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.321 r  ethernet_test_inst/smi_config_inst/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.321    ethernet_test_inst/smi_config_inst/timer0_carry__2_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.223 r  ethernet_test_inst/smi_config_inst/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.223    ethernet_test_inst/smi_config_inst/timer0_carry__3_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.125 r  ethernet_test_inst/smi_config_inst/timer0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.125    ethernet_test_inst/smi_config_inst/timer0_carry__4_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.027 r  ethernet_test_inst/smi_config_inst/timer0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    -0.027    ethernet_test_inst/smi_config_inst/timer0_carry__5_n_0
    SLICE_X1Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     0.153 r  ethernet_test_inst/smi_config_inst/timer0_carry__6/O[0]
                         net (fo=1, routed)           0.785     0.938    ethernet_test_inst/smi_config_inst/in7[29]
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.263     1.201 r  ethernet_test_inst/smi_config_inst/timer[29]_i_1/O
                         net (fo=1, routed)           0.000     1.201    ethernet_test_inst/smi_config_inst/timer[29]
    SLICE_X0Y69          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805    20.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    21.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    14.971 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    16.420    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.497 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.589    18.086    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y69          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[29]/C
                         clock pessimism             -0.478    17.609    
                         clock uncertainty           -0.059    17.549    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.069    17.618    ethernet_test_inst/smi_config_inst/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         17.618    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                 16.417    

Slack (MET) :             16.459ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.996ns (56.076%)  route 1.563ns (43.924%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.914ns = ( 18.086 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.923    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.670 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.148    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -4.067 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.704    -2.363    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X2Y66          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.433    -1.930 r  ethernet_test_inst/smi_config_inst/timer_reg[1]/Q
                         net (fo=2, routed)           0.770    -1.160    ethernet_test_inst/smi_config_inst/timer_reg_n_0_[1]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    -0.615 r  ethernet_test_inst/smi_config_inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.615    ethernet_test_inst/smi_config_inst/timer0_carry_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.517 r  ethernet_test_inst/smi_config_inst/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.517    ethernet_test_inst/smi_config_inst/timer0_carry__0_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.419 r  ethernet_test_inst/smi_config_inst/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.419    ethernet_test_inst/smi_config_inst/timer0_carry__1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.321 r  ethernet_test_inst/smi_config_inst/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.321    ethernet_test_inst/smi_config_inst/timer0_carry__2_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.223 r  ethernet_test_inst/smi_config_inst/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.223    ethernet_test_inst/smi_config_inst/timer0_carry__3_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.125 r  ethernet_test_inst/smi_config_inst/timer0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.125    ethernet_test_inst/smi_config_inst/timer0_carry__4_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.140 r  ethernet_test_inst/smi_config_inst/timer0_carry__5/O[1]
                         net (fo=1, routed)           0.793     0.933    ethernet_test_inst/smi_config_inst/in7[26]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.263     1.196 r  ethernet_test_inst/smi_config_inst/timer[26]_i_1/O
                         net (fo=1, routed)           0.000     1.196    ethernet_test_inst/smi_config_inst/timer[26]
    SLICE_X2Y69          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805    20.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    21.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    14.971 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    16.420    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.497 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.589    18.086    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X2Y69          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[26]/C
                         clock pessimism             -0.478    17.609    
                         clock uncertainty           -0.059    17.549    
    SLICE_X2Y69          FDCE (Setup_fdce_C_D)        0.106    17.655    ethernet_test_inst/smi_config_inst/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         17.655    
                         arrival time                          -1.196    
  -------------------------------------------------------------------
                         slack                                 16.459    

Slack (MET) :             16.477ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.799ns (23.048%)  route 2.668ns (76.952%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 18.090 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.923    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.670 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.148    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -4.067 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.709    -2.358    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X1Y62          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.379    -1.979 r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[12]/Q
                         net (fo=2, routed)           0.857    -1.123    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[12]
    SLICE_X1Y64          LUT4 (Prop_lut4_I1_O)        0.105    -1.018 r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_5/O
                         net (fo=1, routed)           0.505    -0.512    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_5_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I4_O)        0.105    -0.407 r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_4/O
                         net (fo=1, routed)           0.507     0.100    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_4_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.105     0.205 r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_2/O
                         net (fo=16, routed)          0.798     1.003    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_2_n_0
    SLICE_X1Y64          LUT2 (Prop_lut2_I0_O)        0.105     1.108 r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     1.108    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_1[15]
    SLICE_X1Y64          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805    20.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    21.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    14.971 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    16.420    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.497 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.593    18.090    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X1Y64          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[15]/C
                         clock pessimism             -0.478    17.613    
                         clock uncertainty           -0.059    17.553    
    SLICE_X1Y64          FDCE (Setup_fdce_C_D)        0.032    17.585    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         17.585    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                 16.477    

Slack (MET) :             16.498ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.815ns (23.402%)  route 2.668ns (76.598%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 18.090 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.358ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.923    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.670 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.148    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -4.067 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.709    -2.358    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X1Y62          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDCE (Prop_fdce_C_Q)         0.379    -1.979 r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[12]/Q
                         net (fo=2, routed)           0.857    -1.123    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[12]
    SLICE_X1Y64          LUT4 (Prop_lut4_I1_O)        0.105    -1.018 r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_5/O
                         net (fo=1, routed)           0.505    -0.512    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_5_n_0
    SLICE_X1Y63          LUT5 (Prop_lut5_I4_O)        0.105    -0.407 r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_4/O
                         net (fo=1, routed)           0.507     0.100    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_4_n_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I5_O)        0.105     0.205 r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_2/O
                         net (fo=16, routed)          0.798     1.003    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[15]_i_2_n_0
    SLICE_X1Y64          LUT2 (Prop_lut2_I0_O)        0.121     1.124 r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.124    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_1[2]
    SLICE_X1Y64          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805    20.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    21.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    14.971 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    16.420    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.497 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.593    18.090    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X1Y64          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[2]/C
                         clock pessimism             -0.478    17.613    
                         clock uncertainty           -0.059    17.553    
    SLICE_X1Y64          FDCE (Setup_fdce_C_D)        0.069    17.622    ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.622    
                         arrival time                          -1.124    
  -------------------------------------------------------------------
                         slack                                 16.498    

Slack (MET) :             16.516ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 1.911ns (55.131%)  route 1.555ns (44.869%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 18.087 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.923    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.670 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.148    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -4.067 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.704    -2.363    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X2Y66          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.433    -1.930 r  ethernet_test_inst/smi_config_inst/timer_reg[1]/Q
                         net (fo=2, routed)           0.770    -1.160    ethernet_test_inst/smi_config_inst/timer_reg_n_0_[1]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    -0.615 r  ethernet_test_inst/smi_config_inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.615    ethernet_test_inst/smi_config_inst/timer0_carry_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.517 r  ethernet_test_inst/smi_config_inst/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.517    ethernet_test_inst/smi_config_inst/timer0_carry__0_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.419 r  ethernet_test_inst/smi_config_inst/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.419    ethernet_test_inst/smi_config_inst/timer0_carry__1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.321 r  ethernet_test_inst/smi_config_inst/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.321    ethernet_test_inst/smi_config_inst/timer0_carry__2_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.223 r  ethernet_test_inst/smi_config_inst/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.223    ethernet_test_inst/smi_config_inst/timer0_carry__3_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.125 r  ethernet_test_inst/smi_config_inst/timer0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.125    ethernet_test_inst/smi_config_inst/timer0_carry__4_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     0.055 r  ethernet_test_inst/smi_config_inst/timer0_carry__5/O[0]
                         net (fo=1, routed)           0.785     0.840    ethernet_test_inst/smi_config_inst/in7[25]
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.263     1.103 r  ethernet_test_inst/smi_config_inst/timer[25]_i_1/O
                         net (fo=1, routed)           0.000     1.103    ethernet_test_inst/smi_config_inst/timer[25]
    SLICE_X0Y68          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805    20.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    21.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    14.971 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    16.420    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.497 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.590    18.087    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y68          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[25]/C
                         clock pessimism             -0.478    17.610    
                         clock uncertainty           -0.059    17.550    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.069    17.619    ethernet_test_inst/smi_config_inst/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         17.619    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                 16.516    

Slack (MET) :             16.522ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.934ns (55.303%)  route 1.563ns (44.697%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 18.087 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.923    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.670 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.148    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -4.067 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.704    -2.363    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X2Y66          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.433    -1.930 r  ethernet_test_inst/smi_config_inst/timer_reg[1]/Q
                         net (fo=2, routed)           0.770    -1.160    ethernet_test_inst/smi_config_inst/timer_reg_n_0_[1]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    -0.615 r  ethernet_test_inst/smi_config_inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.615    ethernet_test_inst/smi_config_inst/timer0_carry_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.517 r  ethernet_test_inst/smi_config_inst/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.517    ethernet_test_inst/smi_config_inst/timer0_carry__0_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.419 r  ethernet_test_inst/smi_config_inst/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.419    ethernet_test_inst/smi_config_inst/timer0_carry__1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.321 r  ethernet_test_inst/smi_config_inst/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.321    ethernet_test_inst/smi_config_inst/timer0_carry__2_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.223 r  ethernet_test_inst/smi_config_inst/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.223    ethernet_test_inst/smi_config_inst/timer0_carry__3_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.125 r  ethernet_test_inst/smi_config_inst/timer0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    -0.125    ethernet_test_inst/smi_config_inst/timer0_carry__4_n_0
    SLICE_X1Y71          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     0.075 r  ethernet_test_inst/smi_config_inst/timer0_carry__5/O[2]
                         net (fo=1, routed)           0.793     0.868    ethernet_test_inst/smi_config_inst/in7[27]
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.266     1.134 r  ethernet_test_inst/smi_config_inst/timer[27]_i_1/O
                         net (fo=1, routed)           0.000     1.134    ethernet_test_inst/smi_config_inst/timer[27]
    SLICE_X2Y68          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805    20.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    21.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    14.971 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    16.420    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.497 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.590    18.087    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X2Y68          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[27]/C
                         clock pessimism             -0.478    17.610    
                         clock uncertainty           -0.059    17.550    
    SLICE_X2Y68          FDCE (Setup_fdce_C_D)        0.106    17.656    ethernet_test_inst/smi_config_inst/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         17.656    
                         arrival time                          -1.134    
  -------------------------------------------------------------------
                         slack                                 16.522    

Slack (MET) :             16.550ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_gen rise@20.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.885ns (54.806%)  route 1.554ns (45.194%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.913ns = ( 18.087 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.363ns
    Clock Pessimism Removal (CPR):    -0.478ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.843     0.843 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.923    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.670 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.148    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -4.067 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.704    -2.363    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X2Y66          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDCE (Prop_fdce_C_Q)         0.433    -1.930 r  ethernet_test_inst/smi_config_inst/timer_reg[1]/Q
                         net (fo=2, routed)           0.770    -1.160    ethernet_test_inst/smi_config_inst/timer_reg_n_0_[1]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    -0.615 r  ethernet_test_inst/smi_config_inst/timer0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.615    ethernet_test_inst/smi_config_inst/timer0_carry_n_0
    SLICE_X1Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.517 r  ethernet_test_inst/smi_config_inst/timer0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.517    ethernet_test_inst/smi_config_inst/timer0_carry__0_n_0
    SLICE_X1Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.419 r  ethernet_test_inst/smi_config_inst/timer0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.419    ethernet_test_inst/smi_config_inst/timer0_carry__1_n_0
    SLICE_X1Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.321 r  ethernet_test_inst/smi_config_inst/timer0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.321    ethernet_test_inst/smi_config_inst/timer0_carry__2_n_0
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    -0.223 r  ethernet_test_inst/smi_config_inst/timer0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.223    ethernet_test_inst/smi_config_inst/timer0_carry__3_n_0
    SLICE_X1Y70          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     0.042 r  ethernet_test_inst/smi_config_inst/timer0_carry__4/O[1]
                         net (fo=1, routed)           0.784     0.826    ethernet_test_inst/smi_config_inst/in7[22]
    SLICE_X2Y68          LUT2 (Prop_lut2_I1_O)        0.250     1.076 r  ethernet_test_inst/smi_config_inst/timer[22]_i_1/O
                         net (fo=1, routed)           0.000     1.076    ethernet_test_inst/smi_config_inst/timer[22]
    SLICE_X2Y68          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805    20.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    21.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    14.971 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    16.420    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    16.497 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.590    18.087    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X2Y68          FDCE                                         r  ethernet_test_inst/smi_config_inst/timer_reg[22]/C
                         clock pessimism             -0.478    17.610    
                         clock uncertainty           -0.059    17.550    
    SLICE_X2Y68          FDCE (Setup_fdce_C_D)        0.076    17.626    ethernet_test_inst/smi_config_inst/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         17.626    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                 16.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/smi_inst/mdio_in_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/smi_inst/mdio_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.801    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.701 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.710    -0.419    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X2Y75          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/mdio_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.164    -0.255 r  ethernet_test_inst/smi_config_inst/smi_inst/mdio_in_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.200    ethernet_test_inst/smi_config_inst/smi_inst/mdio_in[0]
    SLICE_X2Y75          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/mdio_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.955 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.360    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.331 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.984    -0.348    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X2Y75          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/mdio_in_reg[1]/C
                         clock pessimism             -0.071    -0.419    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.064    -0.355    ethernet_test_inst/smi_config_inst/smi_inst/mdio_in_reg[1]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/read_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.227ns (77.690%)  route 0.065ns (22.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.801    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.701 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.710    -0.419    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X1Y75          FDCE                                         r  ethernet_test_inst/smi_config_inst/read_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.128    -0.291 f  ethernet_test_inst/smi_config_inst/read_req_reg/Q
                         net (fo=2, routed)           0.065    -0.226    ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]_0
    SLICE_X1Y75          LUT3 (Prop_lut3_I0_O)        0.099    -0.127 r  ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.127    ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X1Y75          FDPE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.955 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.360    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.331 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.984    -0.348    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X1Y75          FDPE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.071    -0.419    
    SLICE_X1Y75          FDPE (Hold_fdpe_C_D)         0.092    -0.327    ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/link_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.683%)  route 0.121ns (39.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.801    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.701 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.710    -0.419    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y74          FDCE                                         r  ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.278 f  ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.158    ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.045    -0.113 r  ethernet_test_inst/smi_config_inst/link_i_1/O
                         net (fo=1, routed)           0.000    -0.113    ethernet_test_inst/smi_config_inst/link_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  ethernet_test_inst/smi_config_inst/link_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.955 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.360    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.331 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.985    -0.347    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y73          FDCE                                         r  ethernet_test_inst/smi_config_inst/link_reg/C
                         clock pessimism             -0.058    -0.405    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.092    -0.313    ethernet_test_inst/smi_config_inst/link_reg
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.719%)  route 0.120ns (39.281%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.801    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.701 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.710    -0.419    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y74          FDCE                                         r  ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDCE (Prop_fdce_C_Q)         0.141    -0.278 r  ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.158    ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.045    -0.113 r  ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    ethernet_test_inst/smi_config_inst/FSM_onehot_state[8]_i_1_n_0
    SLICE_X0Y73          FDCE                                         r  ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.955 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.360    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.331 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.985    -0.347    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y73          FDCE                                         r  ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.058    -0.405    
    SLICE_X0Y73          FDCE (Hold_fdce_C_D)         0.091    -0.314    ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.247ns (73.169%)  route 0.091ns (26.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.801    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.701 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.710    -0.419    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X2Y74          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDCE (Prop_fdce_C_Q)         0.148    -0.271 r  ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[13]/Q
                         net (fo=1, routed)           0.091    -0.181    ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg_n_0_[13]
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.099    -0.082 r  ethernet_test_inst/smi_config_inst/smi_inst/read_data[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    ethernet_test_inst/smi_config_inst/smi_inst/read_data[14]
    SLICE_X2Y74          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.955 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.360    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.331 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.984    -0.348    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X2Y74          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[14]/C
                         clock pessimism             -0.071    -0.419    
    SLICE_X2Y74          FDCE (Hold_fdce_C_D)         0.121    -0.298    ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.189ns (55.472%)  route 0.152ns (44.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.801    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.701 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.710    -0.419    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X1Y75          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.278 r  ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/Q
                         net (fo=14, routed)          0.152    -0.126    ethernet_test_inst/smi_config_inst/smi_inst/p_0_in__0_0
    SLICE_X3Y76          LUT5 (Prop_lut5_I2_O)        0.048    -0.078 r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.078    ethernet_test_inst/smi_config_inst/smi_inst/p_0_in__0[2]
    SLICE_X3Y76          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.955 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.360    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.331 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.985    -0.347    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X3Y76          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[2]/C
                         clock pessimism             -0.058    -0.405    
    SLICE_X3Y76          FDCE (Hold_fdce_C_D)         0.107    -0.298    ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.696%)  route 0.090ns (28.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.801    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.701 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.711    -0.418    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X3Y76          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.128    -0.290 r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[2]/Q
                         net (fo=8, routed)           0.090    -0.201    ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[2]
    SLICE_X3Y76          LUT6 (Prop_lut6_I0_O)        0.099    -0.102 r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    ethernet_test_inst/smi_config_inst/smi_inst/p_0_in__0[3]
    SLICE_X3Y76          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.955 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.360    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.331 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.985    -0.347    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X3Y76          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[3]/C
                         clock pessimism             -0.071    -0.418    
    SLICE_X3Y76          FDCE (Hold_fdce_C_D)         0.092    -0.326    ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.931%)  route 0.172ns (48.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.418ns
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.801    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.701 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.711    -0.418    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X1Y76          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141    -0.277 f  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[5]/Q
                         net (fo=6, routed)           0.172    -0.105    ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[5]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.045    -0.060 r  ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.060    ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state[4]_i_1__0_n_0
    SLICE_X2Y76          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.955 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.360    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.331 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.985    -0.347    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X2Y76          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.058    -0.405    
    SLICE_X2Y76          FDCE (Hold_fdce_C_D)         0.120    -0.285    ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.076%)  route 0.152ns (44.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.419ns
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.801    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.701 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.710    -0.419    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X1Y75          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141    -0.278 r  ethernet_test_inst/smi_config_inst/smi_inst/FSM_onehot_state_reg[5]/Q
                         net (fo=14, routed)          0.152    -0.126    ethernet_test_inst/smi_config_inst/smi_inst/p_0_in__0_0
    SLICE_X3Y76          LUT4 (Prop_lut4_I1_O)        0.045    -0.081 r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    ethernet_test_inst/smi_config_inst/smi_inst/p_0_in__0[1]
    SLICE_X3Y76          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.955 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.360    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.331 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.985    -0.347    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X3Y76          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[1]/C
                         clock pessimism             -0.058    -0.405    
    SLICE_X3Y76          FDCE (Hold_fdce_C_D)         0.091    -0.314    ethernet_test_inst/smi_config_inst/smi_inst/write_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.057%)  route 0.101ns (30.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.361     0.361 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.801    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.701 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.707    -0.422    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X4Y75          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.128    -0.294 r  ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[5]/Q
                         net (fo=1, routed)           0.101    -0.193    ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg_n_0_[5]
    SLICE_X4Y75          LUT2 (Prop_lut2_I1_O)        0.098    -0.095 r  ethernet_test_inst/smi_config_inst/smi_inst/read_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.095    ethernet_test_inst/smi_config_inst/smi_inst/read_data[6]
    SLICE_X4Y75          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392     0.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.955 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.360    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.331 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.982    -0.350    ethernet_test_inst/smi_config_inst/smi_inst/CLK
    SLICE_X4Y75          FDCE                                         r  ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[6]/C
                         clock pessimism             -0.072    -0.422    
    SLICE_X4Y75          FDCE (Hold_fdce_C_D)         0.092    -0.330    ethernet_test_inst/smi_config_inst/smi_inst/read_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2   clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C             n/a            1.000         20.000      19.000     SLICE_X0Y72     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y72     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y75     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y75     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y74     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y74     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y74     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X0Y74     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X0Y72     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X0Y72     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y72     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y72     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y75     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y75     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y75     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y75     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y74     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y74     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X2Y62     ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y62     ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y62     ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y62     ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X1Y62     ethernet_test_inst/smi_config_inst/smi_inst/mdc_cnt_reg[6]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X0Y72     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         10.000      9.500      SLICE_X0Y72     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y72     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y72     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X0Y75     ethernet_test_inst/smi_config_inst/FSM_onehot_state_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_gen
  To Clock:  clk_out2_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_gen
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  RGMII2GMII_inst/IDELAYCTRL_inst/REFCLK
Min Period  n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    clk_gen_inst/inst/clkout2_buf/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   clk_gen_inst/inst/plle2_adv_inst/CLKOUT1
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  RGMII2GMII_inst/IDELAYCTRL_inst/REFCLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   clk_gen_inst/inst/plle2_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3   clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  clk_gen_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  RGMII_RXC
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        1.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/wait_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.366ns (36.100%)  route 4.188ns (63.900%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 12.346 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.705     4.767    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X7Y64          FDCE                                         r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.348     5.115 r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           1.020     6.135    ethernet_test_inst/mac_test0/state_reg[8]_i_3_0[3]
    SLICE_X8Y63          LUT6 (Prop_lut6_I1_O)        0.242     6.377 r  ethernet_test_inst/mac_test0/state[8]_i_18/O
                         net (fo=1, routed)           0.000     6.377    ethernet_test_inst/mac_test0/state[8]_i_18_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.693 r  ethernet_test_inst/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.693    ethernet_test_inst/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.793 r  ethernet_test_inst/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.793    ethernet_test_inst/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.984 f  ethernet_test_inst/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.194     8.178    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/CO[0]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.252     8.430 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9/O
                         net (fo=1, routed)           0.332     8.761    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I3_O)        0.105     8.866 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     8.866    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.312 f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.434     9.746    ethernet_test_inst/mac_test0/wait_cnt2
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.261    10.007 r  ethernet_test_inst/mac_test0/wait_cnt[31]_i_2/O
                         net (fo=32, routed)          1.209    11.216    ethernet_test_inst/mac_test0/wait_cnt[31]_i_2_n_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.105    11.321 r  ethernet_test_inst/mac_test0/wait_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000    11.321    ethernet_test_inst/mac_test0/wait_cnt[10]_i_1_n_0
    SLICE_X8Y62          FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.525    12.346    ethernet_test_inst/mac_test0/gmii_tx_clk
    SLICE_X8Y62          FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[10]/C
                         clock pessimism              0.314    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X8Y62          FDCE (Setup_fdce_C_D)        0.072    12.697    ethernet_test_inst/mac_test0/wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/wait_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.366ns (36.128%)  route 4.183ns (63.872%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 12.347 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.705     4.767    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X7Y64          FDCE                                         r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.348     5.115 r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           1.020     6.135    ethernet_test_inst/mac_test0/state_reg[8]_i_3_0[3]
    SLICE_X8Y63          LUT6 (Prop_lut6_I1_O)        0.242     6.377 r  ethernet_test_inst/mac_test0/state[8]_i_18/O
                         net (fo=1, routed)           0.000     6.377    ethernet_test_inst/mac_test0/state[8]_i_18_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.693 r  ethernet_test_inst/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.693    ethernet_test_inst/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.793 r  ethernet_test_inst/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.793    ethernet_test_inst/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.984 f  ethernet_test_inst/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.194     8.178    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/CO[0]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.252     8.430 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9/O
                         net (fo=1, routed)           0.332     8.761    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I3_O)        0.105     8.866 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     8.866    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.312 f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.434     9.746    ethernet_test_inst/mac_test0/wait_cnt2
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.261    10.007 r  ethernet_test_inst/mac_test0/wait_cnt[31]_i_2/O
                         net (fo=32, routed)          1.204    11.211    ethernet_test_inst/mac_test0/wait_cnt[31]_i_2_n_0
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.105    11.316 r  ethernet_test_inst/mac_test0/wait_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000    11.316    ethernet_test_inst/mac_test0/wait_cnt[13]_i_1_n_0
    SLICE_X10Y63         FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.526    12.347    ethernet_test_inst/mac_test0/gmii_tx_clk
    SLICE_X10Y63         FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[13]/C
                         clock pessimism              0.314    12.661    
                         clock uncertainty           -0.035    12.626    
    SLICE_X10Y63         FDCE (Setup_fdce_C_D)        0.076    12.702    ethernet_test_inst/mac_test0/wait_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/wait_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 2.366ns (36.167%)  route 4.176ns (63.833%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 12.347 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.705     4.767    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X7Y64          FDCE                                         r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.348     5.115 r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           1.020     6.135    ethernet_test_inst/mac_test0/state_reg[8]_i_3_0[3]
    SLICE_X8Y63          LUT6 (Prop_lut6_I1_O)        0.242     6.377 r  ethernet_test_inst/mac_test0/state[8]_i_18/O
                         net (fo=1, routed)           0.000     6.377    ethernet_test_inst/mac_test0/state[8]_i_18_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.693 r  ethernet_test_inst/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.693    ethernet_test_inst/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.793 r  ethernet_test_inst/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.793    ethernet_test_inst/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.984 f  ethernet_test_inst/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.194     8.178    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/CO[0]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.252     8.430 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9/O
                         net (fo=1, routed)           0.332     8.761    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I3_O)        0.105     8.866 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     8.866    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.312 f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.434     9.746    ethernet_test_inst/mac_test0/wait_cnt2
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.261    10.007 r  ethernet_test_inst/mac_test0/wait_cnt[31]_i_2/O
                         net (fo=32, routed)          1.197    11.204    ethernet_test_inst/mac_test0/wait_cnt[31]_i_2_n_0
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.105    11.309 r  ethernet_test_inst/mac_test0/wait_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000    11.309    ethernet_test_inst/mac_test0/wait_cnt[11]_i_1_n_0
    SLICE_X10Y63         FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.526    12.347    ethernet_test_inst/mac_test0/gmii_tx_clk
    SLICE_X10Y63         FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[11]/C
                         clock pessimism              0.314    12.661    
                         clock uncertainty           -0.035    12.626    
    SLICE_X10Y63         FDCE (Setup_fdce_C_D)        0.072    12.698    ethernet_test_inst/mac_test0/wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -11.309    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.410ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/wait_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        6.554ns  (logic 2.366ns (36.100%)  route 4.188ns (63.900%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 12.346 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.705     4.767    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X7Y64          FDCE                                         r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.348     5.115 r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           1.020     6.135    ethernet_test_inst/mac_test0/state_reg[8]_i_3_0[3]
    SLICE_X8Y63          LUT6 (Prop_lut6_I1_O)        0.242     6.377 r  ethernet_test_inst/mac_test0/state[8]_i_18/O
                         net (fo=1, routed)           0.000     6.377    ethernet_test_inst/mac_test0/state[8]_i_18_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.693 r  ethernet_test_inst/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.693    ethernet_test_inst/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.793 r  ethernet_test_inst/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.793    ethernet_test_inst/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.984 f  ethernet_test_inst/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.194     8.178    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/CO[0]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.252     8.430 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9/O
                         net (fo=1, routed)           0.332     8.761    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I3_O)        0.105     8.866 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     8.866    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.312 f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.434     9.746    ethernet_test_inst/mac_test0/wait_cnt2
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.261    10.007 r  ethernet_test_inst/mac_test0/wait_cnt[31]_i_2/O
                         net (fo=32, routed)          1.209    11.216    ethernet_test_inst/mac_test0/wait_cnt[31]_i_2_n_0
    SLICE_X8Y62          LUT2 (Prop_lut2_I0_O)        0.105    11.321 r  ethernet_test_inst/mac_test0/wait_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000    11.321    ethernet_test_inst/mac_test0/wait_cnt[12]_i_1_n_0
    SLICE_X8Y62          FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.525    12.346    ethernet_test_inst/mac_test0/gmii_tx_clk
    SLICE_X8Y62          FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[12]/C
                         clock pessimism              0.314    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X8Y62          FDCE (Setup_fdce_C_D)        0.106    12.731    ethernet_test_inst/mac_test0/wait_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.731    
                         arrival time                         -11.321    
  -------------------------------------------------------------------
                         slack                                  1.410    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        6.528ns  (logic 1.970ns (30.178%)  route 4.558ns (69.822%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 12.339 - 8.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.645     4.707    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y54         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDCE (Prop_fdce_C_Q)         0.348     5.055 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=58, routed)          3.914     8.969    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.239     9.208 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     9.208    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[3]_i_6_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.648 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.648    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.746 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.844 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.844    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.942 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.942    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.040 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.040    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.138 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.138    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    10.338 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.644    10.982    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2_n_5
    SLICE_X25Y87         LUT5 (Prop_lut5_I3_O)        0.253    11.235 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000    11.235    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp[26]_i_1_n_0
    SLICE_X25Y87         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.518    12.339    ethernet_test_inst/mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X25Y87         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[26]/C
                         clock pessimism              0.314    12.653    
                         clock uncertainty           -0.035    12.618    
    SLICE_X25Y87         FDCE (Setup_fdce_C_D)        0.032    12.650    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.415ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/wait_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 2.367ns (36.138%)  route 4.183ns (63.862%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 12.347 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.705     4.767    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X7Y64          FDCE                                         r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.348     5.115 r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           1.020     6.135    ethernet_test_inst/mac_test0/state_reg[8]_i_3_0[3]
    SLICE_X8Y63          LUT6 (Prop_lut6_I1_O)        0.242     6.377 r  ethernet_test_inst/mac_test0/state[8]_i_18/O
                         net (fo=1, routed)           0.000     6.377    ethernet_test_inst/mac_test0/state[8]_i_18_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.693 r  ethernet_test_inst/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.693    ethernet_test_inst/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.793 r  ethernet_test_inst/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.793    ethernet_test_inst/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.984 f  ethernet_test_inst/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.194     8.178    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/CO[0]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.252     8.430 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9/O
                         net (fo=1, routed)           0.332     8.761    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I3_O)        0.105     8.866 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     8.866    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.312 f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.434     9.746    ethernet_test_inst/mac_test0/wait_cnt2
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.261    10.007 r  ethernet_test_inst/mac_test0/wait_cnt[31]_i_2/O
                         net (fo=32, routed)          1.204    11.211    ethernet_test_inst/mac_test0/wait_cnt[31]_i_2_n_0
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.106    11.317 r  ethernet_test_inst/mac_test0/wait_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    11.317    ethernet_test_inst/mac_test0/wait_cnt[6]_i_1_n_0
    SLICE_X10Y63         FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.526    12.347    ethernet_test_inst/mac_test0/gmii_tx_clk
    SLICE_X10Y63         FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[6]/C
                         clock pessimism              0.314    12.661    
                         clock uncertainty           -0.035    12.626    
    SLICE_X10Y63         FDCE (Setup_fdce_C_D)        0.106    12.732    ethernet_test_inst/mac_test0/wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  1.415    

Slack (MET) :             1.423ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/wait_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 2.366ns (36.167%)  route 4.176ns (63.833%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.347ns = ( 12.347 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.705     4.767    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X7Y64          FDCE                                         r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.348     5.115 r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           1.020     6.135    ethernet_test_inst/mac_test0/state_reg[8]_i_3_0[3]
    SLICE_X8Y63          LUT6 (Prop_lut6_I1_O)        0.242     6.377 r  ethernet_test_inst/mac_test0/state[8]_i_18/O
                         net (fo=1, routed)           0.000     6.377    ethernet_test_inst/mac_test0/state[8]_i_18_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.693 r  ethernet_test_inst/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.693    ethernet_test_inst/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.793 r  ethernet_test_inst/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.793    ethernet_test_inst/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.984 f  ethernet_test_inst/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.194     8.178    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/CO[0]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.252     8.430 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9/O
                         net (fo=1, routed)           0.332     8.761    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I3_O)        0.105     8.866 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     8.866    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.312 f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.434     9.746    ethernet_test_inst/mac_test0/wait_cnt2
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.261    10.007 r  ethernet_test_inst/mac_test0/wait_cnt[31]_i_2/O
                         net (fo=32, routed)          1.197    11.204    ethernet_test_inst/mac_test0/wait_cnt[31]_i_2_n_0
    SLICE_X10Y63         LUT2 (Prop_lut2_I0_O)        0.105    11.309 r  ethernet_test_inst/mac_test0/wait_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000    11.309    ethernet_test_inst/mac_test0/wait_cnt[14]_i_1_n_0
    SLICE_X10Y63         FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.526    12.347    ethernet_test_inst/mac_test0/gmii_tx_clk
    SLICE_X10Y63         FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[14]/C
                         clock pessimism              0.314    12.661    
                         clock uncertainty           -0.035    12.626    
    SLICE_X10Y63         FDCE (Setup_fdce_C_D)        0.106    12.732    ethernet_test_inst/mac_test0/wait_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.732    
                         arrival time                         -11.309    
  -------------------------------------------------------------------
                         slack                                  1.423    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 2.132ns (32.843%)  route 4.359ns (67.157%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.339ns = ( 12.339 - 8.000 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.645     4.707    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X13Y54         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDCE (Prop_fdce_C_Q)         0.348     5.055 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[0]/Q
                         net (fo=58, routed)          3.914     8.969    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I0_O)        0.239     9.208 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[3]_i_6/O
                         net (fo=1, routed)           0.000     9.208    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp[3]_i_6_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     9.648 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.648    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[3]_i_2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.746 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/reply_checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.746    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_0[0]
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.844 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.844    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[11]_i_2_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.942 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.942    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[15]_i_2_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.040 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.040    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[19]_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.138 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.138    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[23]_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.236 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.236    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[27]_i_2_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.496 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_5/O[3]
                         net (fo=1, routed)           0.445    10.941    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]_i_5_n_4
    SLICE_X27Y87         LUT5 (Prop_lut5_I3_O)        0.257    11.198 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]_i_2/O
                         net (fo=1, routed)           0.000    11.198    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp[31]_i_2_n_0
    SLICE_X27Y87         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.518    12.339    ethernet_test_inst/mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X27Y87         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]/C
                         clock pessimism              0.314    12.653    
                         clock uncertainty           -0.035    12.618    
    SLICE_X27Y87         FDCE (Setup_fdce_C_D)        0.033    12.651    ethernet_test_inst/mac_test0/mac_top0/icmp0/reply_checksum_tmp_reg[31]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.460ns  (required time - arrival time)
  Source:                 ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 1.637ns (25.547%)  route 4.771ns (74.453%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 12.331 - 8.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.712     4.774    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X5Y54          FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDCE (Prop_fdce_C_Q)         0.379     5.153 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[6]/Q
                         net (fo=57, routed)          4.158     9.311    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/mac_rx_data_d2_reg[7]_0[6]
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.105     9.416 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_4/O
                         net (fo=1, routed)           0.000     9.416    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp[7]_i_4_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     9.748 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/checksum_tmp_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.748    ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_0[0]
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.846 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.846    ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[11]_i_2_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.944 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.944    ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[15]_i_2_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.042 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.042    ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[19]_i_2_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.140 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.140    ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[23]_i_2_n_0
    SLICE_X35Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.320 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.612    10.933    ethernet_test_inst/mac_test0/mac_top0/icmp0/in15[24]
    SLICE_X38Y88         LUT4 (Prop_lut4_I1_O)        0.249    11.182 r  ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp[24]_i_1/O
                         net (fo=1, routed)           0.000    11.182    ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp[24]
    SLICE_X38Y88         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.510    12.331    ethernet_test_inst/mac_test0/mac_top0/icmp0/gmii_tx_clk
    SLICE_X38Y88         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]/C
                         clock pessimism              0.314    12.645    
                         clock uncertainty           -0.035    12.610    
    SLICE_X38Y88         FDCE (Setup_fdce_C_D)        0.032    12.642    ethernet_test_inst/mac_test0/mac_top0/icmp0/checksum_tmp_reg[24]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                         -11.182    
  -------------------------------------------------------------------
                         slack                                  1.460    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/wait_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 2.366ns (36.871%)  route 4.051ns (63.129%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.346ns = ( 12.346 - 8.000 ) 
    Source Clock Delay      (SCD):    4.767ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.705     4.767    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X7Y64          FDCE                                         r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y64          FDCE (Prop_fdce_C_Q)         0.348     5.115 r  ethernet_test_inst/arbi_inst/pack_total_len_reg[24]/Q
                         net (fo=7, routed)           1.020     6.135    ethernet_test_inst/mac_test0/state_reg[8]_i_3_0[3]
    SLICE_X8Y63          LUT6 (Prop_lut6_I1_O)        0.242     6.377 r  ethernet_test_inst/mac_test0/state[8]_i_18/O
                         net (fo=1, routed)           0.000     6.377    ethernet_test_inst/mac_test0/state[8]_i_18_n_0
    SLICE_X8Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.693 r  ethernet_test_inst/mac_test0/state_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.693    ethernet_test_inst/mac_test0/state_reg[8]_i_12_n_0
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.793 r  ethernet_test_inst/mac_test0/state_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.793    ethernet_test_inst/mac_test0/state_reg[8]_i_8_n_0
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191     6.984 f  ethernet_test_inst/mac_test0/state_reg[8]_i_3/CO[2]
                         net (fo=8, routed)           1.194     8.178    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/CO[0]
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.252     8.430 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9/O
                         net (fo=1, routed)           0.332     8.761    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_9_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I3_O)        0.105     8.866 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7/O
                         net (fo=1, routed)           0.000     8.866    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt[31]_i_7_n_0
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     9.312 f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/arp0/wait_cnt_reg[31]_i_4/CO[2]
                         net (fo=1, routed)           0.434     9.746    ethernet_test_inst/mac_test0/wait_cnt2
    SLICE_X33Y70         LUT6 (Prop_lut6_I0_O)        0.261    10.007 r  ethernet_test_inst/mac_test0/wait_cnt[31]_i_2/O
                         net (fo=32, routed)          1.072    11.079    ethernet_test_inst/mac_test0/wait_cnt[31]_i_2_n_0
    SLICE_X11Y64         LUT2 (Prop_lut2_I0_O)        0.105    11.184 r  ethernet_test_inst/mac_test0/wait_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000    11.184    ethernet_test_inst/mac_test0/wait_cnt[16]_i_1_n_0
    SLICE_X11Y64         FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.525    12.346    ethernet_test_inst/mac_test0/gmii_tx_clk
    SLICE_X11Y64         FDCE                                         r  ethernet_test_inst/mac_test0/wait_cnt_reg[16]/C
                         clock pessimism              0.314    12.660    
                         clock uncertainty           -0.035    12.625    
    SLICE_X11Y64         FDCE (Setup_fdce_C_D)        0.032    12.657    ethernet_test_inst/mac_test0/wait_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -11.184    
  -------------------------------------------------------------------
                         slack                                  1.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/e_rxd_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/gmii_rxd_d0_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.801%)  route 0.159ns (49.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.794     1.841    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X6Y49          FDCE                                         r  ethernet_test_inst/arbi_inst/e_rxd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDCE (Prop_fdce_C_Q)         0.164     2.005 r  ethernet_test_inst/arbi_inst/e_rxd_reg[5]/Q
                         net (fo=1, routed)           0.159     2.164    ethernet_test_inst/mac_test0/D[5]
    SLICE_X4Y51          FDCE                                         r  ethernet_test_inst/mac_test0/gmii_rxd_d0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.999     2.305    ethernet_test_inst/mac_test0/gmii_tx_clk
    SLICE_X4Y51          FDCE                                         r  ethernet_test_inst/mac_test0/gmii_rxd_d0_reg[5]/C
                         clock pessimism             -0.267     2.037    
    SLICE_X4Y51          FDCE (Hold_fdce_C_D)         0.075     2.112    ethernet_test_inst/mac_test0/gmii_rxd_d0_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.694     1.741    ethernet_test_inst/arbi_inst/tx_buffer_inst/gmii_tx_clk
    SLICE_X8Y51          FDCE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.905 r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[14]/Q
                         net (fo=2, routed)           0.113     2.019    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[14]
    RAMB18_X0Y20         RAMB18E1                                     r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.009     2.316    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y20         RAMB18E1                                     r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.519     1.796    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.155     1.951    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.694     1.741    ethernet_test_inst/arbi_inst/tx_buffer_inst/gmii_tx_clk
    SLICE_X8Y51          FDCE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.905 r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[15]/Q
                         net (fo=2, routed)           0.113     2.019    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB18_X0Y20         RAMB18E1                                     r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.009     2.316    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y20         RAMB18E1                                     r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.519     1.796    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[11])
                                                      0.155     1.951    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.694     1.741    ethernet_test_inst/arbi_inst/tx_buffer_inst/gmii_tx_clk
    SLICE_X8Y51          FDCE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.905 r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[12]/Q
                         net (fo=2, routed)           0.113     2.019    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X0Y20         RAMB18E1                                     r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.009     2.316    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y20         RAMB18E1                                     r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.519     1.796    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.951    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.187%)  route 0.113ns (40.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.694     1.741    ethernet_test_inst/arbi_inst/tx_buffer_inst/gmii_tx_clk
    SLICE_X8Y51          FDCE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDCE (Prop_fdce_C_Q)         0.164     1.905 r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[13]/Q
                         net (fo=2, routed)           0.113     2.019    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB18_X0Y20         RAMB18E1                                     r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.009     2.316    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y20         RAMB18E1                                     r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.519     1.796    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.155     1.951    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.135%)  route 0.163ns (49.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.766     1.813    ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y45          FDCE                                         r  ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDCE (Prop_fdce_C_Q)         0.164     1.977 r  ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/Q
                         net (fo=4, routed)           0.163     2.140    ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]
    RAMB36_X0Y9          RAMB36E1                                     r  ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.083     2.390    ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     1.868    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.051    ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.628%)  route 0.136ns (45.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.694     1.741    ethernet_test_inst/arbi_inst/tx_buffer_inst/gmii_tx_clk
    SLICE_X8Y50          FDCE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDCE (Prop_fdce_C_Q)         0.164     1.905 r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[8]/Q
                         net (fo=2, routed)           0.136     2.042    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[8]
    RAMB18_X0Y20         RAMB18E1                                     r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.009     2.316    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y20         RAMB18E1                                     r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.519     1.796    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155     1.951    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.708%)  route 0.173ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.766     1.813    ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y46          FDCE                                         r  ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.164     1.977 r  ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]/Q
                         net (fo=4, routed)           0.173     2.150    ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[10]
    RAMB36_X0Y9          RAMB36E1                                     r  ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.083     2.390    ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y9          RAMB36E1                                     r  ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.522     1.868    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.051    ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.813%)  route 0.165ns (50.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.642     1.689    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X44Y72         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDCE (Prop_fdce_C_Q)         0.164     1.853 r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_in_reg[22]/Q
                         net (fo=1, routed)           0.165     2.019    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[22]
    RAMB18_X2Y28         RAMB18E1                                     r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.953     2.260    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y28         RAMB18E1                                     r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.496     1.763    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     1.918    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crc_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.693     1.740    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X17Y55         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y55         FDCE (Prop_fdce_C_Q)         0.141     1.881 r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0_reg[11]/Q
                         net (fo=1, routed)           0.053     1.935    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crc_result_d0[11]
    SLICE_X16Y55         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.969     2.275    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X16Y55         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crc_reg[11]/C
                         clock pessimism             -0.521     1.753    
    SLICE_X16Y55         FDCE (Hold_fdce_C_D)         0.076     1.829    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RGMII_RXC
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RGMII_RXC }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y20  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y20  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y16  ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X0Y16  ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         8.000       5.528      RAMB18_X2Y28  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         8.000       5.528      RAMB18_X2Y28  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y9   ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X0Y9   ethernet_test_inst/arbi_inst/rx_buffer_inst/rx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y13  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y13  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y48   ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y63  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/identify_code_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y64  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/identify_code_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X19Y64  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/identify_code_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X16Y65  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/ip0/ip_send_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y48   ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y48   ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y48   ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y49   ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X8Y49   ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y53   ethernet_test_inst/arbi_inst/tx_buffer_inst/pack_len_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y53   ethernet_test_inst/arbi_inst/tx_buffer_inst/pack_len_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y53   ethernet_test_inst/arbi_inst/tx_buffer_inst/pack_len_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y53   ethernet_test_inst/arbi_inst/tx_buffer_inst/pack_len_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X6Y52   ethernet_test_inst/arbi_inst/tx_buffer_inst/pack_len_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X7Y50   ethernet_test_inst/arbi_inst/tx_buffer_inst/pack_len_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X7Y50   ethernet_test_inst/arbi_inst/tx_buffer_inst/pack_len_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X7Y50   ethernet_test_inst/arbi_inst/tx_buffer_inst/pack_len_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X7Y50   ethernet_test_inst/arbi_inst/tx_buffer_inst/pack_len_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X30Y89  ethernet_test_inst/mac_test0/mac_top0/icmp0/check_out_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_gen
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/link_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/arbi_inst/link_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (RGMII_RXC rise@24.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        5.843ns  (logic 0.175ns (2.995%)  route 5.668ns (97.005%))
  Logic Levels:           0  
  Clock Path Skew:        2.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 25.760 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.347ns = ( 19.653 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.066ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392    20.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481    20.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    18.045 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    18.640    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    18.669 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.985    19.653    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y73          FDCE                                         r  ethernet_test_inst/smi_config_inst/link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.175    19.828 r  ethernet_test_inst/smi_config_inst/link_reg/Q
                         net (fo=5, routed)           5.668    25.496    ethernet_test_inst/arbi_inst/link
    SLICE_X1Y72          FDCE                                         r  ethernet_test_inst/arbi_inst/link_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     24.000    24.000 r  
    U21                                               0.000    24.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    24.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178    24.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843    25.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.713    25.760    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X1Y72          FDCE                                         r  ethernet_test_inst/arbi_inst/link_d0_reg/C
                         clock pessimism              0.000    25.760    
                         clock uncertainty           -0.125    25.635    
    SLICE_X1Y72          FDCE (Setup_fdce_C_D)       -0.030    25.605    ethernet_test_inst/arbi_inst/link_d0_reg
  -------------------------------------------------------------------
                         required time                         25.605    
                         arrival time                         -25.496    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/speed_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/arbi_inst/speed_d0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (RGMII_RXC rise@24.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        5.649ns  (logic 0.175ns (3.098%)  route 5.474ns (96.902%))
  Logic Levels:           0  
  Clock Path Skew:        2.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 25.764 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.347ns = ( 19.653 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.066ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392    20.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481    20.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    18.045 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    18.640    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    18.669 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.985    19.653    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y73          FDPE                                         r  ethernet_test_inst/smi_config_inst/speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDPE (Prop_fdpe_C_Q)         0.175    19.828 r  ethernet_test_inst/smi_config_inst/speed_reg[0]/Q
                         net (fo=5, routed)           5.474    25.303    ethernet_test_inst/arbi_inst/speed[0]
    SLICE_X1Y67          FDCE                                         r  ethernet_test_inst/arbi_inst/speed_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     24.000    24.000 r  
    U21                                               0.000    24.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    24.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178    24.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843    25.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.717    25.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X1Y67          FDCE                                         r  ethernet_test_inst/arbi_inst/speed_d0_reg[0]/C
                         clock pessimism              0.000    25.764    
                         clock uncertainty           -0.125    25.639    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)       -0.030    25.609    ethernet_test_inst/arbi_inst/speed_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         25.609    
                         arrival time                         -25.303    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 ethernet_test_inst/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/arbi_inst/speed_d0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (RGMII_RXC rise@24.000ns - clk_out1_clk_gen rise@20.000ns)
  Data Path Delay:        5.443ns  (logic 0.160ns (2.940%)  route 5.283ns (97.060%))
  Logic Levels:           0  
  Clock Path Skew:        2.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.764ns = ( 25.764 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.347ns = ( 19.653 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.066ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                     20.000    20.000 r  
    R3                                                0.000    20.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000    20.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.392    20.392 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481    20.873    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    18.045 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    18.640    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    18.669 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         0.985    19.653    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y73          FDPE                                         r  ethernet_test_inst/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDPE (Prop_fdpe_C_Q)         0.160    19.813 r  ethernet_test_inst/smi_config_inst/speed_reg[1]/Q
                         net (fo=5, routed)           5.283    25.096    ethernet_test_inst/arbi_inst/speed[1]
    SLICE_X1Y67          FDCE                                         r  ethernet_test_inst/arbi_inst/speed_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                     24.000    24.000 r  
    U21                                               0.000    24.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000    24.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178    24.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843    25.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.717    25.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X1Y67          FDCE                                         r  ethernet_test_inst/arbi_inst/speed_d0_reg[1]/C
                         clock pessimism              0.000    25.764    
                         clock uncertainty           -0.125    25.639    
    SLICE_X1Y67          FDCE (Setup_fdce_C_D)       -0.091    25.548    ethernet_test_inst/arbi_inst/speed_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         25.548    
                         arrival time                         -25.096    
  -------------------------------------------------------------------
                         slack                                  0.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/speed_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/arbi_inst/speed_d0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 0.279ns (3.490%)  route 7.715ns (96.510%))
  Logic Levels:           0  
  Clock Path Skew:        6.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.066ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.029 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.580    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.503 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.584    -1.919    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y73          FDPE                                         r  ethernet_test_inst/smi_config_inst/speed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDPE (Prop_fdpe_C_Q)         0.279    -1.640 r  ethernet_test_inst/smi_config_inst/speed_reg[1]/Q
                         net (fo=5, routed)           7.715     6.075    ethernet_test_inst/arbi_inst/speed[1]
    SLICE_X1Y67          FDCE                                         r  ethernet_test_inst/arbi_inst/speed_d0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.703     4.765    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X1Y67          FDCE                                         r  ethernet_test_inst/arbi_inst/speed_d0_reg[1]/C
                         clock pessimism              0.000     4.765    
                         clock uncertainty            0.125     4.890    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.023     4.913    ethernet_test_inst/arbi_inst/speed_d0_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.913    
                         arrival time                           6.075    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/link_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/arbi_inst/link_d0_reg/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        8.131ns  (logic 0.304ns (3.739%)  route 7.827ns (96.261%))
  Logic Levels:           0  
  Clock Path Skew:        6.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.066ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.029 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.580    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.503 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.584    -1.919    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y73          FDCE                                         r  ethernet_test_inst/smi_config_inst/link_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDCE (Prop_fdce_C_Q)         0.304    -1.615 r  ethernet_test_inst/smi_config_inst/link_reg/Q
                         net (fo=5, routed)           7.827     6.212    ethernet_test_inst/arbi_inst/link
    SLICE_X1Y72          FDCE                                         r  ethernet_test_inst/arbi_inst/link_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.697     4.759    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X1Y72          FDCE                                         r  ethernet_test_inst/arbi_inst/link_d0_reg/C
                         clock pessimism              0.000     4.759    
                         clock uncertainty            0.125     4.884    
    SLICE_X1Y72          FDCE (Hold_fdce_C_D)         0.145     5.029    ethernet_test_inst/arbi_inst/link_d0_reg
  -------------------------------------------------------------------
                         required time                         -5.029    
                         arrival time                           6.212    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 ethernet_test_inst/smi_config_inst/speed_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_test_inst/arbi_inst/speed_d0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             RGMII_RXC
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 0.304ns (3.733%)  route 7.839ns (96.267%))
  Logic Levels:           0  
  Clock Path Skew:        6.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    -1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.066ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  CLK_SYSTEM_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019     1.824    clk_gen_inst/inst/clk_in1_clk_gen
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.029 r  clk_gen_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -3.580    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -3.503 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=108, routed)         1.584    -1.919    ethernet_test_inst/smi_config_inst/CLK
    SLICE_X0Y73          FDPE                                         r  ethernet_test_inst/smi_config_inst/speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDPE (Prop_fdpe_C_Q)         0.304    -1.615 r  ethernet_test_inst/smi_config_inst/speed_reg[0]/Q
                         net (fo=5, routed)           7.839     6.225    ethernet_test_inst/arbi_inst/speed[0]
    SLICE_X1Y67          FDCE                                         r  ethernet_test_inst/arbi_inst/speed_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.703     4.765    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X1Y67          FDCE                                         r  ethernet_test_inst/arbi_inst/speed_d0_reg[0]/C
                         clock pessimism              0.000     4.765    
                         clock uncertainty            0.125     4.890    
    SLICE_X1Y67          FDCE (Hold_fdce_C_D)         0.145     5.035    ethernet_test_inst/arbi_inst/speed_d0_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.035    
                         arrival time                           6.225    
  -------------------------------------------------------------------
                         slack                                  1.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RGMII_RXC
  To Clock:  RGMII_RXC

Setup :            0  Failing Endpoints,  Worst Slack        1.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[20]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.484ns (8.394%)  route 5.282ns (91.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 12.245 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.702     4.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X5Y67          FDPE                                         r  ethernet_test_inst/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.143 r  ethernet_test_inst/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.539     5.682    ethernet_test_inst/arbi_inst/e_rst_en
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.105     5.787 f  ethernet_test_inst/arbi_inst/send_state[5]_i_2/O
                         net (fo=2845, routed)        4.743    10.530    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]_0
    SLICE_X61Y77         FDCE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.424    12.245    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X61Y77         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[20]/C
                         clock pessimism              0.314    12.559    
                         clock uncertainty           -0.035    12.524    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.331    12.193    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[20]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[21]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.484ns (8.394%)  route 5.282ns (91.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 12.245 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.702     4.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X5Y67          FDPE                                         r  ethernet_test_inst/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.143 r  ethernet_test_inst/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.539     5.682    ethernet_test_inst/arbi_inst/e_rst_en
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.105     5.787 f  ethernet_test_inst/arbi_inst/send_state[5]_i_2/O
                         net (fo=2845, routed)        4.743    10.530    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]_0
    SLICE_X61Y77         FDCE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.424    12.245    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X61Y77         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[21]/C
                         clock pessimism              0.314    12.559    
                         clock uncertainty           -0.035    12.524    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.331    12.193    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[21]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[22]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.484ns (8.394%)  route 5.282ns (91.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 12.245 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.702     4.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X5Y67          FDPE                                         r  ethernet_test_inst/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.143 r  ethernet_test_inst/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.539     5.682    ethernet_test_inst/arbi_inst/e_rst_en
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.105     5.787 f  ethernet_test_inst/arbi_inst/send_state[5]_i_2/O
                         net (fo=2845, routed)        4.743    10.530    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]_0
    SLICE_X61Y77         FDCE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.424    12.245    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X61Y77         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[22]/C
                         clock pessimism              0.314    12.559    
                         clock uncertainty           -0.035    12.524    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.331    12.193    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[23]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.766ns  (logic 0.484ns (8.394%)  route 5.282ns (91.606%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.245ns = ( 12.245 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.702     4.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X5Y67          FDPE                                         r  ethernet_test_inst/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.143 r  ethernet_test_inst/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.539     5.682    ethernet_test_inst/arbi_inst/e_rst_en
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.105     5.787 f  ethernet_test_inst/arbi_inst/send_state[5]_i_2/O
                         net (fo=2845, routed)        4.743    10.530    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]_0
    SLICE_X61Y77         FDCE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.424    12.245    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X61Y77         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[23]/C
                         clock pessimism              0.314    12.559    
                         clock uncertainty           -0.035    12.524    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.331    12.193    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[23]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[4]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.484ns (8.482%)  route 5.222ns (91.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 12.243 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.702     4.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X5Y67          FDPE                                         r  ethernet_test_inst/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.143 r  ethernet_test_inst/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.539     5.682    ethernet_test_inst/arbi_inst/e_rst_en
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.105     5.787 f  ethernet_test_inst/arbi_inst/send_state[5]_i_2/O
                         net (fo=2845, routed)        4.683    10.470    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]_0
    SLICE_X61Y73         FDCE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.422    12.243    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X61Y73         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[4]/C
                         clock pessimism              0.314    12.557    
                         clock uncertainty           -0.035    12.522    
    SLICE_X61Y73         FDCE (Recov_fdce_C_CLR)     -0.331    12.191    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[4]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[5]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.484ns (8.482%)  route 5.222ns (91.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 12.243 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.702     4.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X5Y67          FDPE                                         r  ethernet_test_inst/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.143 r  ethernet_test_inst/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.539     5.682    ethernet_test_inst/arbi_inst/e_rst_en
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.105     5.787 f  ethernet_test_inst/arbi_inst/send_state[5]_i_2/O
                         net (fo=2845, routed)        4.683    10.470    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]_0
    SLICE_X61Y73         FDCE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.422    12.243    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X61Y73         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[5]/C
                         clock pessimism              0.314    12.557    
                         clock uncertainty           -0.035    12.522    
    SLICE_X61Y73         FDCE (Recov_fdce_C_CLR)     -0.331    12.191    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[6]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.484ns (8.482%)  route 5.222ns (91.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 12.243 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.702     4.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X5Y67          FDPE                                         r  ethernet_test_inst/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.143 r  ethernet_test_inst/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.539     5.682    ethernet_test_inst/arbi_inst/e_rst_en
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.105     5.787 f  ethernet_test_inst/arbi_inst/send_state[5]_i_2/O
                         net (fo=2845, routed)        4.683    10.470    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]_0
    SLICE_X61Y73         FDCE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.422    12.243    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X61Y73         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[6]/C
                         clock pessimism              0.314    12.557    
                         clock uncertainty           -0.035    12.522    
    SLICE_X61Y73         FDCE (Recov_fdce_C_CLR)     -0.331    12.191    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[6]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[7]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.484ns (8.482%)  route 5.222ns (91.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 12.243 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.702     4.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X5Y67          FDPE                                         r  ethernet_test_inst/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.143 r  ethernet_test_inst/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.539     5.682    ethernet_test_inst/arbi_inst/e_rst_en
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.105     5.787 f  ethernet_test_inst/arbi_inst/send_state[5]_i_2/O
                         net (fo=2845, routed)        4.683    10.470    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]_0
    SLICE_X61Y73         FDCE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.422    12.243    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X61Y73         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[7]/C
                         clock pessimism              0.314    12.557    
                         clock uncertainty           -0.035    12.522    
    SLICE_X61Y73         FDCE (Recov_fdce_C_CLR)     -0.331    12.191    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[10]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.484ns (8.513%)  route 5.201ns (91.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 12.251 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.702     4.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X5Y67          FDPE                                         r  ethernet_test_inst/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.143 r  ethernet_test_inst/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.539     5.682    ethernet_test_inst/arbi_inst/e_rst_en
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.105     5.787 f  ethernet_test_inst/arbi_inst/send_state[5]_i_2/O
                         net (fo=2845, routed)        4.663    10.450    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]_0
    SLICE_X47Y69         FDCE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.430    12.251    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X47Y69         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[10]/C
                         clock pessimism              0.314    12.565    
                         clock uncertainty           -0.035    12.530    
    SLICE_X47Y69         FDCE (Recov_fdce_C_CLR)     -0.331    12.199    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[10]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 ethernet_test_inst/arbi_inst/e_rst_en_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[11]/CLR
                            (recovery check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (RGMII_RXC rise@8.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 0.484ns (8.513%)  route 5.201ns (91.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.251ns = ( 12.251 - 8.000 ) 
    Source Clock Delay      (SCD):    4.764ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.881     0.881 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           2.100     2.981    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.062 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.702     4.764    ethernet_test_inst/arbi_inst/gmii_tx_clk
    SLICE_X5Y67          FDPE                                         r  ethernet_test_inst/arbi_inst/e_rst_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDPE (Prop_fdpe_C_Q)         0.379     5.143 r  ethernet_test_inst/arbi_inst/e_rst_en_reg/Q
                         net (fo=10, routed)          0.539     5.682    ethernet_test_inst/arbi_inst/e_rst_en
    SLICE_X4Y67          LUT2 (Prop_lut2_I0_O)        0.105     5.787 f  ethernet_test_inst/arbi_inst/send_state[5]_i_2/O
                         net (fo=2845, routed)        4.663    10.450    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/checksum_tmp2_reg[16]_0
    SLICE_X47Y69         FDCE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      8.000     8.000 r  
    U21                                               0.000     8.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     8.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.751     8.751 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           1.994    10.744    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    10.821 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.430    12.251    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/gmii_tx_clk
    SLICE_X47Y69         FDCE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[11]/C
                         clock pessimism              0.314    12.565    
                         clock uncertainty           -0.035    12.530    
    SLICE_X47Y69         FDCE (Recov_fdce_C_CLR)     -0.331    12.199    ethernet_test_inst/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length_reg[11]
  -------------------------------------------------------------------
                         required time                         12.199    
                         arrival time                         -10.450    
  -------------------------------------------------------------------
                         slack                                  1.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.439%)  route 0.136ns (51.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.724     1.771    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y51          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDPE (Prop_fdpe_C_Q)         0.128     1.899 f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.136     2.036    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y52          FDPE                                         f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.001     2.307    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y52          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.519     1.787    
    SLICE_X3Y52          FDPE (Remov_fdpe_C_PRE)     -0.149     1.638    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.439%)  route 0.136ns (51.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.724     1.771    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y51          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDPE (Prop_fdpe_C_Q)         0.128     1.899 f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.136     2.036    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y52          FDPE                                         f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.001     2.307    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y52          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.519     1.787    
    SLICE_X3Y52          FDPE (Remov_fdpe_C_PRE)     -0.149     1.638    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.439%)  route 0.136ns (51.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.771ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.724     1.771    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y51          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDPE (Prop_fdpe_C_Q)         0.128     1.899 f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.136     2.036    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y52          FDPE                                         f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        1.001     2.307    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y52          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.519     1.787    
    SLICE_X3Y52          FDPE (Remov_fdpe_C_PRE)     -0.149     1.638    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.148ns (51.449%)  route 0.140ns (48.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.718     1.765    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y61          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDPE (Prop_fdpe_C_Q)         0.148     1.913 f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.140     2.053    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y62          FDPE                                         f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.994     2.300    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.520     1.779    
    SLICE_X6Y62          FDPE (Remov_fdpe_C_PRE)     -0.124     1.655    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.148ns (51.449%)  route 0.140ns (48.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.718     1.765    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y61          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDPE (Prop_fdpe_C_Q)         0.148     1.913 f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.140     2.053    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y62          FDPE                                         f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.994     2.300    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.520     1.779    
    SLICE_X6Y62          FDPE (Remov_fdpe_C_PRE)     -0.124     1.655    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.148ns (51.449%)  route 0.140ns (48.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.718     1.765    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X6Y61          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDPE (Prop_fdpe_C_Q)         0.148     1.913 f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.140     2.053    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X6Y62          FDPE                                         f  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.994     2.300    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y62          FDPE                                         r  ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.520     1.779    
    SLICE_X6Y62          FDPE (Remov_fdpe_C_PRE)     -0.124     1.655    ethernet_test_inst/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.996%)  route 0.193ns (54.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.692     1.739    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X14Y57         FDPE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.903 f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.193     2.096    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y57         FDPE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.968     2.274    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y57         FDPE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]/C
                         clock pessimism             -0.518     1.755    
    SLICE_X12Y57         FDPE (Remov_fdpe_C_PRE)     -0.071     1.684    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.065%)  route 0.200ns (54.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.692     1.739    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X14Y57         FDPE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.903 f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.200     2.103    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y56         FDPE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.969     2.275    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y56         FDPE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]/C
                         clock pessimism             -0.518     1.756    
    SLICE_X12Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     1.685    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.065%)  route 0.200ns (54.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.692     1.739    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X14Y57         FDPE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.903 f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.200     2.103    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y56         FDPE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.969     2.275    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y56         FDPE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]/C
                         clock pessimism             -0.518     1.756    
    SLICE_X12Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     1.685    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
                            (rising edge-triggered cell FDPE clocked by RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[4]/PRE
                            (removal check against rising-edge clock RGMII_RXC  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RGMII_RXC rise@0.000ns - RGMII_RXC rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.065%)  route 0.200ns (54.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.021    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.047 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.692     1.739    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/gmii_tx_clk
    SLICE_X14Y57         FDPE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y57         FDPE (Prop_fdpe_C_Q)         0.164     1.903 f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/mac0/crcre_reg/Q
                         net (fo=32, routed)          0.200     2.103    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/AS[0]
    SLICE_X12Y56         FDPE                                         f  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RGMII_RXC rise edge)
                                                      0.000     0.000 r  
    U21                                               0.000     0.000 r  RGMII_RXC (IN)
                         net (fo=0)                   0.000     0.000    RGMII_RXC
    U21                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  RGMII_RXC_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.277    RGMII2GMII_inst/rgmii_rxc
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.306 r  RGMII2GMII_inst/bufmr_rgmii_rxc/O
                         net (fo=3220, routed)        0.969     2.275    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/gmii_tx_clk
    SLICE_X12Y56         FDPE                                         r  ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[4]/C
                         clock pessimism             -0.518     1.756    
    SLICE_X12Y56         FDPE (Remov_fdpe_C_PRE)     -0.071     1.685    ethernet_test_inst/mac_test0/mac_top0/mac_rx0/c0/Crc_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.418    





