

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:1024:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_BLW5Bs
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_l5tIDE"
Running: cat _ptx_l5tIDE | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_w96COQ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_w96COQ --output-file  /dev/null 2> _ptx_l5tIDEinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_l5tIDE _ptx2_w96COQ _ptx_l5tIDEinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(68,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 89504 (ipc=179.0) sim_rate=44752 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:44:58 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(24,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(82,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1378,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1378,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1379,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1390,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1391,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1392,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1392,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1392,0), 3 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1393,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1394,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1395,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1398,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1398,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1399,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1399,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1400,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1400,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1403,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1403,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1404,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1405,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1410,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1410,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1410,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1411,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1412,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1413,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1416,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1416,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1416,0), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1417,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1417,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1418,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1418,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1419,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1419,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1420,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1420,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1421,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1422,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1422,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1422,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1423,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1424,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1425,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1433,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1433,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1433,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1434,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1435,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1436,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1436,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1436,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1436,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1436,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1437,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1438,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1438,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1439,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1439,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1440,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1440,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1440,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1441,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1441,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1442,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1442,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1448,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1448,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1448,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1448,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1448,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1449,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1449,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1450,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1450,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1451,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1452,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1452,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1452,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1453,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1454,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1455,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1455,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1456,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1461,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1462,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1464,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1464,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1464,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1464,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1464,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1464,0), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1465,0)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1465,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1466,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1466,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1466,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1467,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1467,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1467,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1470,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1470,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1470,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1471,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1471,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1472,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1472,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1473,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1476,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1477,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1479,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1480,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1484,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1485,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1487,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1488,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1489,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1490,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1496,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1497,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 345544 (ipc=230.4) sim_rate=115181 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:44:59 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1504,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1505,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1505,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1506,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1511,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1512,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(119,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1528,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1529,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1529,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1530,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1539,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1540,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1555,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1556,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1562,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1563,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1570,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1571,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1574,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1575,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1575,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1575,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1576,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1576,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1586,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1587,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1593,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1594,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1598,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1599,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1611,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1611,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1612,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1613,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1613,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1614,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1619,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1619,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1620,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1621,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1623,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1624,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(131,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1651,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1652,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1659,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1659,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1660,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1660,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1661,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1662,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1676,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1677,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1696,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1697,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1707,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1708,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(172,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1845,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1846,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1858,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1859,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1878,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1879,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1880,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1881,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1883,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1904,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1905,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1910,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1911,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1920,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1921,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1923,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1924,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1928,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1929,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1935,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1945,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1960,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1977,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1984,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1988,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1989,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1990,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1991,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1992,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1996,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1998,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1999,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2007,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2008,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2024,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2025,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2025,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2026,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2032,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2033,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2035,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2036,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2040,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2041,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2046,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2047,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(192,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2063,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2064,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2068,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(2069,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2073,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2074,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2078,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2078,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(2079,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2079,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2083,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2084,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2086,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2087,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2091,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(2092,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2092,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(2093,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2097,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2097,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2098,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2098,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2117,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(2118,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2125,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2126,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2127,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2128,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2130,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(2131,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2137,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2138,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2142,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2143,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2143,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2144,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2151,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(2152,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2166,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2167,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2183,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2184,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2202,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2203,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2204,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2205,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2211,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2212,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2213,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(2214,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2214,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2215,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2215,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2215,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2216,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2217,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(220,0,0) tid=(203,0,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2218,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2228,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2229,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2230,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2231,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2242,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2243,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2244,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2245,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2251,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2252,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2252,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2253,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2260,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2261,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2270,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2271,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2283,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2284,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2287,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(2288,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2292,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2293,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2298,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2299,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2307,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2308,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2316,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2317,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2323,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2324,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2326,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2327,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2328,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2329,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2332,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2333,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2336,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2337,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2349,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2350,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2350,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2352,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2374,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(243,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2383,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2385,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2392,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2396,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2406,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2414,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2418,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2419,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2422,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2428,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2445,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2448,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2453,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2461,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2465,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2468,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2469,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2475,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2477,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2494,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 857237 (ipc=342.9) sim_rate=214309 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:45:00 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2500,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2501,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2504,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2504,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2505,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2516,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2524,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2530,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2536,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2546,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2549,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2559,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2566,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2569,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2573,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2577,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2596,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2601,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2612,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2627,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2630,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2631,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2632,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2639,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2642,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2645,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2650,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2651,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2656,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2679,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2688,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2691,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2710,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2716,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2716,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2722,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2729,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2733,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2735,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2741,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2747,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2748,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2752,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2756,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2759,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2760,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2768,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2777,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2789,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2790,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2795,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2801,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2802,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2813,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2821,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2827,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2832,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2837,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2846,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2857,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2861,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2869,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2873,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2897,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6242,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6243
gpu_sim_insn = 917736
gpu_ipc =     147.0024
gpu_tot_sim_cycle = 6243
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     147.0024
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 351
gpu_stall_icnt2sh    = 149
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 941
	L1I_total_cache_miss_rate = 0.0507
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4607
L1D_cache:
	L1D_cache_core[0]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 152, Miss = 38, Miss_rate = 0.250, Pending_hits = 114, Reservation_fails = 0
	L1D_cache_core[4]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 120, Miss = 30, Miss_rate = 0.250, Pending_hits = 90, Reservation_fails = 0
	L1D_cache_core[8]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[14]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3742
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17618
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 941
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 30, 30, 30, 30, 30, 30, 30, 30, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 30, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3742
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3742
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3742
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8190	W0_Idle:14325	W0_Scoreboard:37598	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 400 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 413 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6242 
mrq_lat_table:103 	1 	8 	8 	9 	18 	45 	48 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	25 	395 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	258 	280 	0 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      2223         0      6224         0         0         0         0         0         0         0       994       965      1885      1872         0         0 
dram[1]:      1276         0         0         0         0         0         0         0         0         0      1003       972      1878      1894         0      4125 
dram[2]:         0         0         0      3184         0      1487         0         0         0      4491      1006       988      1885      1466         0         0 
dram[3]:         0         0         0      5354         0      4922         0         0         0         0      1013       972      1904      1876         0         0 
dram[4]:         0      4051         0         0         0      5785         0         0         0         0      1154      2628      1924      1897      3254         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       982      1001      1907      1904      5857         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000 11.000000 11.000000 11.000000      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000 11.000000 13.000000 11.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 10.000000 11.000000 11.000000 12.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 10.000000 11.000000 11.000000 10.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  4.666667  6.500000 11.000000 10.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 11.000000 11.000000 11.000000 10.000000  1.000000      -nan 
average row locality = 290/42 = 6.904762
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         1         0         0         0         0         0         0         0        10        11        11        11         0         0 
dram[1]:         1         0         0         0         0         0         0         0         0         0        10        11        13        11         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        10        11        11        11         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        10        11        11        10         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        13        12        11        10         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        11        11        11        10         1         0 
total reads: 280
min_bank_accesses = 0!
chip skew: 50/44 = 1.14
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1558    none         126    none      none      none      none      none      none      none         702      1026       765       961    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         692      1017       638      1026    none         294
dram[2]:     none      none      none         126    none         312    none      none      none         125       694      1027       723       796    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         708      1061       721       987    none      none  
dram[4]:     none         125    none      none      none         126    none      none      none      none         653       906       746      1045       295    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         671      1073       710      1031       299    none  
maximum mf latency per bank:
dram[0]:        312         0       252         0         0         0         0         0         0         0       405       680       505       648         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       416       655       435       625         0       300
dram[2]:          0         0         0       252         0       312         0         0         0       251       415       680       468       589         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       407       671       463       713         0         0
dram[4]:          0       251         0         0         0       252         0         0         0         0       405       691       551       730       300         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       403       683       474       669       299         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f2733c168b0 :  mf: uid= 33149, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (6242), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8240 n_nop=7490 n_act=8 n_pre=2 n_req=48 n_rd=739 n_write=1 bw_util=0.1796
n_activity=2350 dram_eff=0.6298
bk0: 48a 8041i bk1: 0a 8237i bk2: 3a 8214i bk3: 0a 8238i bk4: 0a 8240i bk5: 0a 8240i bk6: 0a 8241i bk7: 0a 8241i bk8: 0a 8241i bk9: 0a 8242i bk10: 160a 7676i bk11: 176a 7212i bk12: 176a 7512i bk13: 176a 7083i bk14: 0a 8238i bk15: 0a 8240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.805825
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8240 n_nop=7450 n_act=6 n_pre=0 n_req=49 n_rd=784 n_write=0 bw_util=0.1903
n_activity=2407 dram_eff=0.6514
bk0: 16a 8164i bk1: 0a 8238i bk2: 0a 8238i bk3: 0a 8239i bk4: 0a 8239i bk5: 0a 8239i bk6: 0a 8239i bk7: 0a 8241i bk8: 0a 8241i bk9: 0a 8243i bk10: 160a 7739i bk11: 176a 7238i bk12: 208a 7414i bk13: 176a 6990i bk14: 0a 8240i bk15: 48a 8090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.799636
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8240 n_nop=7494 n_act=7 n_pre=0 n_req=49 n_rd=736 n_write=3 bw_util=0.1794
n_activity=2287 dram_eff=0.6463
bk0: 0a 8239i bk1: 0a 8240i bk2: 0a 8240i bk3: 16a 8176i bk4: 0a 8239i bk5: 16a 8166i bk6: 0a 8240i bk7: 0a 8242i bk8: 0a 8242i bk9: 16a 8178i bk10: 160a 7681i bk11: 176a 7219i bk12: 176a 7483i bk13: 176a 6988i bk14: 0a 8238i bk15: 0a 8238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.733131
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8240 n_nop=7528 n_act=6 n_pre=0 n_req=46 n_rd=704 n_write=2 bw_util=0.1714
n_activity=2205 dram_eff=0.6404
bk0: 0a 8240i bk1: 0a 8241i bk2: 0a 8242i bk3: 16a 8177i bk4: 0a 8240i bk5: 16a 8175i bk6: 0a 8238i bk7: 0a 8239i bk8: 0a 8240i bk9: 0a 8241i bk10: 160a 7677i bk11: 176a 7224i bk12: 176a 7524i bk13: 160a 7073i bk14: 0a 8237i bk15: 0a 8238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.755947
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8240 n_nop=7423 n_act=10 n_pre=3 n_req=54 n_rd=800 n_write=4 bw_util=0.1951
n_activity=2574 dram_eff=0.6247
bk0: 0a 8239i bk1: 16a 8176i bk2: 0a 8239i bk3: 0a 8239i bk4: 0a 8239i bk5: 16a 8176i bk6: 0a 8241i bk7: 0a 8242i bk8: 0a 8244i bk9: 0a 8244i bk10: 208a 7386i bk11: 192a 7119i bk12: 176a 7445i bk13: 160a 7035i bk14: 32a 8131i bk15: 0a 8236i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.842476
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8240 n_nop=7531 n_act=5 n_pre=0 n_req=44 n_rd=704 n_write=0 bw_util=0.1709
n_activity=2172 dram_eff=0.6483
bk0: 0a 8238i bk1: 0a 8239i bk2: 0a 8239i bk3: 0a 8240i bk4: 0a 8240i bk5: 0a 8241i bk6: 0a 8241i bk7: 0a 8241i bk8: 0a 8241i bk9: 0a 8241i bk10: 176a 7657i bk11: 176a 7179i bk12: 176a 7481i bk13: 160a 7082i bk14: 16a 8180i bk15: 0a 8237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.820874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 25, Miss_rate = 0.325, Pending_hits = 27, Reservation_fails = 284
L2_cache_bank[1]: Access = 44, Miss = 22, Miss_rate = 0.500, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 24, Miss_rate = 0.393, Pending_hits = 24, Reservation_fails = 143
L2_cache_bank[3]: Access = 47, Miss = 25, Miss_rate = 0.532, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 21, Miss_rate = 0.500, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 25, Miss_rate = 0.543, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 21, Miss_rate = 0.467, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 23, Miss_rate = 0.500, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 26, Miss_rate = 0.464, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 24, Miss_rate = 0.533, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 23, Miss_rate = 0.511, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 21, Miss_rate = 0.500, Pending_hits = 21, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 280
L2_total_cache_miss_rate = 0.4698
L2_total_cache_pending_hits = 265
L2_total_cache_reservation_fails = 427
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 267
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 290
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.119

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.70218
	minimum = 6
	maximum = 34
Network latency average = 8.65185
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 6.90542
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00707162
	minimum = 0.00528592 (at node 0)
	maximum = 0.0123338 (at node 15)
Accepted packet rate average = 0.00707162
	minimum = 0.00528592 (at node 0)
	maximum = 0.0123338 (at node 15)
Injected flit rate average = 0.0205742
	minimum = 0.00528592 (at node 0)
	maximum = 0.0549415 (at node 15)
Accepted flit rate average= 0.0205742
	minimum = 0.00672753 (at node 19)
	maximum = 0.0422874 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.70218 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 8.65185 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 6.90542 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00707162 (1 samples)
	minimum = 0.00528592 (1 samples)
	maximum = 0.0123338 (1 samples)
Accepted packet rate average = 0.00707162 (1 samples)
	minimum = 0.00528592 (1 samples)
	maximum = 0.0123338 (1 samples)
Injected flit rate average = 0.0205742 (1 samples)
	minimum = 0.00528592 (1 samples)
	maximum = 0.0549415 (1 samples)
Accepted flit rate average = 0.0205742 (1 samples)
	minimum = 0.00672753 (1 samples)
	maximum = 0.0422874 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1560 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6243)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6243)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6243)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6243)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,6243)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,6243)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,6243)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(36,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(21,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,6243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,6243)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (373,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (373,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (373,6243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(374,6243)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(374,6243)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(374,6243)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (374,6243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(375,6243)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (376,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,6243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,6243)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(377,6243)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,6243)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (380,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (380,6243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(381,6243)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(381,6243)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (385,6243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,6243)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(386,6243)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (389,6243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(390,6243)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (390,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (390,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (390,6243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(391,6243)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(391,6243)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(391,6243)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (391,6243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(392,6243)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (396,6243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(397,6243)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (400,6243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(401,6243)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(35,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (406,6243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(407,6243)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (407,6243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(408,6243)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (412,6243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(413,6243)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (413,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (413,6243), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(414,6243)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(415,6243)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (415,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (415,6243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(416,6243)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(416,6243)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (418,6243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(419,6243)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (423,6243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(424,6243)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,6243), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,6243)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,6243)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (438,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (438,6243), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(439,6243)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(440,6243)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (440,6243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(441,6243)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (441,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (441,6243), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(442,6243)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(443,6243)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (443,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (443,6243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(444,6243)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(444,6243)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (450,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (450,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (450,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (450,6243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(451,6243)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(451,6243)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(452,6243)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(453,6243)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (457,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (457,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (457,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (457,6243), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(458,6243)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(458,6243)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(459,6243)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(459,6243)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (461,6243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(462,6243)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (462,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (462,6243), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(463,6243)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(464,6243)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (464,6243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,6243)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (465,6243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(466,6243)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (469,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (469,6243), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(470,6243)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,6243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(471,6243)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(471,6243)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (471,6243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(472,6243)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (473,6243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(474,6243)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (478,6243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(479,6243)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (489,6243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(490,6243)
GPGPU-Sim uArch: cycles simulated: 6743  inst.: 1281129 (ipc=726.8) sim_rate=213521 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:45:02 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (514,6243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(515,6243)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(139,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (554,6243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(555,6243)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (560,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (560,6243), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(561,6243)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (561,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (561,6243), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(562,6243)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(562,6243)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (562,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (562,6243), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(563,6243)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(563,6243)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(564,6243)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (564,6243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(565,6243)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (572,6243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(573,6243)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (573,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (573,6243), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(574,6243)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(575,6243)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (578,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (578,6243), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(579,6243)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (579,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (579,6243), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(580,6243)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(580,6243)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(581,6243)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (584,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,6243), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(585,6243)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(586,6243)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (587,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (587,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (587,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (587,6243), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(588,6243)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(588,6243)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(589,6243)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(589,6243)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (590,6243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(591,6243)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (593,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (593,6243), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(594,6243)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(595,6243)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (595,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (595,6243), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(596,6243)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(597,6243)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (601,6243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(602,6243)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (602,6243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(603,6243)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (614,6243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(615,6243)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(156,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (732,6243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(733,6243)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (742,6243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(743,6243)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (744,6243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(745,6243)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (745,6243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(746,6243)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (748,6243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(749,6243)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (763,6243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(764,6243)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(160,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (775,6243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(776,6243)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (776,6243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(777,6243)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (779,6243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(780,6243)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (780,6243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(781,6243)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (785,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (785,6243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(786,6243)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(786,6243)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (790,6243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(791,6243)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (793,6243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(794,6243)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (798,6243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(799,6243)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (802,6243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(803,6243)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (812,6243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(813,6243)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (817,6243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(818,6243)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (818,6243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(819,6243)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,6243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,6243)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (830,6243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(831,6243)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (836,6243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(837,6243)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (840,6243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(841,6243)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (845,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (845,6243), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(846,6243)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(847,6243)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (847,6243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(848,6243)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (848,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (848,6243), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(849,6243)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (849,6243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(850,6243)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(850,6243)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (856,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (856,6243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(857,6243)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(857,6243)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (857,6243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(858,6243)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (868,6243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(869,6243)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (871,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (871,6243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(872,6243)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(872,6243)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (872,6243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(873,6243)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (876,6243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(877,6243)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (881,6243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(882,6243)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,6243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,6243)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (889,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (889,6243), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(890,6243)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(891,6243)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (903,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (903,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (903,6243), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(904,6243)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(904,6243)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(905,6243)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (905,6243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(906,6243)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(193,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (907,6243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(908,6243)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (911,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (911,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (911,6243), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(912,6243)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(913,6243)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(914,6243)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (914,6243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(915,6243)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (923,6243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(924,6243)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (926,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (926,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (926,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (926,6243), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(927,6243)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(927,6243)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(928,6243)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(929,6243)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (929,6243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(930,6243)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (934,6243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(935,6243)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (935,6243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(936,6243)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (946,6243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(947,6243)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (952,6243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(953,6243)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (958,6243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(959,6243)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (978,6243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(979,6243)
GPGPU-Sim uArch: cycles simulated: 7243  inst.: 1648538 (ipc=730.8) sim_rate=235505 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:45:03 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1006,6243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1007,6243)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1011,6243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1012,6243)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1018,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1018,6243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1019,6243)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1019,6243)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1019,6243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1020,6243)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1021,6243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1022,6243)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(218,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1037,6243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1038,6243)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1038,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1038,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1038,6243), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1039,6243)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1039,6243)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1039,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1039,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1039,6243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1040,6243)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1040,6243)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1040,6243)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1041,6243)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1046,6243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1047,6243)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1048,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1048,6243), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1049,6243)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1050,6243)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1054,6243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1055,6243)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1056,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1056,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1057,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1058,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1059,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1070,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1082,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1096,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1117,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1125,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1127,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1134,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1148,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1150,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1151,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1152,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1158,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1161,6243), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(255,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1164,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1165,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1170,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1185,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1187,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1195,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1196,6243), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1201,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1210,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1210,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1211,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1213,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1217,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1217,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1230,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1241,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1242,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1243,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1243,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1243,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1246,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1246,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1248,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1251,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1259,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1262,6243), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1268,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1270,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1270,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1273,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1279,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1281,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1285,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1286,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1293,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1296,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1299,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1303,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1304,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1304,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1305,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1309,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1309,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1310,6243), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1323,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1326,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1330,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1347,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1349,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1350,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1356,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1364,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1366,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1385,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1398,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1405,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1408,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1411,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1411,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1422,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1432,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1435,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2959,6243), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3688,6243), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4525,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4711,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5092,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5290,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 11743  inst.: 1836643 (ipc=167.1) sim_rate=229580 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:45:04 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6098,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6106,6243), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6107
gpu_sim_insn = 919016
gpu_ipc =     150.4857
gpu_tot_sim_cycle = 12350
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     148.7249
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 351
gpu_stall_icnt2sh    = 412
gpu_total_sim_rate=229594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 954
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4607
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 64, Miss_rate = 0.250, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[1]: Access = 394, Miss = 132, Miss_rate = 0.335, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[2]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[3]: Access = 296, Miss = 74, Miss_rate = 0.250, Pending_hits = 222, Reservation_fails = 0
	L1D_cache_core[4]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 288, Miss = 72, Miss_rate = 0.250, Pending_hits = 216, Reservation_fails = 0
	L1D_cache_core[6]: Access = 410, Miss = 139, Miss_rate = 0.339, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[7]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 310, Miss = 91, Miss_rate = 0.294, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 66, Miss_rate = 0.236, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[11]: Access = 318, Miss = 91, Miss_rate = 0.286, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[12]: Access = 272, Miss = 68, Miss_rate = 0.250, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[13]: Access = 350, Miss = 104, Miss_rate = 0.297, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 334, Miss = 97, Miss_rate = 0.290, Pending_hits = 204, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1266
	L1D_total_cache_miss_rate = 0.2755
	L1D_total_cache_pending_hits = 3012
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3742
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1095
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36871
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 954
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 60, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3742
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1095
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3742
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3742
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9054	W0_Idle:38323	W0_Scoreboard:68822	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8760 {8:1095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148920 {136:1095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 400 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 273 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 12349 
mrq_lat_table:220 	1 	28 	15 	11 	21 	45 	48 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	686 	466 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1327 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	668 	434 	8 	0 	0 	0 	0 	2 	9 	31 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        10        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         1         0         0        10         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        11        12         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        10         0         0        10         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        11        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        11         0         0         0         1         0 
maximum service time to same row:
dram[0]:      2223      3813      6224      4313         0         0         0      5063      2832      3797      2574      3316      1885      1872      1790      3465 
dram[1]:      1276         0         0         0      4454      2812         0      2570       915         0      1366       972      1878      1894      2426      4125 
dram[2]:         0      5069      4263      3184         0      2770         0      5272         0      4491      1006       988      1885      2128      1856      4088 
dram[3]:      1322      3391      2385      5354         0      4922      2654      3382      4638      4307      1013       972      1904      2368      2454      2443 
dram[4]:      3241      4051         0         0         0      5785      2893         0      5186      2954      1154      2628      1924      1897      3254      2575 
dram[5]:      1137      2462      2301      1516      2851      1457      3850      1429      3999      3732       982      1001      1907      1904      5857      2143 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000  6.000000  6.500000 12.000000 11.000000  3.000000  2.000000 
dram[1]:  1.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.500000  1.000000      -nan  6.000000 11.000000 14.000000 12.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.000000 10.000000 11.000000  6.000000  4.666667  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000  5.500000 11.000000 12.000000  4.000000  3.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  3.750000  7.500000 11.000000 13.000000  7.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000  6.000000 11.000000 11.000000 11.000000  1.333333  3.000000 
average row locality = 439/103 = 4.262136
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         1         2         1         0         0         0         1         2         2        11        12        12        11         3         2 
dram[1]:         1         0         0         0         1         1         0         2         1         0        11        11        14        12         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         5        10        11        12        13         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        11        11        12        12         3         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        14        13        11        13         7         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        12        11        11        11         4         3 
total reads: 384
min_bank_accesses = 0!
chip skew: 70/60 = 1.17
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         4         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 55
min_bank_accesses = 0!
chip skew: 11/4 = 2.75
average mf latency per bank:
dram[0]:       1558       143       161       140    none      none      none         125       195       124       848      1196      1075      1302       294       304
dram[1]:          0    none      none      none         125       126    none         234       300    none         893      1334       820      1250       300       406
dram[2]:     none         126       126       160    none         191    none         126    none         177       999      1374       981       988       300       299
dram[3]:        300       170       125       160    none         197       126       124       125       299       968      1417       985      1097       350       301
dram[4]:        126       197    none      none      none         160       124    none         186       134      1324      1033      1034      1124       355       345
dram[5]:        300       147       126       310       124       309       126       300       126       125       936      1400      1024      1212       349       366
maximum mf latency per bank:
dram[0]:        312       286       252       281         0         0         0       251       326       252       405       680       505       648       300       318
dram[1]:          0         0         0         0       251       252         0       300       300         0       416       655       435       625       300       300
dram[2]:          0       252       252       252         0       312         0       252         0       309       415       680       468       589       300       299
dram[3]:        300       341       253       252         0       252       252       251       251       299       407       671       463       713       325       333
dram[4]:        252       251         0         0         0       252       252         0       299       269       405       691       551       730       309       311
dram[5]:        300       252       252       310       251       309       252       300       252       251       403       683       474       669       326       300

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16300 n_nop=15259 n_act=18 n_pre=5 n_req=73 n_rd=1008 n_write=10 bw_util=0.1249
n_activity=3477 dram_eff=0.5856
bk0: 48a 16099i bk1: 16a 16185i bk2: 32a 16170i bk3: 16a 16193i bk4: 0a 16300i bk5: 0a 16302i bk6: 0a 16303i bk7: 16a 16240i bk8: 32a 16133i bk9: 32a 16181i bk10: 176a 15658i bk11: 192a 15192i bk12: 192a 15523i bk13: 176a 15142i bk14: 48a 16149i bk15: 32a 16170i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.418037
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16300 n_nop=15321 n_act=13 n_pre=2 n_req=64 n_rd=960 n_write=4 bw_util=0.1183
n_activity=3154 dram_eff=0.6113
bk0: 16a 16224i bk1: 0a 16300i bk2: 0a 16300i bk3: 0a 16302i bk4: 16a 16237i bk5: 16a 16235i bk6: 0a 16299i bk7: 32a 16166i bk8: 16a 16239i bk9: 0a 16300i bk10: 176a 15720i bk11: 176a 15296i bk12: 224a 15426i bk13: 192a 15004i bk14: 16a 16241i bk15: 80a 16057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.407301
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16300 n_nop=15305 n_act=18 n_pre=6 n_req=71 n_rd=960 n_write=11 bw_util=0.1191
n_activity=3268 dram_eff=0.5942
bk0: 0a 16300i bk1: 16a 16237i bk2: 16a 16229i bk3: 32a 16179i bk4: 0a 16301i bk5: 32a 16101i bk6: 0a 16298i bk7: 16a 16236i bk8: 0a 16299i bk9: 80a 15977i bk10: 160a 15737i bk11: 176a 15279i bk12: 192a 15434i bk13: 208a 14867i bk14: 16a 16236i bk15: 16a 16237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.374233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16300 n_nop=15213 n_act=18 n_pre=3 n_req=76 n_rd=1056 n_write=10 bw_util=0.1308
n_activity=3626 dram_eff=0.588
bk0: 16a 16240i bk1: 16a 16162i bk2: 32a 16178i bk3: 32a 16176i bk4: 0a 16299i bk5: 16a 16235i bk6: 16a 16234i bk7: 32a 16165i bk8: 16a 16235i bk9: 16a 16240i bk10: 176a 15666i bk11: 176a 15284i bk12: 192a 15541i bk13: 192a 14948i bk14: 48a 16113i bk15: 80a 16038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.388589
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8025ac00, atomic=0 1 entries : 0x7f2728576500 :  mf: uid= 59155, sid13:w32, part=4, addr=0x8025ac60, load , size=32, unknown  status = IN_PARTITION_DRAM (12349), 

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240000, atomic=0 1 entries : 0x7f272860d600 :  mf: uid= 59156, sid06:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (12349), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16300 n_nop=15175 n_act=17 n_pre=5 n_req=81 n_rd=1092 n_write=11 bw_util=0.1353
n_activity=3718 dram_eff=0.5933
bk0: 16a 16233i bk1: 16a 16234i bk2: 0a 16298i bk3: 0a 16299i bk4: 0a 16299i bk5: 18a 16220i bk6: 32a 16175i bk7: 0a 16303i bk8: 18a 16199i bk9: 16a 16217i bk10: 224a 15374i bk11: 208a 15119i bk12: 176a 15504i bk13: 208a 14957i bk14: 112a 15954i bk15: 48a 16131i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.429571
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16300 n_nop=15229 n_act=19 n_pre=3 n_req=74 n_rd=1040 n_write=9 bw_util=0.1287
n_activity=3525 dram_eff=0.5952
bk0: 16a 16239i bk1: 48a 16120i bk2: 16a 16235i bk3: 16a 16230i bk4: 32a 16178i bk5: 16a 16229i bk6: 16a 16223i bk7: 16a 16242i bk8: 16a 16237i bk9: 16a 16236i bk10: 192a 15646i bk11: 176a 15237i bk12: 176a 15542i bk13: 176a 15097i bk14: 64a 16027i bk15: 48a 16144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.417423

========= L2 cache stats =========
L2_cache_bank[0]: Access = 139, Miss = 33, Miss_rate = 0.237, Pending_hits = 27, Reservation_fails = 284
L2_cache_bank[1]: Access = 104, Miss = 30, Miss_rate = 0.288, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[2]: Access = 115, Miss = 29, Miss_rate = 0.252, Pending_hits = 24, Reservation_fails = 143
L2_cache_bank[3]: Access = 105, Miss = 31, Miss_rate = 0.295, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[4]: Access = 89, Miss = 24, Miss_rate = 0.270, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[5]: Access = 110, Miss = 36, Miss_rate = 0.327, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 31, Miss_rate = 0.301, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 35, Miss_rate = 0.337, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[8]: Access = 164, Miss = 37, Miss_rate = 0.226, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[9]: Access = 103, Miss = 33, Miss_rate = 0.320, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 33, Miss_rate = 0.317, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 32, Miss_rate = 0.327, Pending_hits = 22, Reservation_fails = 0
L2_total_cache_accesses = 1338
L2_total_cache_misses = 384
L2_total_cache_miss_rate = 0.2870
L2_total_cache_pending_hits = 266
L2_total_cache_reservation_fails = 427
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 326
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 34
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 290
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.082

icnt_total_pkts_mem_to_simt=5916
icnt_total_pkts_simt_to_mem=1524
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.87601
	minimum = 6
	maximum = 37
Network latency average = 8.41105
	minimum = 6
	maximum = 27
Slowest packet = 1437
Flit latency average = 7.20796
	minimum = 6
	maximum = 23
Slowest flit = 3973
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00899999
	minimum = 0.00523989 (at node 2)
	maximum = 0.0185034 (at node 6)
Accepted packet rate average = 0.00899999
	minimum = 0.00523989 (at node 2)
	maximum = 0.0185034 (at node 6)
Injected flit rate average = 0.0240889
	minimum = 0.00523989 (at node 2)
	maximum = 0.0517439 (at node 23)
Accepted flit rate average= 0.0240889
	minimum = 0.00818733 (at node 19)
	maximum = 0.0551826 (at node 6)
Injected packet length average = 2.67655
Accepted packet length average = 2.67655
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.2891 (2 samples)
	minimum = 6 (2 samples)
	maximum = 35.5 (2 samples)
Network latency average = 8.53145 (2 samples)
	minimum = 6 (2 samples)
	maximum = 30.5 (2 samples)
Flit latency average = 7.05669 (2 samples)
	minimum = 6 (2 samples)
	maximum = 28.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00803581 (2 samples)
	minimum = 0.0052629 (2 samples)
	maximum = 0.0154186 (2 samples)
Accepted packet rate average = 0.00803581 (2 samples)
	minimum = 0.0052629 (2 samples)
	maximum = 0.0154186 (2 samples)
Injected flit rate average = 0.0223315 (2 samples)
	minimum = 0.0052629 (2 samples)
	maximum = 0.0533427 (2 samples)
Accepted flit rate average = 0.0223315 (2 samples)
	minimum = 0.00745743 (2 samples)
	maximum = 0.048735 (2 samples)
Injected packet size average = 2.779 (2 samples)
Accepted packet size average = 2.779 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 229594 (inst/sec)
gpgpu_simulation_rate = 1543 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,12350)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,12350)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,12350)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,12350)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,12350)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,12350)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,12350)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(77,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(54,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(81,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (372,12350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(373,12350)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (376,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (376,12350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(377,12350)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377,12350)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (377,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (377,12350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(378,12350)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(378,12350)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (385,12350), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(386,12350)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (390,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (390,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (390,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (390,12350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(391,12350)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(391,12350)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(391,12350)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(391,12350)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (391,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (391,12350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(392,12350)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,12350)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(392,12350)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (394,12350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(395,12350)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (396,12350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(397,12350)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (397,12350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(398,12350)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (401,12350), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(402,12350)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (410,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (410,12350), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(411,12350)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(411,12350)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (412,12350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(413,12350)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (417,12350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(418,12350)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (425,12350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(426,12350)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(102,0,0) tid=(195,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (429,12350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(430,12350)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (432,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (432,12350), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(433,12350)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (433,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (433,12350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(434,12350)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(434,12350)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(434,12350)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (443,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (443,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,12350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(444,12350)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(444,12350)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,12350)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (444,12350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(445,12350)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (445,12350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(446,12350)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (447,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (447,12350), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(448,12350)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(448,12350)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (449,12350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(450,12350)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (452,12350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(453,12350)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (453,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (453,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (453,12350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(454,12350)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(454,12350)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(455,12350)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (457,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (457,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (457,12350), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(458,12350)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(458,12350)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(459,12350)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (460,12350), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(461,12350)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (463,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (463,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,12350), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(464,12350)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(464,12350)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(465,12350)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (466,12350), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(467,12350)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (469,12350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(470,12350)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (470,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (470,12350), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(471,12350)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (471,12350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(472,12350)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,12350)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (473,12350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(474,12350)
GPGPU-Sim uArch: cycles simulated: 12850  inst.: 2195715 (ipc=717.9) sim_rate=243968 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:45:05 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (523,12350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(524,12350)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (528,12350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(529,12350)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (542,12350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(543,12350)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (544,12350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(545,12350)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (546,12350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(547,12350)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(112,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (552,12350), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(553,12350)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (558,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (558,12350), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(559,12350)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(560,12350)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (561,12350), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(562,12350)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (562,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (562,12350), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(563,12350)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (563,12350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(564,12350)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(564,12350)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (569,12350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(570,12350)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,12350), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,12350)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (574,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (574,12350), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(575,12350)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,12350)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(576,12350)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (578,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (578,12350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(579,12350)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(579,12350)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (583,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (583,12350), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(584,12350)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(585,12350)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (592,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (592,12350), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(593,12350)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(593,12350)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (593,12350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(594,12350)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (599,12350), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(600,12350)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(111,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (693,12350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(694,12350)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (716,12350), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(717,12350)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (717,12350), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(718,12350)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (720,12350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(721,12350)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (729,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (729,12350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(730,12350)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(730,12350)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (750,12350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(751,12350)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (763,12350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(764,12350)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (767,12350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(768,12350)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (773,12350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(774,12350)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (775,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (775,12350), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(776,12350)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(776,12350)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (778,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (778,12350), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(779,12350)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(779,12350)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (787,12350), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(788,12350)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (791,12350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(792,12350)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (795,12350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(796,12350)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (800,12350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(801,12350)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (801,12350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(802,12350)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (805,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (805,12350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(806,12350)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(806,12350)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(173,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (824,12350), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(825,12350)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (827,12350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(828,12350)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (830,12350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(831,12350)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (835,12350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(836,12350)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (841,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (841,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (841,12350), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(842,12350)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(843,12350)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(844,12350)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (844,12350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(845,12350)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (848,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (848,12350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(849,12350)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(849,12350)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (849,12350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(850,12350)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (850,12350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(851,12350)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (854,12350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(855,12350)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (855,12350), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(856,12350)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (864,12350), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(865,12350)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (866,12350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(867,12350)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (867,12350), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(868,12350)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (875,12350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(876,12350)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (889,12350), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(890,12350)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (892,12350), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(893,12350)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (896,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (896,12350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(897,12350)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(897,12350)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (897,12350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(898,12350)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (902,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (902,12350), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(903,12350)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(904,12350)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (905,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (905,12350), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(906,12350)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(907,12350)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (913,12350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(914,12350)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (916,12350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(917,12350)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (919,12350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(920,12350)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (920,12350), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(921,12350)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(148,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (938,12350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(939,12350)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (941,12350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(942,12350)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (959,12350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(960,12350)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (962,12350), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(963,12350)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (966,12350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(967,12350)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (974,12350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(975,12350)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (975,12350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(976,12350)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (985,12350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(986,12350)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (991,12350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(992,12350)
GPGPU-Sim uArch: cycles simulated: 13350  inst.: 2554805 (ipc=718.1) sim_rate=255480 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:45:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1002,12350), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1003,12350)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1010,12350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1011,12350)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1012,12350), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1013,12350)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1015,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1015,12350), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1016,12350)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1017,12350)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1019,12350), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1020,12350)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1023,12350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1024,12350)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1028,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1028,12350), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1029,12350)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1030,12350)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1055,12350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1056,12350)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1056,12350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1057,12350)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1057,12350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1058,12350)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(232,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1071,12350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1072,12350)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1073,12350), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1074,12350)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1083,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1083,12350), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1084,12350)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1084,12350)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1097,12350), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1098,12350)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1098,12350), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1099,12350)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1116,12350), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1117,12350)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1118,12350), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1119,12350)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1124,12350), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1125,12350)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1133,12350), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1134,12350)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1134,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1134,12350), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1135,12350)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1135,12350)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1140,12350), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1141,12350)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1149,12350), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1150,12350)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1173,12350), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1174,12350)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1175,12350), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1176,12350)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1182,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1183,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1197,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1201,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1204,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1206,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1206,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1207,12350), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(193,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1217,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1219,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1230,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1232,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1235,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1241,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1245,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1246,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1247,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1250,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1252,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1264,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1268,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1270,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1276,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1292,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1297,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1297,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1300,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1308,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1319,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1322,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1324,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1327,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1334,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1342,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1366,12350), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1367,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1368,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1373,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1379,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1384,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1387,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1402,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1405,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1415,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1429,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1442,12350), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1443,12350), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 14350  inst.: 2753943 (ipc=458.6) sim_rate=250358 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:45:07 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2791,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2983,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3282,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3324,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3416,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3461,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3488,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3515,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3702,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3928,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3934,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4019,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4101,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4228,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4342,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4366,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4375,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4391,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4503,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (4553,12350), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4602,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4769,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4777,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4888,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4890,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5038,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5089,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5272,12350), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5284,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5287,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5372,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5459,12350), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5565,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5785,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5904,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5940,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5985,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6044,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6069,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6223,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6737,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6746,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6781,12350), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6782
gpu_sim_insn = 926846
gpu_ipc =     136.6626
gpu_tot_sim_cycle = 19132
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     144.4490
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 351
gpu_stall_icnt2sh    = 668
gpu_total_sim_rate=230299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0160
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4607
L1D_cache:
	L1D_cache_core[0]: Access = 522, Miss = 164, Miss_rate = 0.314, Pending_hits = 289, Reservation_fails = 0
	L1D_cache_core[1]: Access = 738, Miss = 274, Miss_rate = 0.371, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 656, Miss = 248, Miss_rate = 0.378, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[3]: Access = 594, Miss = 185, Miss_rate = 0.311, Pending_hits = 324, Reservation_fails = 0
	L1D_cache_core[4]: Access = 648, Miss = 225, Miss_rate = 0.347, Pending_hits = 307, Reservation_fails = 0
	L1D_cache_core[5]: Access = 586, Miss = 190, Miss_rate = 0.324, Pending_hits = 318, Reservation_fails = 0
	L1D_cache_core[6]: Access = 716, Miss = 256, Miss_rate = 0.358, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[7]: Access = 548, Miss = 174, Miss_rate = 0.318, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[8]: Access = 640, Miss = 224, Miss_rate = 0.350, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[9]: Access = 642, Miss = 216, Miss_rate = 0.336, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[10]: Access = 610, Miss = 204, Miss_rate = 0.334, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[11]: Access = 586, Miss = 193, Miss_rate = 0.329, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[12]: Access = 578, Miss = 190, Miss_rate = 0.329, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 600, Miss = 193, Miss_rate = 0.322, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[14]: Access = 632, Miss = 220, Miss_rate = 0.348, Pending_hits = 306, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3156
	L1D_total_cache_miss_rate = 0.3395
	L1D_total_cache_pending_hits = 4496
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.009
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3742
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1546
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2087
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 98
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1069
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60319
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
277, 135, 249, 135, 135, 135, 135, 135, 90, 90, 90, 90, 90, 90, 90, 316, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 120, 120, 120, 120, 120, 120, 120, 120, 105, 105, 105, 105, 105, 105, 105, 105, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3776
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2087
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3742
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3742
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9922	W0_Idle:75494	W0_Scoreboard:163898	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16696 {8:2087,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 283832 {136:2087,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 400 
maxdqlatency = 0 
maxmflatency = 730 
averagemflatency = 219 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 19131 
mrq_lat_table:730 	8 	37 	39 	61 	75 	91 	73 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2260 	865 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3312 	14 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1457 	635 	10 	0 	0 	0 	0 	2 	9 	31 	780 	345 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        10        11         0         0         0         2 
dram[1]:         1         0         1         0         0         0         0         2         3         0        10        11        14        12         0         5 
dram[2]:         1         0         2         4         1         2         0         2         0         6        10        11        11        12         0         0 
dram[3]:         1         0         4         4         1         2         0         4         2         1        10        11         0        10         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        11        11        11        13         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        11         0        14        11         1         3 
maximum service time to same row:
dram[0]:      2223      3813      6224      4313      2304      3072      1537      5063      2832      3797      2574      3316      1885      1872      1790      3465 
dram[1]:      2165      3054      1426      3566      4454      2812      2218      2570      1065      3375      1366       972      2454      1894      2426      4125 
dram[2]:      1369      5069      4263      3184      3162      2770      2879      5272      2563      4491      2856       988      1885      2128      1856      4088 
dram[3]:      1322      3391      2385      5354      2000      4922      2654      3382      4638      4307      2636       972      1904      2368      2454      2443 
dram[4]:      3241      4051      3271      1393       931      5785      2893      1488      5186      2954      1154      4617      1924      1897      3254      2575 
dram[5]:      1231      2462      2301      1516      2851      1457      3850      1459      3999      3732      1293      1001      1907      1904      5857      2143 
average row accesses per activate:
dram[0]:  3.000000  3.666667  2.800000  2.000000 10.000000 10.000000  4.500000  2.333333  7.000000  4.000000  8.000000  4.000000 14.000000 13.000000 11.000000  5.000000 
dram[1]:  2.000000  6.000000  4.500000  2.000000 14.000000 10.000000  8.000000  3.500000  5.333333 13.000000  4.750000  4.666667  6.000000  5.666667 10.000000  3.333333 
dram[2]:  3.500000  9.000000  3.333333  4.666667  1.500000  2.750000  6.000000  2.200000 13.000000  3.285714  7.000000  6.000000  4.250000  5.000000 10.000000 12.000000 
dram[3]:  2.750000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.000000  9.000000  4.000000  3.500000 16.000000  3.000000 11.000000  9.000000 
dram[4]: 12.000000  3.000000  4.000000  4.000000  3.250000  3.500000 10.000000  6.500000  2.250000  8.000000  3.200000  4.500000  4.000000  5.000000  5.333333  5.000000 
dram[5]:  5.000000  4.000000  4.000000  2.500000  3.750000  4.500000  8.000000  5.333333 14.000000  2.333333  5.666667 11.000000  7.500000  5.000000  5.000000  4.333333 
average row locality = 1164/252 = 4.619048
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         6         8         5         5         5         5         4         7         6        13        16        14        13        11        15 
dram[1]:         4         3         5         1         6         5         4        13        10         6        15        13        18        17        10        10 
dram[2]:         4         4         5         8         2         7         3         7         6        14        12        12        17        14        10        12 
dram[3]:         7         4         5         5         3         3         4         6         9         9        15        14        16        18        11         9 
dram[4]:         6         5         2         7         8         8         5         7         6         4        15        15        16        15        16        15 
dram[5]:         6         9         9         7         8         5         4         9         7         4        14        11        15        15        15        13 
total reads: 855
bank skew: 18/1 = 18.00
chip skew: 151/137 = 1.10
number of total write accesses:
dram[0]:         3         5         6         3         5         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         8         5         4         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         5         6         1         4         3         4         7         9         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         6         4         2         5         5         6         5         6         3         4         1         3         0         0         0         0 
dram[5]:         4         7         7         3         7         4         4         7         7         3         3         0         0         0         0         0 
total reads: 309
min_bank_accesses = 0!
chip skew: 56/46 = 1.22
average mf latency per bank:
dram[0]:        684       206       197       194       172       163       173       235       174       178       945      1174      1455      1603       538       440
dram[1]:        140       144       180       149       204       161       161       226       201       141       881      1481      1158      1329       435       714
dram[2]:        169       165       228       193       228       201       138       261       176       230      1039      1767      1174      1323       424       476
dram[3]:        214       164       178       188       214       206       144       191       197       154       993      1536      1120      1123       525       441
dram[4]:        169       200       175       246       189       227       160       156       225       184      4192      1141      1157      1436       629       474
dram[5]:        167       230       212       211       239       184       194       169       144       246      1050      1852      1132      1350       539       450
maximum mf latency per bank:
dram[0]:        325       320       411       316       427       361       306       319       333       308       405       680       505       648       393       373
dram[1]:        308       331       427       299       465       451       380       461       353       303       485       655       435       625       352       333
dram[2]:        381       318       427       383       425       406       295       471       464       382       415       680       468       589       347       367
dram[3]:        325       341       309       342       375       326       260       308       344       355       407       671       463       713       374       333
dram[4]:        323       329       455       333       345       381       321       367       460       279       405       691       551       730       406       472
dram[5]:        302       338       404       335       405       445       252       385       297       411       403       683       474       669       399       331

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25251 n_nop=22909 n_act=40 n_pre=24 n_req=193 n_rd=2224 n_write=54 bw_util=0.1804
n_activity=7834 dram_eff=0.5816
bk0: 96a 24646i bk1: 96a 24618i bk2: 128a 24191i bk3: 80a 24765i bk4: 80a 24295i bk5: 80a 24820i bk6: 80a 24660i bk7: 64a 24736i bk8: 112a 24325i bk9: 96a 24854i bk10: 208a 24481i bk11: 256a 23586i bk12: 224a 24316i bk13: 208a 23987i bk14: 176a 24620i bk15: 240a 24230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.373965
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25251 n_nop=22900 n_act=37 n_pre=21 n_req=193 n_rd=2240 n_write=53 bw_util=0.1816
n_activity=7644 dram_eff=0.5999
bk0: 64a 24921i bk1: 48a 24847i bk2: 80a 24666i bk3: 16a 25130i bk4: 96a 24349i bk5: 80a 24524i bk6: 64a 24547i bk7: 208a 24003i bk8: 160a 24530i bk9: 96a 24735i bk10: 240a 23916i bk11: 208a 23857i bk12: 288a 23994i bk13: 272a 23558i bk14: 160a 24683i bk15: 160a 24713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.366322
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25251 n_nop=22941 n_act=42 n_pre=26 n_req=187 n_rd=2192 n_write=50 bw_util=0.1776
n_activity=7422 dram_eff=0.6041
bk0: 64a 24793i bk1: 64a 24719i bk2: 80a 24662i bk3: 128a 24526i bk4: 32a 24954i bk5: 112a 24466i bk6: 48a 24833i bk7: 112a 24324i bk8: 96a 24529i bk9: 224a 24070i bk10: 192a 24487i bk11: 192a 24138i bk12: 272a 23990i bk13: 224a 23768i bk14: 160a 24646i bk15: 192a 24475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.339868
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25251 n_nop=22925 n_act=44 n_pre=28 n_req=184 n_rd=2208 n_write=46 bw_util=0.1785
n_activity=7923 dram_eff=0.569
bk0: 112a 24593i bk1: 64a 24823i bk2: 80a 24881i bk3: 80a 24780i bk4: 48a 24815i bk5: 48a 24856i bk6: 64a 24985i bk7: 96a 24812i bk8: 144a 24545i bk9: 144a 24391i bk10: 240a 24286i bk11: 224a 23889i bk12: 256a 24236i bk13: 288a 23457i bk14: 176a 24591i bk15: 144a 24806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.309334
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25251 n_nop=22725 n_act=46 n_pre=30 n_req=200 n_rd=2400 n_write=50 bw_util=0.1941
n_activity=8134 dram_eff=0.6024
bk0: 96a 24704i bk1: 80a 24801i bk2: 32a 24815i bk3: 112a 24424i bk4: 128a 24516i bk5: 128a 24255i bk6: 80a 24817i bk7: 112a 24476i bk8: 96a 24566i bk9: 64a 24925i bk10: 240a 24249i bk11: 240a 23861i bk12: 256a 23990i bk13: 240a 23738i bk14: 256a 24197i bk15: 240a 24021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.37147
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=25251 n_nop=22709 n_act=43 n_pre=27 n_req=207 n_rd=2416 n_write=56 bw_util=0.1958
n_activity=8229 dram_eff=0.6008
bk0: 96a 24754i bk1: 144a 24452i bk2: 144a 24365i bk3: 112a 24547i bk4: 128a 24280i bk5: 80a 24692i bk6: 64a 24836i bk7: 144a 24417i bk8: 112a 24558i bk9: 64a 24806i bk10: 224a 24177i bk11: 176a 24190i bk12: 240a 24253i bk13: 240a 23786i bk14: 240a 24220i bk15: 208a 24514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.438874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 289, Miss = 69, Miss_rate = 0.239, Pending_hits = 28, Reservation_fails = 284
L2_cache_bank[1]: Access = 253, Miss = 70, Miss_rate = 0.277, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 72, Miss_rate = 0.264, Pending_hits = 28, Reservation_fails = 143
L2_cache_bank[3]: Access = 251, Miss = 68, Miss_rate = 0.271, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 209, Miss = 59, Miss_rate = 0.282, Pending_hits = 25, Reservation_fails = 0
L2_cache_bank[5]: Access = 261, Miss = 78, Miss_rate = 0.299, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[6]: Access = 225, Miss = 70, Miss_rate = 0.311, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 222, Miss = 68, Miss_rate = 0.306, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 607, Miss = 74, Miss_rate = 0.122, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 250, Miss = 76, Miss_rate = 0.304, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[10]: Access = 254, Miss = 78, Miss_rate = 0.307, Pending_hits = 27, Reservation_fails = 0
L2_cache_bank[11]: Access = 235, Miss = 73, Miss_rate = 0.311, Pending_hits = 22, Reservation_fails = 0
L2_total_cache_accesses = 3329
L2_total_cache_misses = 855
L2_total_cache_miss_rate = 0.2568
L2_total_cache_pending_hits = 294
L2_total_cache_reservation_fails = 427
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 559
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 858
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 293
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 290
L2_cache_data_port_util = 0.027
L2_cache_fill_port_util = 0.119

icnt_total_pkts_mem_to_simt=11947
icnt_total_pkts_simt_to_mem=4496
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.999
	minimum = 6
	maximum = 32
Network latency average = 7.76042
	minimum = 6
	maximum = 27
Slowest packet = 2885
Flit latency average = 6.72431
	minimum = 6
	maximum = 23
Slowest flit = 8165
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.021746
	minimum = 0.0138602 (at node 13)
	maximum = 0.06532 (at node 23)
Accepted packet rate average = 0.021746
	minimum = 0.0138602 (at node 13)
	maximum = 0.06532 (at node 23)
Injected flit rate average = 0.0491661
	minimum = 0.0200531 (at node 13)
	maximum = 0.119581 (at node 23)
Accepted flit rate average= 0.0491661
	minimum = 0.0247715 (at node 21)
	maximum = 0.117075 (at node 23)
Injected packet length average = 2.26092
Accepted packet length average = 2.26092
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.85906 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34.3333 (3 samples)
Network latency average = 8.27444 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 6.9459 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0126059 (3 samples)
	minimum = 0.00812868 (3 samples)
	maximum = 0.0320524 (3 samples)
Accepted packet rate average = 0.0126059 (3 samples)
	minimum = 0.00812868 (3 samples)
	maximum = 0.0320524 (3 samples)
Injected flit rate average = 0.0312764 (3 samples)
	minimum = 0.010193 (3 samples)
	maximum = 0.0754222 (3 samples)
Accepted flit rate average = 0.0312764 (3 samples)
	minimum = 0.0132288 (3 samples)
	maximum = 0.0715148 (3 samples)
Injected packet size average = 2.4811 (3 samples)
Accepted packet size average = 2.4811 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 230299 (inst/sec)
gpgpu_simulation_rate = 1594 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,19132)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,19132)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,19132)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,19132)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,19132)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,19132)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,19132)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(10,0,0) tid=(100,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(73,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (374,19132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(375,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (394,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(395,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (398,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(399,19132)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,19132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (407,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(408,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (416,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(417,19132)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (420,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (420,19132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(421,19132)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(421,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (430,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(431,19132)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (437,19132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(438,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (438,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(439,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (445,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(446,19132)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (448,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(449,19132)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(450,19132)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (451,19132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(452,19132)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (452,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(453,19132)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(66,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (466,19132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(467,19132)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (481,19132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(482,19132)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (488,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (488,19132), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(489,19132)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(490,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (496,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(497,19132)
GPGPU-Sim uArch: cycles simulated: 19632  inst.: 3101875 (ipc=676.6) sim_rate=238605 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:45:09 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (510,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(511,19132)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (513,19132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(514,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (519,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(520,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (520,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(521,19132)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (524,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (524,19132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(525,19132)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(525,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (528,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(529,19132)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (532,19132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(533,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (541,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(542,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (543,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(544,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (550,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(551,19132)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (585,19132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(586,19132)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(121,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (691,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(692,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (694,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(695,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (695,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(696,19132)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (699,19132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(700,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (706,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(707,19132)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (780,19132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(781,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (787,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(788,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (799,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(800,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (805,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(806,19132)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (828,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(829,19132)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (870,19132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(871,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (880,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(881,19132)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (947,19132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(948,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1018,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1019,19132)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1066,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1067,19132)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1119,19132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1120,19132)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(31,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 21632  inst.: 3266931 (ipc=201.3) sim_rate=233352 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:45:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2660,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2661,19132)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2938,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2939,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3048,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(3049,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3097,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3098,19132)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3100,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3101,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3300,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3301,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3351,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3352,19132)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3371,19132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(3372,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3409,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3410,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3495,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(3496,19132)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3505,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3506,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3547,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3548,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3611,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3612,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3638,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3639,19132)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3649,19132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3650,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3665,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3666,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3686,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3687,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3699,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3700,19132)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3727,19132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3728,19132)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3761,19132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3762,19132)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3886,19132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3887,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3913,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3914,19132)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3928,19132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3929,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4055,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4056,19132)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(159,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4165,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4166,19132)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4170,19132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4171,19132)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4334,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4335,19132)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4344,19132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4345,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4354,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4355,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4396,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4397,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4426,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4427,19132)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4440,19132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4441,19132)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4448,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4449,19132)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4452,19132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4453,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4487,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4488,19132)
GPGPU-Sim uArch: cycles simulated: 23632  inst.: 3392497 (ipc=139.8) sim_rate=226166 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:45:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4520,19132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4521,19132)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4547,19132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4548,19132)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4569,19132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4570,19132)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4792,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4793,19132)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4893,19132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4894,19132)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4917,19132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4918,19132)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4960,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4960,19132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(4961,19132)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4961,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4989,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4990,19132)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5004,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5004,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5005,19132)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5005,19132)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5016,19132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5017,19132)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5027,19132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5028,19132)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5087,19132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5088,19132)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5135,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5136,19132)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5299,19132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5300,19132)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5332,19132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5333,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5356,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5357,19132)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5428,19132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5429,19132)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5568,19132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5569,19132)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5608,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5609,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5613,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5614,19132)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5628,19132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5629,19132)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5667,19132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5668,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5759,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5760,19132)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5788,19132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5789,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5794,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5795,19132)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5797,19132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5798,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5919,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5920,19132)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5949,19132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5950,19132)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5954,19132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5955,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5956,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5957,19132)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5959,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5959,19132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5960,19132)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5960,19132)
GPGPU-Sim uArch: cycles simulated: 25132  inst.: 3521060 (ipc=126.2) sim_rate=220066 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:45:12 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6020,19132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6021,19132)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6057,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6058,19132)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6118,19132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6119,19132)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(108,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (6276,19132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6277,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6292,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6293,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6299,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6300,19132)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6428,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6429,19132)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6465,19132), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6466,19132)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6478,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6479,19132)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6629,19132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6630,19132)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6655,19132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6656,19132)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6659,19132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6660,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6685,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6686,19132)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6687,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6688,19132)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6842,19132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6843,19132)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6945,19132), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6946,19132)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7030,19132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7031,19132)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7278,19132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7279,19132)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7306,19132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7307,19132)
GPGPU-Sim uArch: cycles simulated: 26632  inst.: 3612652 (ipc=113.2) sim_rate=212508 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:45:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7717,19132), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7718,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7729,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7730,19132)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7749,19132), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(7750,19132)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7753,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(7754,19132)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7831,19132), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7832,19132)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8385,19132), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(8386,19132)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8800,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8801,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8988,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8988,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8989,19132)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8989,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (9148,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(9149,19132)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9291,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9292,19132)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9304,19132), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9305,19132)
GPGPU-Sim uArch: cycles simulated: 28632  inst.: 3667386 (ipc=95.1) sim_rate=203743 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:45:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9581,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9582,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10092,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10093,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10112,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10113,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10317,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(10318,19132)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10372,19132), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(10373,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10438,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10439,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10539,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10540,19132)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10632,19132), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(10633,19132)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10634,19132), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10635,19132)
GPGPU-Sim uArch: cycles simulated: 30132  inst.: 3712238 (ipc=86.2) sim_rate=195380 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:45:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (11300,19132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(11301,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (11314,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(11315,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11327,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11328,19132)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11703,19132), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(11704,19132)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(235,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (12064,19132), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(12065,19132)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12170,19132), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(12171,19132)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12577,19132), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12578,19132)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12835,19132), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12836,19132)
GPGPU-Sim uArch: cycles simulated: 32132  inst.: 3752707 (ipc=76.1) sim_rate=187635 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:45:16 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13199,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13685,19132), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 34132  inst.: 3770434 (ipc=67.1) sim_rate=179544 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:45:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15673,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15856,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15904,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15936,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16097,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16201,19132), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 35632  inst.: 3783113 (ipc=61.8) sim_rate=171959 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:45:18 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16728,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16869,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17071,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17275,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17732,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17775,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17823,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17895,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18177,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18204,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18278,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (18320,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18390,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18394,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18439,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18513,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18555,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18692,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18778,19132), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 38132  inst.: 3802930 (ipc=54.7) sim_rate=165344 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:45:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (19136,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19607,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19630,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19641,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19682,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19715,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (19723,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19804,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19833,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19862,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19966,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19970,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (19977,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20325,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20341,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20354,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20486,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20501,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20584,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (20639,19132), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (20660,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20732,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20920,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20957,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20969,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20975,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21036,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (21067,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21120,19132), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21124,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21144,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21194,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21382,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21392,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21444,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21467,19132), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 40632  inst.: 3821865 (ipc=49.2) sim_rate=159244 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:45:20 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21605,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21607,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21611,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21619,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21635,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21752,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22047,19132), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22090,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22151,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22216,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22362,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22427,19132), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22557,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (22859,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23004,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23007,19132), 2 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(227,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23208,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23291,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23713,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23752,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23793,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24006,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24011,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (24136,19132), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24200,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24748,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24802,19132), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 24803
gpu_sim_insn = 1068826
gpu_ipc =      43.0926
gpu_tot_sim_cycle = 43935
gpu_tot_sim_insn = 3832424
gpu_tot_ipc =      87.2294
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 6981
gpu_stall_icnt2sh    = 19041
gpu_total_sim_rate=159684

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 146451
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4607
L1D_cache:
	L1D_cache_core[0]: Access = 2814, Miss = 1466, Miss_rate = 0.521, Pending_hits = 422, Reservation_fails = 8196
	L1D_cache_core[1]: Access = 3809, Miss = 2036, Miss_rate = 0.535, Pending_hits = 426, Reservation_fails = 10035
	L1D_cache_core[2]: Access = 3782, Miss = 2019, Miss_rate = 0.534, Pending_hits = 478, Reservation_fails = 8392
	L1D_cache_core[3]: Access = 3492, Miss = 1800, Miss_rate = 0.515, Pending_hits = 492, Reservation_fails = 7955
	L1D_cache_core[4]: Access = 3665, Miss = 1965, Miss_rate = 0.536, Pending_hits = 437, Reservation_fails = 10630
	L1D_cache_core[5]: Access = 2895, Miss = 1475, Miss_rate = 0.509, Pending_hits = 434, Reservation_fails = 6860
	L1D_cache_core[6]: Access = 3581, Miss = 1853, Miss_rate = 0.517, Pending_hits = 414, Reservation_fails = 10071
	L1D_cache_core[7]: Access = 3151, Miss = 1576, Miss_rate = 0.500, Pending_hits = 436, Reservation_fails = 7020
	L1D_cache_core[8]: Access = 3665, Miss = 1995, Miss_rate = 0.544, Pending_hits = 466, Reservation_fails = 9684
	L1D_cache_core[9]: Access = 3314, Miss = 1693, Miss_rate = 0.511, Pending_hits = 447, Reservation_fails = 7511
	L1D_cache_core[10]: Access = 2963, Miss = 1506, Miss_rate = 0.508, Pending_hits = 409, Reservation_fails = 7487
	L1D_cache_core[11]: Access = 3464, Miss = 1768, Miss_rate = 0.510, Pending_hits = 429, Reservation_fails = 8660
	L1D_cache_core[12]: Access = 3165, Miss = 1700, Miss_rate = 0.537, Pending_hits = 480, Reservation_fails = 8115
	L1D_cache_core[13]: Access = 4104, Miss = 2206, Miss_rate = 0.538, Pending_hits = 490, Reservation_fails = 10526
	L1D_cache_core[14]: Access = 3217, Miss = 1660, Miss_rate = 0.516, Pending_hits = 444, Reservation_fails = 7414
	L1D_total_cache_accesses = 51081
	L1D_total_cache_misses = 26718
	L1D_total_cache_miss_rate = 0.5231
	L1D_total_cache_pending_hits = 6704
	L1D_total_cache_reservation_fails = 128556
	L1D_cache_data_port_util = 0.034
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 26852
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0179
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3742
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17122
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6702
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84870
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26372
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 43686
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 145473
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4607
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
507, 195, 873, 195, 195, 195, 195, 195, 120, 120, 120, 318, 447, 421, 120, 544, 180, 180, 180, 705, 180, 180, 604, 434, 165, 165, 307, 447, 165, 380, 165, 391, 292, 432, 658, 376, 376, 320, 264, 150, 391, 165, 402, 503, 729, 165, 335, 165, 
gpgpu_n_tot_thrd_icount = 8353248
gpgpu_n_tot_w_icount = 261039
gpgpu_n_stall_shd_mem = 137277
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11402
gpgpu_n_mem_write_global = 15855
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 291372
gpgpu_n_store_insn = 17148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537130
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3742
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3742
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 133535
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:212794	W0_Idle:96231	W0_Scoreboard:455924	W1:112148	W2:21122	W3:3850	W4:1039	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 91216 {8:11402,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 634296 {40:15854,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1550672 {136:11402,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126840 {8:15855,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 3158 
maxdqlatency = 0 
maxmflatency = 3941 
averagemflatency = 330 
max_icnt2mem_latency = 766 
max_icnt2sh_latency = 43934 
mrq_lat_table:2014 	29 	58 	126 	156 	255 	365 	402 	380 	228 	60 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10530 	13285 	3214 	217 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8571 	1281 	1264 	3875 	6871 	5418 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5327 	4548 	1474 	68 	0 	0 	0 	2 	9 	31 	780 	8746 	6287 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        13         8        10        12        22        13        17        18        16        19        10        11        14        13        11        12 
dram[1]:        15         9        22        13        14        10        17        13        16        17        10        11        14        12        10         7 
dram[2]:        19        16        17        12        19        14        12        16        21        10        10        11        11        12        10        12 
dram[3]:        22        20        12        14        14        12        20        14        24        17        10        11        16        10        11         9 
dram[4]:        12        12        14        14        10         8        10        12        16        18        11        11        11        13         9        11 
dram[5]:         9         8        11        19        12        16        17        14        14        16        11        11        14        11        13         9 
maximum service time to same row:
dram[0]:      2893      3813      6224      8172     10191      6425      8928      5063      5926      4730      4974      5639      4631      3053      3575      3465 
dram[1]:      2330      3818      3709      3566      4454      2962      3265     10581      4584      4341      6281      4501      7001      6118      4655      4125 
dram[2]:      5807      5069      4263     14659      4042      3099      6952      8472      5866      4653      5901      4694      5369      3541      3115      5667 
dram[3]:      2861      4814      4653      5354      5523      5827      4376      4299      4638      4307      5559      4800      6278      3713      2548      2984 
dram[4]:      3241      5248      3271      2655      3637      5795      8259      4434      6825      3935      5991      4617      3399      3093      3402      2575 
dram[5]:      3055      8849      2866      3007      2851      3367      4513      4112      3999      4877      5798      5186      3943      3585      5857      5298 
average row accesses per activate:
dram[0]:  4.000000  3.071429  3.769231  3.250000  4.583333  5.000000  4.909091  3.714286  5.444445  3.923077  2.818182  2.923077  4.500000  4.000000  4.600000  3.333333 
dram[1]:  3.071429  4.200000  5.375000  3.333333  3.437500  3.312500  5.200000  3.388889  3.933333  4.416667  3.272727  2.428571  4.200000  3.500000  3.571429  3.222222 
dram[2]:  4.900000  4.750000  3.466667  4.166667  4.166667  4.666667  3.250000  2.894737  5.500000  3.055556  4.714286  3.400000  2.800000  3.100000  3.857143  4.600000 
dram[3]:  4.000000  4.888889  3.400000  3.400000  4.100000  3.571429  7.857143  4.666667  4.416667  3.500000  2.923077  2.571429  5.250000  2.153846  3.857143  4.166667 
dram[4]:  4.400000  3.428571  5.714286  3.571429  3.533333  3.266667  3.600000  4.600000  3.529412  3.866667  3.818182  2.818182  2.800000  2.600000  3.125000  2.500000 
dram[5]:  3.692308  2.875000  3.187500  4.545455  3.000000  3.266667  4.583333  4.153846  3.312500  3.250000  3.363636  3.666667  2.444444  3.285714  3.714286  2.600000 
average row locality = 4079/1110 = 3.674775
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        25        26        31        35        35        37        37        35        33        33        25        32        27        28        23        30 
dram[1]:        25        25        27        32        37        37        34        44        38        35        30        29        21        21        25        29 
dram[2]:        28        21        32        33        32        39        32        39        35        38        27        30        28        30        27        23 
dram[3]:        30        25        34        34        24        34        37        36        37        44        32        30        21        28        27        25 
dram[4]:        26        32        24        35        38        31        38        30        41        39        36        26        28        26        25        20 
dram[5]:        31        31        34        33        32        33        38        37        37        36        31        27        22        23        26        26 
total reads: 2965
bank skew: 44/20 = 2.20
chip skew: 498/489 = 1.02
number of total write accesses:
dram[0]:        15        17        18        17        20        18        17        17        16        18         6         6         0         0         0         0 
dram[1]:        18        17        16        18        18        16        18        17        21        18         6         5         0         0         0         0 
dram[2]:        21        17        20        17        18        17        20        16        20        17         6         4         0         1         0         0 
dram[3]:        18        19        17        17        17        16        18        20        16        19         6         6         0         0         0         0 
dram[4]:        18        16        16        15        15        18        16        16        19        19         6         5         0         0         0         0 
dram[5]:        17        15        17        17        19        16        17        17        16        16         6         6         0         0         0         0 
total reads: 1114
min_bank_accesses = 0!
chip skew: 194/179 = 1.08
average mf latency per bank:
dram[0]:        941       832       906       973       922       924      1328      1249      1227      1243      2839      3098      4691      4976      5395      4269
dram[1]:        870       627       822       811       956       932       936       943      1001      1068      2714      3132      6479      6054      4150      4167
dram[2]:       1116       890      1066       971      1124      1070      1309      1216      1373      1036      3058      3289      4583      5047      4155      5339
dram[3]:        792       852      1084      1070       929      1332      1013      1292      1161      1095      2392      3084      5809      4292      4337      4446
dram[4]:       1079       830      1158       968      1136       938      1178      1080      1353      1124     40257      3130      5637      4868      6089      5685
dram[5]:        636       798       826       782       857       862      1376      1057      1292       979      2762      2998      5203      5801      4686      4412
maximum mf latency per bank:
dram[0]:       1658      1285      2183      1813      1430      1029      2425      2060      1201      1657       815       842      1097      1349       788      1681
dram[1]:        830       799       806      1836      1247      1702       767      1141      1292       797       666       731       609       625       711       718
dram[2]:       1925       908      1367      1220      3941      2199      2569      3191      2256       810      1061      1981       986      1252      1492      1899
dram[3]:        748      1346      1255      1236      2353      3626      1044      2293       770      1529       972      1194       926       769      1002       779
dram[4]:       1100      1113      1967      1019      1123      1795       795      1000       963      2243       906       691       787       856       895      1008
dram[5]:        916       741       822      1073       829       757      1388      1030       883       984       817       837       634       669       634       886

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57990 n_nop=49601 n_act=174 n_pre=158 n_req=677 n_rd=7872 n_write=185 bw_util=0.2779
n_activity=23847 dram_eff=0.6757
bk0: 400a 50722i bk1: 416a 53552i bk2: 496a 51066i bk3: 560a 49264i bk4: 560a 50920i bk5: 592a 51943i bk6: 592a 49294i bk7: 560a 46980i bk8: 528a 51564i bk9: 528a 49516i bk10: 400a 55920i bk11: 512a 53202i bk12: 432a 54836i bk13: 448a 53585i bk14: 368a 55254i bk15: 480a 53294i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.71471
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57990 n_nop=49621 n_act=186 n_pre=170 n_req=677 n_rd=7824 n_write=189 bw_util=0.2764
n_activity=24419 dram_eff=0.6563
bk0: 400a 52645i bk1: 400a 53679i bk2: 432a 54588i bk3: 512a 50446i bk4: 592a 52194i bk5: 592a 52342i bk6: 544a 52164i bk7: 704a 50440i bk8: 608a 51910i bk9: 560a 54471i bk10: 480a 54897i bk11: 464a 54862i bk12: 336a 56437i bk13: 336a 55940i bk14: 400a 55942i bk15: 464a 55213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.26294
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57990 n_nop=49546 n_act=181 n_pre=165 n_req=688 n_rd=7904 n_write=194 bw_util=0.2793
n_activity=23776 dram_eff=0.6812
bk0: 448a 50366i bk1: 336a 52300i bk2: 512a 50536i bk3: 528a 50703i bk4: 512a 47893i bk5: 624a 48723i bk6: 512a 49293i bk7: 624a 47395i bk8: 560a 50230i bk9: 608a 52805i bk10: 432a 54930i bk11: 480a 52348i bk12: 448a 55057i bk13: 480a 53954i bk14: 432a 54016i bk15: 368a 53504i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.93016
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57990 n_nop=49487 n_act=181 n_pre=165 n_req=687 n_rd=7968 n_write=189 bw_util=0.2813
n_activity=24285 dram_eff=0.6718
bk0: 480a 53405i bk1: 400a 49894i bk2: 544a 52031i bk3: 544a 51006i bk4: 384a 49782i bk5: 544a 50412i bk6: 592a 51738i bk7: 576a 49245i bk8: 592a 53393i bk9: 704a 51668i bk10: 512a 55522i bk11: 480a 53783i bk12: 336a 56325i bk13: 448a 54657i bk14: 432a 55205i bk15: 400a 55889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.01588
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57990 n_nop=49527 n_act=190 n_pre=174 n_req=674 n_rd=7920 n_write=179 bw_util=0.2793
n_activity=24396 dram_eff=0.664
bk0: 416a 53648i bk1: 512a 53182i bk2: 384a 52037i bk3: 560a 52922i bk4: 608a 51821i bk5: 496a 50848i bk6: 608a 53470i bk7: 480a 52198i bk8: 656a 52665i bk9: 624a 50757i bk10: 576a 54396i bk11: 416a 54784i bk12: 448a 55158i bk13: 416a 54530i bk14: 400a 55091i bk15: 320a 55034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.52514
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=57990 n_nop=49479 n_act=198 n_pre=182 n_req=676 n_rd=7952 n_write=179 bw_util=0.2804
n_activity=24353 dram_eff=0.6678
bk0: 496a 53576i bk1: 496a 53497i bk2: 544a 53236i bk3: 528a 51453i bk4: 512a 52314i bk5: 528a 51682i bk6: 608a 50990i bk7: 592a 52266i bk8: 592a 53702i bk9: 576a 52693i bk10: 496a 54272i bk11: 432a 54225i bk12: 352a 55917i bk13: 368a 55826i bk14: 416a 55496i bk15: 416a 55071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=1.23625

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1899, Miss = 236, Miss_rate = 0.124, Pending_hits = 41, Reservation_fails = 284
L2_cache_bank[1]: Access = 1993, Miss = 256, Miss_rate = 0.128, Pending_hits = 48, Reservation_fails = 101
L2_cache_bank[2]: Access = 1916, Miss = 237, Miss_rate = 0.124, Pending_hits = 45, Reservation_fails = 143
L2_cache_bank[3]: Access = 1883, Miss = 252, Miss_rate = 0.134, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[4]: Access = 1903, Miss = 241, Miss_rate = 0.127, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[5]: Access = 1987, Miss = 253, Miss_rate = 0.127, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[6]: Access = 1868, Miss = 242, Miss_rate = 0.130, Pending_hits = 43, Reservation_fails = 0
L2_cache_bank[7]: Access = 1882, Miss = 256, Miss_rate = 0.136, Pending_hits = 46, Reservation_fails = 0
L2_cache_bank[8]: Access = 6242, Miss = 256, Miss_rate = 0.041, Pending_hits = 42, Reservation_fails = 0
L2_cache_bank[9]: Access = 1913, Miss = 239, Miss_rate = 0.125, Pending_hits = 38, Reservation_fails = 0
L2_cache_bank[10]: Access = 1983, Miss = 251, Miss_rate = 0.127, Pending_hits = 50, Reservation_fails = 0
L2_cache_bank[11]: Access = 1863, Miss = 246, Miss_rate = 0.132, Pending_hits = 39, Reservation_fails = 0
L2_total_cache_accesses = 27332
L2_total_cache_misses = 2965
L2_total_cache_miss_rate = 0.1085
L2_total_cache_pending_hits = 524
L2_total_cache_reservation_fails = 528
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9039
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 417
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1946
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14741
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 98
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1016
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 290
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.180

icnt_total_pkts_mem_to_simt=73210
icnt_total_pkts_simt_to_mem=43190
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.459
	minimum = 6
	maximum = 458
Network latency average = 33.5548
	minimum = 6
	maximum = 356
Slowest packet = 9997
Flit latency average = 26.9572
	minimum = 6
	maximum = 355
Slowest flit = 79135
Fragmentation average = 0.0430988
	minimum = 0
	maximum = 197
Injected packet rate average = 0.0716849
	minimum = 0.0528162 (at node 5)
	maximum = 0.22719 (at node 23)
Accepted packet rate average = 0.0716849
	minimum = 0.0528162 (at node 5)
	maximum = 0.22719 (at node 23)
Injected flit rate average = 0.149261
	minimum = 0.0850704 (at node 5)
	maximum = 0.351853 (at node 23)
Accepted flit rate average= 0.149261
	minimum = 0.0991816 (at node 15)
	maximum = 0.423215 (at node 23)
Injected packet length average = 2.08218
Accepted packet length average = 2.08218
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.0091 (4 samples)
	minimum = 6 (4 samples)
	maximum = 140.25 (4 samples)
Network latency average = 14.5945 (4 samples)
	minimum = 6 (4 samples)
	maximum = 111 (4 samples)
Flit latency average = 11.9487 (4 samples)
	minimum = 6 (4 samples)
	maximum = 108.75 (4 samples)
Fragmentation average = 0.0107747 (4 samples)
	minimum = 0 (4 samples)
	maximum = 49.25 (4 samples)
Injected packet rate average = 0.0273756 (4 samples)
	minimum = 0.0193006 (4 samples)
	maximum = 0.0808368 (4 samples)
Accepted packet rate average = 0.0273756 (4 samples)
	minimum = 0.0193006 (4 samples)
	maximum = 0.0808368 (4 samples)
Injected flit rate average = 0.0607724 (4 samples)
	minimum = 0.0289123 (4 samples)
	maximum = 0.14453 (4 samples)
Accepted flit rate average = 0.0607724 (4 samples)
	minimum = 0.034717 (4 samples)
	maximum = 0.15944 (4 samples)
Injected packet size average = 2.21995 (4 samples)
Accepted packet size average = 2.21995 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 159684 (inst/sec)
gpgpu_simulation_rate = 1830 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,43935)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,43935)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,43935)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,43935)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,43935)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,43935)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,43935)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(55,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(57,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(49,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 44435  inst.: 4135719 (ipc=606.6) sim_rate=165428 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:45:21 2016
GPGPU-Sim uArch: cycles simulated: 45435  inst.: 4146894 (ipc=209.6) sim_rate=159495 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:45:22 2016
