

================================================================
== Vivado HLS Report for 'crypto_sign_ed25519_11'
================================================================
* Date:           Sat Jun  3 22:30:11 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.01|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  326|  326|  326|  326|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 2     |  260|  260|        65|          -|          -|     4|    no    |
        | + Loop 2.1  |   62|   62|         2|          -|          -|    31|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	4  / (exitcond)
3 --> 
	2  / true
4 --> 
	5  / (!exitcond1_i)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond_i)
	4  / (exitcond_i)
7 --> 
	6  / true
* FSM state operations: 

 <State 1>: 0.66ns
ST_1: StgValue_8 (3)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:171
:0  br label %1


 <State 2>: 1.24ns
ST_2: i (5)  [1/1] 0.00ns
:0  %i = phi i6 [ 0, %0 ], [ %i_61, %2 ]

ST_2: exitcond (6)  [1/1] 0.71ns  loc: ed25519_ref/src/fe25519.c:171
:1  %exitcond = icmp eq i6 %i, -32

ST_2: empty (7)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: i_61 (8)  [1/1] 1.11ns  loc: ed25519_ref/src/fe25519.c:171
:3  %i_61 = add i6 %i, 1

ST_2: StgValue_13 (9)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:171
:4  br i1 %exitcond, label %3, label %2

ST_2: tmp (11)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:171
:0  %tmp = zext i6 %i to i64

ST_2: x_v_addr (12)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:171
:1  %x_v_addr = getelementptr [32 x i32]* %x_v, i64 0, i64 %tmp

ST_2: x_v_load (13)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:171
:2  %x_v_load = load i32* %x_v_addr, align 4

ST_2: r_v_addr_13 (19)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:40->ed25519_ref/src/fe25519.c:172
:0  %r_v_addr_13 = getelementptr [32 x i32]* %r_v, i64 0, i64 31

ST_2: r_v_addr_14 (20)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:43->ed25519_ref/src/fe25519.c:172
:1  %r_v_addr_14 = getelementptr [32 x i32]* %r_v, i64 0, i64 0

ST_2: StgValue_19 (21)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:38->ed25519_ref/src/fe25519.c:172
:2  br label %.loopexit


 <State 3>: 2.47ns
ST_3: x_v_load (13)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:171
:2  %x_v_load = load i32* %x_v_addr, align 4

ST_3: tmp_799 (14)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:171
:3  %tmp_799 = shl i32 %x_v_load, 1

ST_3: r_v_addr (15)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:171
:4  %r_v_addr = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp

ST_3: StgValue_23 (16)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:171
:5  store i32 %tmp_799, i32* %r_v_addr, align 4

ST_3: StgValue_24 (17)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:171
:6  br label %1


 <State 4>: 1.24ns
ST_4: rep_i (23)  [1/1] 0.00ns
.loopexit:0  %rep_i = phi i3 [ 0, %3 ], [ %rep, %.loopexit.loopexit ]

ST_4: exitcond1_i (24)  [1/1] 0.14ns  loc: ed25519_ref/src/fe25519.c:38->ed25519_ref/src/fe25519.c:172
.loopexit:1  %exitcond1_i = icmp eq i3 %rep_i, -4

ST_4: empty_75 (25)  [1/1] 0.00ns
.loopexit:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_4: rep (26)  [1/1] 1.00ns  loc: ed25519_ref/src/fe25519.c:38->ed25519_ref/src/fe25519.c:172
.loopexit:3  %rep = add i3 %rep_i, 1

ST_4: StgValue_29 (27)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:38->ed25519_ref/src/fe25519.c:172
.loopexit:4  br i1 %exitcond1_i, label %reduce_add_sub64.exit, label %4

ST_4: r_v_load (29)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:40->ed25519_ref/src/fe25519.c:172
:0  %r_v_load = load i32* %r_v_addr_13, align 4

ST_4: r_v_load_10 (37)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:43->ed25519_ref/src/fe25519.c:172
:8  %r_v_load_10 = load i32* %r_v_addr_14, align 4

ST_4: StgValue_32 (65)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:173
reduce_add_sub64.exit:0  ret void


 <State 5>: 5.01ns
ST_5: r_v_load (29)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:40->ed25519_ref/src/fe25519.c:172
:0  %r_v_load = load i32* %r_v_addr_13, align 4

ST_5: tmp_800 (30)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:40->ed25519_ref/src/fe25519.c:172
:1  %tmp_800 = trunc i32 %r_v_load to i7

ST_5: tmp_780 (31)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:40->ed25519_ref/src/fe25519.c:172
:2  %tmp_780 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %r_v_load, i32 7, i32 31)

ST_5: t_22_cast (32)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:40->ed25519_ref/src/fe25519.c:172
:3  %t_22_cast = zext i25 %tmp_780 to i31

ST_5: tmp_i_cast (33)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:41->ed25519_ref/src/fe25519.c:172
:4  %tmp_i_cast = zext i7 %tmp_800 to i32

ST_5: StgValue_38 (34)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:41->ed25519_ref/src/fe25519.c:172
:5  store i32 %tmp_i_cast, i32* %r_v_addr_13, align 4

ST_5: t (35)  [1/1] 0.49ns  loc: ed25519_ref/src/fe25519.c:25->ed25519_ref/src/fe25519.c:42->ed25519_ref/src/fe25519.c:172
:6  %t = mul i31 19, %t_22_cast

ST_5: t_cast3 (36)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:25->ed25519_ref/src/fe25519.c:42->ed25519_ref/src/fe25519.c:172
:7  %t_cast3 = zext i31 %t to i32

ST_5: r_v_load_10 (37)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:43->ed25519_ref/src/fe25519.c:172
:8  %r_v_load_10 = load i32* %r_v_addr_14, align 4

ST_5: tmp_i (38)  [1/1] 2.04ns  loc: ed25519_ref/src/fe25519.c:43->ed25519_ref/src/fe25519.c:172
:9  %tmp_i = add i32 %t_cast3, %r_v_load_10

ST_5: StgValue_43 (39)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:43->ed25519_ref/src/fe25519.c:172
:10  store i32 %tmp_i, i32* %r_v_addr_14, align 4

ST_5: StgValue_44 (40)  [1/1] 0.66ns  loc: ed25519_ref/src/fe25519.c:44->ed25519_ref/src/fe25519.c:172
:11  br label %5


 <State 6>: 2.35ns
ST_6: i_i (42)  [1/1] 0.00ns
:0  %i_i = phi i5 [ 0, %4 ], [ %i_62, %6 ]

ST_6: exitcond_i (43)  [1/1] 0.39ns  loc: ed25519_ref/src/fe25519.c:44->ed25519_ref/src/fe25519.c:172
:1  %exitcond_i = icmp eq i5 %i_i, -1

ST_6: empty_76 (44)  [1/1] 0.00ns
:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 31, i64 31, i64 31)

ST_6: i_62 (45)  [1/1] 1.12ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:172
:3  %i_62 = add i5 %i_i, 1

ST_6: StgValue_49 (46)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:44->ed25519_ref/src/fe25519.c:172
:4  br i1 %exitcond_i, label %.loopexit.loopexit, label %6

ST_6: tmp_759_i (48)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:172
:0  %tmp_759_i = zext i5 %i_i to i64

ST_6: r_v_addr_15 (49)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:172
:1  %r_v_addr_15 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_759_i

ST_6: r_v_load_11 (50)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:172
:2  %r_v_load_11 = load i32* %r_v_addr_15, align 4

ST_6: tmp_760_i (54)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:172
:6  %tmp_760_i = zext i5 %i_62 to i64

ST_6: r_v_addr_16 (55)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:172
:7  %r_v_addr_16 = getelementptr [32 x i32]* %r_v, i64 0, i64 %tmp_760_i

ST_6: r_v_load_12 (56)  [2/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:172
:8  %r_v_load_12 = load i32* %r_v_addr_16, align 4

ST_6: StgValue_56 (63)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 7>: 3.82ns
ST_7: r_v_load_11 (50)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:172
:2  %r_v_load_11 = load i32* %r_v_addr_15, align 4

ST_7: tmp_801 (51)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:172
:3  %tmp_801 = trunc i32 %r_v_load_11 to i8

ST_7: t_s (52)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:172
:4  %t_s = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %r_v_load_11, i32 8, i32 31)

ST_7: t_1 (53)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:46->ed25519_ref/src/fe25519.c:172
:5  %t_1 = zext i24 %t_s to i32

ST_7: r_v_load_12 (56)  [1/2] 1.24ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:172
:8  %r_v_load_12 = load i32* %r_v_addr_16, align 4

ST_7: tmp_761_i (57)  [1/1] 1.34ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:172
:9  %tmp_761_i = add i32 %t_1, %r_v_load_12

ST_7: StgValue_63 (58)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:47->ed25519_ref/src/fe25519.c:172
:10  store i32 %tmp_761_i, i32* %r_v_addr_16, align 4

ST_7: tmp_762_i_cast (59)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:48->ed25519_ref/src/fe25519.c:172
:11  %tmp_762_i_cast = zext i8 %tmp_801 to i32

ST_7: StgValue_65 (60)  [1/1] 1.24ns  loc: ed25519_ref/src/fe25519.c:48->ed25519_ref/src/fe25519.c:172
:12  store i32 %tmp_762_i_cast, i32* %r_v_addr_15, align 4

ST_7: StgValue_66 (61)  [1/1] 0.00ns  loc: ed25519_ref/src/fe25519.c:44->ed25519_ref/src/fe25519.c:172
:13  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ x_v]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8     (br               ) [ 01110000]
i              (phi              ) [ 00100000]
exitcond       (icmp             ) [ 00110000]
empty          (speclooptripcount) [ 00000000]
i_61           (add              ) [ 01110000]
StgValue_13    (br               ) [ 00000000]
tmp            (zext             ) [ 00010000]
x_v_addr       (getelementptr    ) [ 00010000]
r_v_addr_13    (getelementptr    ) [ 00001111]
r_v_addr_14    (getelementptr    ) [ 00001111]
StgValue_19    (br               ) [ 00111111]
x_v_load       (load             ) [ 00000000]
tmp_799        (shl              ) [ 00000000]
r_v_addr       (getelementptr    ) [ 00000000]
StgValue_23    (store            ) [ 00000000]
StgValue_24    (br               ) [ 01110000]
rep_i          (phi              ) [ 00001000]
exitcond1_i    (icmp             ) [ 00001111]
empty_75       (speclooptripcount) [ 00000000]
rep            (add              ) [ 00101111]
StgValue_29    (br               ) [ 00000000]
StgValue_32    (ret              ) [ 00000000]
r_v_load       (load             ) [ 00000000]
tmp_800        (trunc            ) [ 00000000]
tmp_780        (partselect       ) [ 00000000]
t_22_cast      (zext             ) [ 00000000]
tmp_i_cast     (zext             ) [ 00000000]
StgValue_38    (store            ) [ 00000000]
t              (mul              ) [ 00000000]
t_cast3        (zext             ) [ 00000000]
r_v_load_10    (load             ) [ 00000000]
tmp_i          (add              ) [ 00000000]
StgValue_43    (store            ) [ 00000000]
StgValue_44    (br               ) [ 00001111]
i_i            (phi              ) [ 00000010]
exitcond_i     (icmp             ) [ 00001111]
empty_76       (speclooptripcount) [ 00000000]
i_62           (add              ) [ 00001111]
StgValue_49    (br               ) [ 00000000]
tmp_759_i      (zext             ) [ 00000000]
r_v_addr_15    (getelementptr    ) [ 00000001]
tmp_760_i      (zext             ) [ 00000000]
r_v_addr_16    (getelementptr    ) [ 00000001]
StgValue_56    (br               ) [ 00101111]
r_v_load_11    (load             ) [ 00000000]
tmp_801        (trunc            ) [ 00000000]
t_s            (partselect       ) [ 00000000]
t_1            (zext             ) [ 00000000]
r_v_load_12    (load             ) [ 00000000]
tmp_761_i      (add              ) [ 00000000]
StgValue_63    (store            ) [ 00000000]
tmp_762_i_cast (zext             ) [ 00000000]
StgValue_65    (store            ) [ 00000000]
StgValue_66    (br               ) [ 00001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_v"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="x_v_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="6" slack="0"/>
<pin id="50" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_v_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="5" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="56" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_v_load/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="r_v_addr_13_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="6" slack="0"/>
<pin id="62" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_13/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="r_v_addr_14_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_14/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="r_v_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="1"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="3" bw="5" slack="0"/>
<pin id="87" dir="0" index="4" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_23/3 r_v_load/4 r_v_load_10/4 StgValue_38/5 StgValue_43/5 r_v_load_11/6 r_v_load_12/6 StgValue_63/7 StgValue_65/7 "/>
</bind>
</comp>

<comp id="89" class="1004" name="r_v_addr_15_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_15/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="r_v_addr_16_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_v_addr_16/6 "/>
</bind>
</comp>

<comp id="105" class="1005" name="i_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="1"/>
<pin id="107" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="rep_i_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="1"/>
<pin id="118" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="rep_i (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="rep_i_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="1"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rep_i/4 "/>
</bind>
</comp>

<comp id="127" class="1005" name="i_i_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="1"/>
<pin id="129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_i_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exitcond_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="6" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_61_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_61/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_799_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_799/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="exitcond1_i_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="rep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_800_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_800/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_780_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="25" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="4" slack="0"/>
<pin id="182" dir="0" index="3" bw="6" slack="0"/>
<pin id="183" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_780/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="t_22_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="25" slack="0"/>
<pin id="190" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_22_cast/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_i_cast_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="exitcond_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/6 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_62_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_62/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_759_i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_759_i/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_760_i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_760_i/6 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_801_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_801/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="t_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="24" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="0" index="3" bw="6" slack="0"/>
<pin id="228" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t_s/7 "/>
</bind>
</comp>

<comp id="233" class="1004" name="t_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="24" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_1/7 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_761_i_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="24" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_761_i/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_762_i_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_762_i_cast/7 "/>
</bind>
</comp>

<comp id="249" class="1007" name="grp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="31" slack="0"/>
<pin id="251" dir="0" index="1" bw="25" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="t/5 t_cast3/5 tmp_i/5 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_61_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="6" slack="0"/>
<pin id="263" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_61 "/>
</bind>
</comp>

<comp id="266" class="1005" name="tmp_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="271" class="1005" name="x_v_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_v_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="r_v_addr_13_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="1"/>
<pin id="278" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_13 "/>
</bind>
</comp>

<comp id="282" class="1005" name="r_v_addr_14_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="1"/>
<pin id="284" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_14 "/>
</bind>
</comp>

<comp id="291" class="1005" name="rep_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="rep "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_62_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_62 "/>
</bind>
</comp>

<comp id="304" class="1005" name="r_v_addr_15_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="1"/>
<pin id="306" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_15 "/>
</bind>
</comp>

<comp id="310" class="1005" name="r_v_addr_16_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="5" slack="1"/>
<pin id="312" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_v_addr_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="14" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="81" pin=3"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="109" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="109" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="109" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="159"><net_src comp="53" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="18" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="161"><net_src comp="155" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="166"><net_src comp="120" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="120" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="81" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="81" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="30" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="174" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="81" pin=4"/></net>

<net id="201"><net_src comp="131" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="131" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="131" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="217"><net_src comp="203" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="222"><net_src comp="81" pin="5"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="42" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="81" pin="5"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="44" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="223" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="81" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="243"><net_src comp="237" pin="2"/><net_sink comp="81" pin=4"/></net>

<net id="247"><net_src comp="219" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="188" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="81" pin="5"/><net_sink comp="249" pin=2"/></net>

<net id="257"><net_src comp="249" pin="3"/><net_sink comp="81" pin=1"/></net>

<net id="264"><net_src comp="144" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="269"><net_src comp="150" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="274"><net_src comp="46" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="279"><net_src comp="58" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="81" pin=3"/></net>

<net id="285"><net_src comp="66" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="81" pin=3"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="294"><net_src comp="168" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="302"><net_src comp="203" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="307"><net_src comp="89" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="81" pin=3"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="313"><net_src comp="97" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="81" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_v | {3 5 7 }
 - Input state : 
	Port: crypto_sign_ed25519_.11 : r_v | {4 5 6 7 }
	Port: crypto_sign_ed25519_.11 : x_v | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_61 : 1
		StgValue_13 : 2
		tmp : 1
		x_v_addr : 2
		x_v_load : 3
	State 3
		tmp_799 : 1
		StgValue_23 : 1
	State 4
		exitcond1_i : 1
		rep : 1
		StgValue_29 : 2
	State 5
		tmp_800 : 1
		tmp_780 : 1
		t_22_cast : 2
		tmp_i_cast : 2
		StgValue_38 : 3
		t : 3
		t_cast3 : 4
		tmp_i : 5
		StgValue_43 : 6
	State 6
		exitcond_i : 1
		i_62 : 1
		StgValue_49 : 2
		tmp_759_i : 1
		r_v_addr_15 : 2
		r_v_load_11 : 3
		tmp_760_i : 2
		r_v_addr_16 : 3
		r_v_load_12 : 4
	State 7
		tmp_801 : 1
		t_s : 1
		t_1 : 2
		tmp_761_i : 3
		StgValue_63 : 4
		tmp_762_i_cast : 2
		StgValue_65 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |      i_61_fu_144      |    0    |    0    |    15   |
|    add   |       rep_fu_168      |    0    |    0    |    11   |
|          |      i_62_fu_203      |    0    |    0    |    15   |
|          |    tmp_761_i_fu_237   |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond_fu_138    |    0    |    0    |    3    |
|   icmp   |   exitcond1_i_fu_162  |    0    |    0    |    1    |
|          |   exitcond_i_fu_197   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|  muladd  |       grp_fu_249      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_150      |    0    |    0    |    0    |
|          |    t_22_cast_fu_188   |    0    |    0    |    0    |
|          |   tmp_i_cast_fu_192   |    0    |    0    |    0    |
|   zext   |    tmp_759_i_fu_209   |    0    |    0    |    0    |
|          |    tmp_760_i_fu_214   |    0    |    0    |    0    |
|          |       t_1_fu_233      |    0    |    0    |    0    |
|          | tmp_762_i_cast_fu_244 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|    shl   |     tmp_799_fu_155    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     tmp_800_fu_174    |    0    |    0    |    0    |
|          |     tmp_801_fu_219    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     tmp_780_fu_178    |    0    |    0    |    0    |
|          |       t_s_fu_223      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    1    |    0    |    86   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_61_reg_261   |    6   |
|    i_62_reg_299   |    5   |
|    i_i_reg_127    |    5   |
|     i_reg_105     |    6   |
|r_v_addr_13_reg_276|    5   |
|r_v_addr_14_reg_282|    5   |
|r_v_addr_15_reg_304|    5   |
|r_v_addr_16_reg_310|    5   |
|   rep_i_reg_116   |    3   |
|    rep_reg_291    |    3   |
|    tmp_reg_266    |   64   |
|  x_v_addr_reg_271 |    5   |
+-------------------+--------+
|       Total       |   117  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_53 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_81 |  p0  |   6  |   5  |   30   ||    33   |
| grp_access_fu_81 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_81 |  p3  |   5  |   5  |   25   ||    27   |
| grp_access_fu_81 |  p4  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   225  ||   3.43  ||    93   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   86   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   93   |
|  Register |    -   |    -   |   117  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   117  |   179  |
+-----------+--------+--------+--------+--------+
