Source Block: hdl/library/common/ad_mux.v@65:75@HdlStmAssign
wire [NUM_STAGES*DW+CH_W-1:0] mux_in;
wire [NUM_STAGES*CLOG2_CH_CNT-1:0] ch_sel_pln;


assign mux_in[DW-1:0] = data_in;
assign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;

genvar i;
genvar j;

generate

Diff Content:
- 70 assign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;
+ 70   wire [NUM_STAGES*DW+CH_W-1:0] mux_in;
+ 70   wire [NUM_STAGES*CLOG2_CH_CNT-1:0] ch_sel_pln;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_mux.v@64:74

wire [NUM_STAGES*DW+CH_W-1:0] mux_in;
wire [NUM_STAGES*CLOG2_CH_CNT-1:0] ch_sel_pln;


assign mux_in[DW-1:0] = data_in;
assign ch_sel_pln[CLOG2_CH_CNT-1:0] = ch_sel;

genvar i;
genvar j;


