INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/home/uma/Desktop/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_testbench_pe.cpp
   Compiling pe_top.cpp_pre.cpp.tb.cpp
   Compiling pe_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
input value	7	wgt_value	6
i	0	sub_inp	-1	sub_wgt	-2	subtotal 	2
i	1	sub_inp	1	sub_wgt	1	subtotal 	3
3 
total	3	state	0
input value	9	wgt_value	3
i	0	sub_inp	1	sub_wgt	-1	subtotal 	255
i	1	sub_inp	-2	sub_wgt	0	subtotal 	255
255 
total	2	state	1
input value	1	wgt_value	15
i	0	sub_inp	1	sub_wgt	-1	subtotal 	255
i	1	sub_inp	0	sub_wgt	-1	subtotal 	255
255 
total	1	state	2
input value	10	wgt_value	12
i	0	sub_inp	-2	sub_wgt	0	subtotal 	0
i	1	sub_inp	-2	sub_wgt	-1	subtotal 	2
2 
total	3	state	3
input value	9	wgt_value	13
i	0	sub_inp	1	sub_wgt	1	subtotal 	1
i	1	sub_inp	-2	sub_wgt	-1	subtotal 	3
3 
total	6	state	4
input value	10	wgt_value	11
i	0	sub_inp	-2	sub_wgt	-1	subtotal 	2
i	1	sub_inp	-2	sub_wgt	-2	subtotal 	6
6 
total	12	state	5
input value	2	wgt_value	11
i	0	sub_inp	-2	sub_wgt	-1	subtotal 	2
i	1	sub_inp	0	sub_wgt	-2	subtotal 	2
2 
total	14	state	6
input value	3	wgt_value	6
i	0	sub_inp	-1	sub_wgt	-2	subtotal 	2
i	1	sub_inp	0	sub_wgt	1	subtotal 	2
2 
total	16	state	7
-----------------------total is------------16

input value	12	wgt_value	2
i	0	sub_inp	0	sub_wgt	-2	subtotal 	0
i	1	sub_inp	-1	sub_wgt	0	subtotal 	0
0 
total	0	state	0
input value	4	wgt_value	8
i	0	sub_inp	0	sub_wgt	0	subtotal 	0
i	1	sub_inp	1	sub_wgt	-2	subtotal 	254
254 
total	254	state	1
input value	11	wgt_value	8
i	0	sub_inp	-1	sub_wgt	0	subtotal 	0
i	1	sub_inp	-2	sub_wgt	-2	subtotal 	4
4 
total	2	state	2
input value	7	wgt_value	13
i	0	sub_inp	-1	sub_wgt	1	subtotal 	255
i	1	sub_inp	1	sub_wgt	-1	subtotal 	254
254 
total	0	state	3
input value	6	wgt_value	10
i	0	sub_inp	-2	sub_wgt	-2	subtotal 	4
i	1	sub_inp	1	sub_wgt	-2	subtotal 	2
2 
total	2	state	4
input value	14	wgt_value	3
i	0	sub_inp	-2	sub_wgt	-1	subtotal 	2
i	1	sub_inp	-1	sub_wgt	0	subtotal 	2
2 
total	4	state	5
input value	3	wgt_value	15
i	0	sub_inp	-1	sub_wgt	-1	subtotal 	1
i	1	sub_inp	0	sub_wgt	-1	subtotal 	1
1 
total	5	state	6
input value	9	wgt_value	10
i	0	sub_inp	1	sub_wgt	-2	subtotal 	254
i	1	sub_inp	-2	sub_wgt	-2	subtotal 	2
2 
total	7	state	7
-----------------------total is------------7

input value	6	wgt_value	2
i	0	sub_inp	-2	sub_wgt	-2	subtotal 	4
i	1	sub_inp	1	sub_wgt	0	subtotal 	4
4 
total	4	state	0
input value	13	wgt_value	7
i	0	sub_inp	1	sub_wgt	-1	subtotal 	255
i	1	sub_inp	-1	sub_wgt	1	subtotal 	254
254 
total	2	state	1
input value	1	wgt_value	8
i	0	sub_inp	1	sub_wgt	0	subtotal 	0
i	1	sub_inp	0	sub_wgt	-2	subtotal 	0
0 
total	2	state	2
input value	3	wgt_value	10
i	0	sub_inp	-1	sub_wgt	-2	subtotal 	2
i	1	sub_inp	0	sub_wgt	-2	subtotal 	2
2 
total	4	state	3
input value	5	wgt_value	13
i	0	sub_inp	1	sub_wgt	1	subtotal 	1
i	1	sub_inp	1	sub_wgt	-1	subtotal 	0
0 
total	4	state	4
input value	5	wgt_value	7
i	0	sub_inp	1	sub_wgt	-1	subtotal 	255
i	1	sub_inp	1	sub_wgt	1	subtotal 	0
0 
total	4	state	5
input value	8	wgt_value	9
i	0	sub_inp	0	sub_wgt	1	subtotal 	0
i	1	sub_inp	-2	sub_wgt	-2	subtotal 	4
4 
total	8	state	6
input value	14	wgt_value	4
i	0	sub_inp	-2	sub_wgt	0	subtotal 	0
i	1	sub_inp	-1	sub_wgt	1	subtotal 	255
255 
total	7	state	7
-----------------------total is------------7

input value	11	wgt_value	2
i	0	sub_inp	-1	sub_wgt	-2	subtotal 	2
i	1	sub_inp	-2	sub_wgt	0	subtotal 	2
2 
total	2	state	0
input value	13	wgt_value	6
i	0	sub_inp	1	sub_wgt	-2	subtotal 	254
i	1	sub_inp	-1	sub_wgt	1	subtotal 	253
253 
total	255	state	1
input value	11	wgt_value	4
i	0	sub_inp	-1	sub_wgt	0	subtotal 	0
i	1	sub_inp	-2	sub_wgt	1	subtotal 	254
254 
total	253	state	2
input value	4	wgt_value	1
i	0	sub_inp	0	sub_wgt	1	subtotal 	0
i	1	sub_inp	1	sub_wgt	0	subtotal 	0
0 
total	253	state	3
input value	14	wgt_value	2
i	0	sub_inp	-2	sub_wgt	-2	subtotal 	4
i	1	sub_inp	-1	sub_wgt	0	subtotal 	4
4 
total	1	state	4
input value	4	wgt_value	1
i	0	sub_inp	0	sub_wgt	1	subtotal 	0
i	1	sub_inp	1	sub_wgt	0	subtotal 	0
0 
total	1	state	5
input value	1	wgt_value	13
i	0	sub_inp	1	sub_wgt	1	subtotal 	1
i	1	sub_inp	0	sub_wgt	-1	subtotal 	1
1 
total	2	state	6
input value	12	wgt_value	7
i	0	sub_inp	0	sub_wgt	-1	subtotal 	0
i	1	sub_inp	-1	sub_wgt	1	subtotal 	255
255 
total	1	state	7
-----------------------total is------------1

input value	0	wgt_value	9
i	0	sub_inp	0	sub_wgt	1	subtotal 	0
i	1	sub_inp	0	sub_wgt	-2	subtotal 	0
0 
total	0	state	0
input value	14	wgt_value	1
i	0	sub_inp	-2	sub_wgt	1	subtotal 	254
i	1	sub_inp	-1	sub_wgt	0	subtotal 	254
254 
total	254	state	1
input value	1	wgt_value	1
i	0	sub_inp	1	sub_wgt	1	subtotal 	1
i	1	sub_inp	0	sub_wgt	0	subtotal 	1
1 
total	255	state	2
input value	12	wgt_value	7
i	0	sub_inp	0	sub_wgt	-1	subtotal 	0
i	1	sub_inp	-1	sub_wgt	1	subtotal 	255
255 
total	254	state	3
input value	14	wgt_value	1
i	0	sub_inp	-2	sub_wgt	1	subtotal 	254
i	1	sub_inp	-1	sub_wgt	0	subtotal 	254
254 
total	252	state	4
input value	14	wgt_value	7
i	0	sub_inp	-2	sub_wgt	-1	subtotal 	2
i	1	sub_inp	-1	sub_wgt	1	subtotal 	1
1 
total	253	state	5
input value	10	wgt_value	12
i	0	sub_inp	-2	sub_wgt	0	subtotal 	0
i	1	sub_inp	-2	sub_wgt	-1	subtotal 	2
2 
total	255	state	6
input value	11	wgt_value	6
i	0	sub_inp	-1	sub_wgt	-2	subtotal 	2
i	1	sub_inp	-2	sub_wgt	1	subtotal 	0
0 
total	255	state	7
-----------------------total is------------255

INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/uma/Desktop/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/uma/Desktop/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_testbench_pe_top glbl -prj testbench_pe.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/uma/Desktop/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s testbench_pe 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/AESL_autofifo_weights_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_weights_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/testbench_pe.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_testbench_pe_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/AESL_autofifo_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/AESL_autofifo_in_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/testbench_pe_mul_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_pe_mul_bkb_Mul_LUT_0
INFO: [VRFC 10-311] analyzing module testbench_pe_mul_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/testbench_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_pe
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.testbench_pe_mul_bkb_Mul_LUT_0
Compiling module xil_defaultlib.testbench_pe_mul_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.testbench_pe
Compiling module xil_defaultlib.AESL_autofifo_in_V_V
Compiling module xil_defaultlib.AESL_autofifo_out_V_V
Compiling module xil_defaultlib.AESL_autofifo_weights_V_V
Compiling module xil_defaultlib.apatb_testbench_pe_top
Compiling module work.glbl
Built simulation snapshot testbench_pe

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/xsim.dir/testbench_pe/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jan 21 11:34:56 2021...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/testbench_pe/xsim_script.tcl
# xsim {testbench_pe} -autoloadwcfg -tclbatch {testbench_pe.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench_pe.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "113000"
// RTL Simulation : 1 / 5 [100.00%] @ "178000"
// RTL Simulation : 2 / 5 [100.00%] @ "238000"
// RTL Simulation : 3 / 5 [100.00%] @ "298000"
// RTL Simulation : 4 / 5 [100.00%] @ "358000"
// RTL Simulation : 5 / 5 [100.00%] @ "418000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 437500 ps : File "/home/uma/Desktop/graduation_project/finn_hlslib/finn-hlslib/hls-syn-pe/sol1/sim/verilog/testbench_pe.autotb.v" Line 333
## quit
INFO: [Common 17-206] Exiting xsim at Thu Jan 21 11:35:05 2021...
input value	7	wgt_value	6
i	0	sub_inp	-1	sub_wgt	-2	subtotal 	2
i	1	sub_inp	1	sub_wgt	1	subtotal 	3
3 
total	3	state	0
input value	9	wgt_value	3
i	0	sub_inp	1	sub_wgt	-1	subtotal 	255
i	1	sub_inp	-2	sub_wgt	0	subtotal 	255
255 
total	2	state	1
input value	1	wgt_value	15
i	0	sub_inp	1	sub_wgt	-1	subtotal 	255
i	1	sub_inp	0	sub_wgt	-1	subtotal 	255
255 
total	1	state	2
input value	10	wgt_value	12
i	0	sub_inp	-2	sub_wgt	0	subtotal 	0
i	1	sub_inp	-2	sub_wgt	-1	subtotal 	2
2 
total	3	state	3
input value	9	wgt_value	13
i	0	sub_inp	1	sub_wgt	1	subtotal 	1
i	1	sub_inp	-2	sub_wgt	-1	subtotal 	3
3 
total	6	state	4
input value	10	wgt_value	11
i	0	sub_inp	-2	sub_wgt	-1	subtotal 	2
i	1	sub_inp	-2	sub_wgt	-2	subtotal 	6
6 
total	12	state	5
input value	2	wgt_value	11
i	0	sub_inp	-2	sub_wgt	-1	subtotal 	2
i	1	sub_inp	0	sub_wgt	-2	subtotal 	2
2 
total	14	state	6
input value	3	wgt_value	6
i	0	sub_inp	-1	sub_wgt	-2	subtotal 	2
i	1	sub_inp	0	sub_wgt	1	subtotal 	2
2 
total	16	state	7
-----------------------total is------------16

input value	12	wgt_value	2
i	0	sub_inp	0	sub_wgt	-2	subtotal 	0
i	1	sub_inp	-1	sub_wgt	0	subtotal 	0
0 
total	0	state	0
input value	4	wgt_value	8
i	0	sub_inp	0	sub_wgt	0	subtotal 	0
i	1	sub_inp	1	sub_wgt	-2	subtotal 	254
254 
total	254	state	1
input value	11	wgt_value	8
i	0	sub_inp	-1	sub_wgt	0	subtotal 	0
i	1	sub_inp	-2	sub_wgt	-2	subtotal 	4
4 
total	2	state	2
input value	7	wgt_value	13
i	0	sub_inp	-1	sub_wgt	1	subtotal 	255
i	1	sub_inp	1	sub_wgt	-1	subtotal 	254
254 
total	0	state	3
input value	6	wgt_value	10
i	0	sub_inp	-2	sub_wgt	-2	subtotal 	4
i	1	sub_inp	1	sub_wgt	-2	subtotal 	2
2 
total	2	state	4
input value	14	wgt_value	3
i	0	sub_inp	-2	sub_wgt	-1	subtotal 	2
i	1	sub_inp	-1	sub_wgt	0	subtotal 	2
2 
total	4	state	5
input value	3	wgt_value	15
i	0	sub_inp	-1	sub_wgt	-1	subtotal 	1
i	1	sub_inp	0	sub_wgt	-1	subtotal 	1
1 
total	5	state	6
input value	9	wgt_value	10
i	0	sub_inp	1	sub_wgt	-2	subtotal 	254
i	1	sub_inp	-2	sub_wgt	-2	subtotal 	2
2 
total	7	state	7
-----------------------total is------------7

input value	6	wgt_value	2
i	0	sub_inp	-2	sub_wgt	-2	subtotal 	4
i	1	sub_inp	1	sub_wgt	0	subtotal 	4
4 
total	4	state	0
input value	13	wgt_value	7
i	0	sub_inp	1	sub_wgt	-1	subtotal 	255
i	1	sub_inp	-1	sub_wgt	1	subtotal 	254
254 
total	2	state	1
input value	1	wgt_value	8
i	0	sub_inp	1	sub_wgt	0	subtotal 	0
i	1	sub_inp	0	sub_wgt	-2	subtotal 	0
0 
total	2	state	2
input value	3	wgt_value	10
i	0	sub_inp	-1	sub_wgt	-2	subtotal 	2
i	1	sub_inp	0	sub_wgt	-2	subtotal 	2
2 
total	4	state	3
input value	5	wgt_value	13
i	0	sub_inp	1	sub_wgt	1	subtotal 	1
i	1	sub_inp	1	sub_wgt	-1	subtotal 	0
0 
total	4	state	4
input value	5	wgt_value	7
i	0	sub_inp	1	sub_wgt	-1	subtotal 	255
i	1	sub_inp	1	sub_wgt	1	subtotal 	0
0 
total	4	state	5
input value	8	wgt_value	9
i	0	sub_inp	0	sub_wgt	1	subtotal 	0
i	1	sub_inp	-2	sub_wgt	-2	subtotal 	4
4 
total	8	state	6
input value	14	wgt_value	4
i	0	sub_inp	-2	sub_wgt	0	subtotal 	0
i	1	sub_inp	-1	sub_wgt	1	subtotal 	255
255 
total	7	state	7
-----------------------total is------------7

input value	11	wgt_value	2
i	0	sub_inp	-1	sub_wgt	-2	subtotal 	2
i	1	sub_inp	-2	sub_wgt	0	subtotal 	2
2 
total	2	state	0
input value	13	wgt_value	6
i	0	sub_inp	1	sub_wgt	-2	subtotal 	254
i	1	sub_inp	-1	sub_wgt	1	subtotal 	253
253 
total	255	state	1
input value	11	wgt_value	4
i	0	sub_inp	-1	sub_wgt	0	subtotal 	0
i	1	sub_inp	-2	sub_wgt	1	subtotal 	254
254 
total	253	state	2
input value	4	wgt_value	1
i	0	sub_inp	0	sub_wgt	1	subtotal 	0
i	1	sub_inp	1	sub_wgt	0	subtotal 	0
0 
total	253	state	3
input value	14	wgt_value	2
i	0	sub_inp	-2	sub_wgt	-2	subtotal 	4
i	1	sub_inp	-1	sub_wgt	0	subtotal 	4
4 
total	1	state	4
input value	4	wgt_value	1
i	0	sub_inp	0	sub_wgt	1	subtotal 	0
i	1	sub_inp	1	sub_wgt	0	subtotal 	0
0 
total	1	state	5
input value	1	wgt_value	13
i	0	sub_inp	1	sub_wgt	1	subtotal 	1
i	1	sub_inp	0	sub_wgt	-1	subtotal 	1
1 
total	2	state	6
input value	12	wgt_value	7
i	0	sub_inp	0	sub_wgt	-1	subtotal 	0
i	1	sub_inp	-1	sub_wgt	1	subtotal 	255
255 
total	1	state	7
-----------------------total is------------1

input value	0	wgt_value	9
i	0	sub_inp	0	sub_wgt	1	subtotal 	0
i	1	sub_inp	0	sub_wgt	-2	subtotal 	0
0 
total	0	state	0
input value	14	wgt_value	1
i	0	sub_inp	-2	sub_wgt	1	subtotal 	254
i	1	sub_inp	-1	sub_wgt	0	subtotal 	254
254 
total	254	state	1
input value	1	wgt_value	1
i	0	sub_inp	1	sub_wgt	1	subtotal 	1
i	1	sub_inp	0	sub_wgt	0	subtotal 	1
1 
total	255	state	2
input value	12	wgt_value	7
i	0	sub_inp	0	sub_wgt	-1	subtotal 	0
i	1	sub_inp	-1	sub_wgt	1	subtotal 	255
255 
total	254	state	3
input value	14	wgt_value	1
i	0	sub_inp	-2	sub_wgt	1	subtotal 	254
i	1	sub_inp	-1	sub_wgt	0	subtotal 	254
254 
total	252	state	4
input value	14	wgt_value	7
i	0	sub_inp	-2	sub_wgt	-1	subtotal 	2
i	1	sub_inp	-1	sub_wgt	1	subtotal 	1
1 
total	253	state	5
input value	10	wgt_value	12
i	0	sub_inp	-2	sub_wgt	0	subtotal 	0
i	1	sub_inp	-2	sub_wgt	-1	subtotal 	2
2 
total	255	state	6
input value	11	wgt_value	6
i	0	sub_inp	-1	sub_wgt	-2	subtotal 	2
i	1	sub_inp	-2	sub_wgt	1	subtotal 	0
0 
total	255	state	7
-----------------------total is------------255

INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
