INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/The Kingmaker/basys3-demos-master/UART/project_1/project_1.srcs/sources_1/new/data_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/The Kingmaker/basys3-demos-master/UART/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/The Kingmaker/basys3-demos-master/UART/project_1/project_1.srcs/sources_1/imports/rtl/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/The Kingmaker/basys3-demos-master/UART/project_1/project_1.srcs/sources_1/imports/rtl/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/The Kingmaker/basys3-demos-master/UART/project_1/project_1.srcs/sources_1/imports/rtl/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/The Kingmaker/basys3-demos-master/UART/project_1/project_1.srcs/sim_1/new/uart_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/The Kingmaker/basys3-demos-master/UART/project_1/project_1.srcs/sim_1/new/uart_tb.v:40]
ERROR: [VRFC 10-2865] module 'uart_tb' ignored due to previous errors [C:/Users/The Kingmaker/basys3-demos-master/UART/project_1/project_1.srcs/sim_1/new/uart_tb.v:23]
