{
    "ImportPassName": "VerilogVerilatorImportPass",
    "verilog_hash": "f5c5acddabcfffbc49977fa47f291f52e32958c4d2fda586d07a9c61c26ce365eb0076e53ab7e34de71937a97a436b1a4812414d33964b2208debdb3c6c2202e",
    "vl_line_trace": false,
    "vl_coverage": false,
    "vl_line_coverage": false,
    "vl_toggle_coverage": false,
    "vl_mk_dir": "obj_dir_SPIHardbits__pack_size_128__hard_bits_4",
    "vl_enable_assert": true,
    "vl_W_lint": true,
    "vl_W_style": true,
    "vl_W_fatal": true,
    "vl_Wno_list": [
        "UNOPTFLAT",
        "UNSIGNED",
        "WIDTH"
    ],
    "vl_xinit": "zeros",
    "vl_trace": true,
    "vl_trace_timescale": "10ps",
    "vl_trace_cycle_time": 100,
    "vl_trace_on_demand": false,
    "vl_trace_on_demand_portname": "",
    "c_flags": "",
    "c_include_path": [],
    "c_srcs": [],
    "ld_flags": "",
    "ld_libs": ""
}