#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Feb 13 16:43:17 2025
# Process ID: 6158
# Current directory: /nfs/home/m1info2/Documents/vhdl/tp7
# Command line: vivado
# Log file: /nfs/home/m1info2/Documents/vhdl/tp7/vivado.log
# Journal file: /nfs/home/m1info2/Documents/vhdl/tp7/vivado.jou
# Running On        :secil1.siame.univ-tlse3.fr
# Platform          :Fedora
# Operating System  :Fedora Linux 40 (Forty)
# Processor Detail  :Intel(R) Core(TM) i7-10700T CPU @ 2.00GHz
# CPU Frequency     :3765.284 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16454 MB
# Swap memory       :16888 MB
# Total Virtual     :33343 MB
# Available Virtual :31431 MB
#-----------------------------------------------------------
start_gui
create_project projet_tp7 /nfs/home/m1info2/Documents/vhdl/tp7/projet_tp7 -part xc7z010iclg225-1L
set_property  ip_repo_paths  /nfs/xilinx/vivado-library [current_project]
update_ip_catalog
set_property target_language VHDL [current_project]
add_files -norecurse /nfs/home/m1info2/Documents/vhdl/tp7/fifo.0.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /nfs/home/m1info2/Documents/vhdl/tp7/test_fifo.0.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source test_fifo.tcl
close_sim
