{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677766566417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677766566418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar  2 14:16:06 2023 " "Processing started: Thu Mar  2 14:16:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677766566418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766566418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DisplayDemo -c DisplayDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off DisplayDemo -c DisplayDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766566418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677766566640 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677766566640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin7SegDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin7SegDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioural " "Found design unit 1: Bin7SegDecoder-Behavioural" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/Bin7SegDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677766574223 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/Bin7SegDecoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677766574223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766574223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayDemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DisplayDemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DisplayDemo " "Found entity 1: DisplayDemo" {  } { { "DisplayDemo.bdf" "" { Schematic "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/DisplayDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677766574223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766574223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplayDemoVHDL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DisplayDemoVHDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDemoVHDL-Shell " "Found design unit 1: DisplayDemoVHDL-Shell" {  } { { "DisplayDemoVHDL.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/DisplayDemoVHDL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677766574224 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDemoVHDL " "Found entity 1: DisplayDemoVHDL" {  } { { "DisplayDemoVHDL.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/DisplayDemoVHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677766574224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766574224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DisplayDemoVHDL " "Elaborating entity \"DisplayDemoVHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677766574274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:system_core A:behavioural " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioural\" for hierarchy \"Bin7SegDecoder:system_core\"" {  } { { "DisplayDemoVHDL.vhd" "system_core" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/DisplayDemoVHDL.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677766574276 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[0\] Bin7SegDecoder.vhd(15) " "Inferred latch for \"decOut_n\[0\]\" at Bin7SegDecoder.vhd(15)" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/Bin7SegDecoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766574277 "|DisplayDemoVHDL|Bin7SegDecoder:system_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[1\] Bin7SegDecoder.vhd(15) " "Inferred latch for \"decOut_n\[1\]\" at Bin7SegDecoder.vhd(15)" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/Bin7SegDecoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766574277 "|DisplayDemoVHDL|Bin7SegDecoder:system_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[2\] Bin7SegDecoder.vhd(15) " "Inferred latch for \"decOut_n\[2\]\" at Bin7SegDecoder.vhd(15)" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/Bin7SegDecoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766574278 "|DisplayDemoVHDL|Bin7SegDecoder:system_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[3\] Bin7SegDecoder.vhd(15) " "Inferred latch for \"decOut_n\[3\]\" at Bin7SegDecoder.vhd(15)" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/Bin7SegDecoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766574278 "|DisplayDemoVHDL|Bin7SegDecoder:system_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[4\] Bin7SegDecoder.vhd(15) " "Inferred latch for \"decOut_n\[4\]\" at Bin7SegDecoder.vhd(15)" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/Bin7SegDecoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766574278 "|DisplayDemoVHDL|Bin7SegDecoder:system_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[5\] Bin7SegDecoder.vhd(15) " "Inferred latch for \"decOut_n\[5\]\" at Bin7SegDecoder.vhd(15)" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/Bin7SegDecoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766574278 "|DisplayDemoVHDL|Bin7SegDecoder:system_core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decOut_n\[6\] Bin7SegDecoder.vhd(15) " "Inferred latch for \"decOut_n\[6\]\" at Bin7SegDecoder.vhd(15)" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula2/parte3/Bin7SegDecoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766574278 "|DisplayDemoVHDL|Bin7SegDecoder:system_core"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677766574743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677766575181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677766575181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677766575205 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677766575205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677766575205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677766575205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677766575210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar  2 14:16:15 2023 " "Processing ended: Thu Mar  2 14:16:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677766575210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677766575210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677766575210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677766575210 ""}
