Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 14 09:57:57 2017
| Host         : IT-100 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.334        0.000                      0                 1612        0.045        0.000                      0                 1612        4.020        0.000                       0                   735  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clock       {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.473        0.000                      0                 1537        0.045        0.000                      0                 1537        4.020        0.000                       0                   700  
clock               3.334        0.000                      0                   41        0.263        0.000                      0                   41        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clock                    5.817        0.000                      0                   34        1.037        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.084ns (23.488%)  route 3.531ns (76.512%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=20, routed)          0.795     4.437    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.150     4.587 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=18, routed)          0.908     5.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y100        LUT5 (Prop_lut5_I0_O)        0.326     5.821 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0/O
                         net (fo=6, routed)           1.131     6.952    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X32Y100        LUT5 (Prop_lut5_I4_O)        0.152     7.104 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.697     7.801    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.655    12.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism              0.247    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X35Y100        FDRE (Setup_fdre_C_R)       -0.653    12.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.084ns (23.488%)  route 3.531ns (76.512%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=20, routed)          0.795     4.437    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.150     4.587 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=18, routed)          0.908     5.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y100        LUT5 (Prop_lut5_I0_O)        0.326     5.821 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0/O
                         net (fo=6, routed)           1.131     6.952    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X32Y100        LUT5 (Prop_lut5_I4_O)        0.152     7.104 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.697     7.801    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.655    12.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism              0.247    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X35Y100        FDRE (Setup_fdre_C_R)       -0.653    12.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.084ns (23.488%)  route 3.531ns (76.512%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=20, routed)          0.795     4.437    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.150     4.587 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=18, routed)          0.908     5.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y100        LUT5 (Prop_lut5_I0_O)        0.326     5.821 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0/O
                         net (fo=6, routed)           1.131     6.952    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X32Y100        LUT5 (Prop_lut5_I4_O)        0.152     7.104 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.697     7.801    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.655    12.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]/C
                         clock pessimism              0.247    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X35Y100        FDRE (Setup_fdre_C_R)       -0.653    12.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.473ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.084ns (23.488%)  route 3.531ns (76.512%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X29Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y102        FDRE (Prop_fdre_C_Q)         0.456     3.642 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]/Q
                         net (fo=20, routed)          0.795     4.437    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.150     4.587 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r[11]_i_1__0/O
                         net (fo=18, routed)          0.908     5.495    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/E[0]
    SLICE_X35Y100        LUT5 (Prop_lut5_I0_O)        0.326     5.821 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_4__0/O
                         net (fo=6, routed)           1.131     6.952    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_0
    SLICE_X32Y100        LUT5 (Prop_lut5_I4_O)        0.152     7.104 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=4, routed)           0.697     7.801    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_0
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.655    12.834    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]/C
                         clock pessimism              0.247    13.081    
                         clock uncertainty           -0.154    12.927    
    SLICE_X35Y100        FDRE (Setup_fdre_C_R)       -0.653    12.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.274    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  4.473    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.582ns (31.835%)  route 3.387ns (68.165%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.275     5.639    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.763 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.262     7.026    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I0_O)        0.124     7.150 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.851     8.000    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X32Y91         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.478    12.657    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y91         FDRE (Setup_fdre_C_CE)      -0.169    12.563    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.582ns (31.835%)  route 3.387ns (68.165%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.275     5.639    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.763 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.262     7.026    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I0_O)        0.124     7.150 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.851     8.000    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X32Y91         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.478    12.657    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y91         FDRE (Setup_fdre_C_CE)      -0.169    12.563    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.582ns (31.835%)  route 3.387ns (68.165%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.275     5.639    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.763 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.262     7.026    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I0_O)        0.124     7.150 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.851     8.000    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X32Y91         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.478    12.657    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y91         FDRE (Setup_fdre_C_CE)      -0.169    12.563    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.563ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.969ns  (logic 1.582ns (31.835%)  route 3.387ns (68.165%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.275     5.639    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X30Y99         LUT4 (Prop_lut4_I2_O)        0.124     5.763 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.262     7.026    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X29Y93         LUT4 (Prop_lut4_I0_O)        0.124     7.150 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.851     8.000    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X32Y91         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.478    12.657    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y91         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y91         FDRE (Setup_fdre_C_CE)      -0.169    12.563    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.563    
                         arrival time                          -8.000    
  -------------------------------------------------------------------
                         slack                                  4.563    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 1.173ns (22.891%)  route 3.951ns (77.109%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=10, routed)          1.425     4.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[3]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.295     5.188 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[0]_i_3/O
                         net (fo=2, routed)           0.464     5.652    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[0]_i_3_n_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.776 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[0]_i_2/O
                         net (fo=6, routed)           1.071     6.847    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset[0]
    SLICE_X33Y98         LUT6 (Prop_lut6_I1_O)        0.124     6.971 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_second_len_r[3]_i_1/O
                         net (fo=2, routed)           0.991     7.962    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_second_len[2]
    SLICE_X33Y99         LUT4 (Prop_lut4_I0_O)        0.152     8.114 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_cnt_r[3]_i_1/O
                         net (fo=1, routed)           0.000     8.114    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[3]
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.075    12.809    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.809    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.989ns  (logic 1.145ns (22.951%)  route 3.844ns (77.049%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.696     2.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.478     3.468 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=10, routed)          1.425     4.893    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[3]
    SLICE_X28Y100        LUT6 (Prop_lut6_I0_O)        0.295     5.188 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[0]_i_3/O
                         net (fo=2, routed)           0.464     5.652    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[0]_i_3_n_0
    SLICE_X30Y102        LUT6 (Prop_lut6_I1_O)        0.124     5.776 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset_r[0]_i_2/O
                         net (fo=6, routed)           1.371     7.147    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_offset[0]
    SLICE_X32Y98         LUT6 (Prop_lut6_I2_O)        0.124     7.271 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_second_len_r[1]_i_1/O
                         net (fo=4, routed)           0.584     7.855    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_second_len_r_reg[1]
    SLICE_X33Y99         LUT2 (Prop_lut2_I0_O)        0.124     7.979 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_cnt_r[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.979    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_2[1]
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.480    12.659    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y99         FDRE (Setup_fdre_C_D)        0.029    12.763    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  4.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.577     0.913    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.103     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.112    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.104     1.144    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.058    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.068%)  route 0.172ns (54.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.575     0.911    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.172     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.223    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.204%)  route 0.289ns (63.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.289     1.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aresetn_d_reg[1]_inv_0
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_R)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.204%)  route 0.289ns (63.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/Q
                         net (fo=4, routed)           0.289     1.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aresetn_d_reg[1]_inv
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_R)        -0.018     1.244    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/Q
                         net (fo=1, routed)           0.054     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[1]
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.235 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1/O
                         net (fo=1, routed)           0.000     1.235    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[1]_i_1_n_0
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]/C
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.121     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.189     1.322    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.595%)  route 0.117ns (45.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.576     0.912    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y96         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[24]/Q
                         net (fo=1, routed)           0.117     1.170    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.060    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.577     0.913    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.103     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.046    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y98    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y98    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y92    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y94    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y92    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y101   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        3.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.716ns  (logic 3.368ns (50.148%)  route 3.348ns (49.852%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.879     5.641    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518     6.159 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/Q
                         net (fo=30, routed)          0.710     6.869    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]
    SLICE_X113Y43        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.762 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry__0/O[3]
                         net (fo=1, routed)           0.817     8.579    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2[8]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.306     8.885 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7/O
                         net (fo=1, routed)           0.948     9.832    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I2_O)        0.124     9.956 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4/O
                         net (fo=28, routed)          0.874    10.830    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4_n_0
    SLICE_X112Y43        LUT2 (Prop_lut2_I0_O)        0.148    10.978 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.978    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    11.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.566 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.683 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.683    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.800 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.917 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.034 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.034    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.357 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.357    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]_i_1_n_6
    SLICE_X112Y49        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y49        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[25]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y49        FDCE (Setup_fdce_C_D)        0.109    15.691    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                         -12.357    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 3.284ns (49.517%)  route 3.348ns (50.483%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.879     5.641    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518     6.159 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/Q
                         net (fo=30, routed)          0.710     6.869    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]
    SLICE_X113Y43        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.762 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry__0/O[3]
                         net (fo=1, routed)           0.817     8.579    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2[8]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.306     8.885 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7/O
                         net (fo=1, routed)           0.948     9.832    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I2_O)        0.124     9.956 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4/O
                         net (fo=28, routed)          0.874    10.830    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4_n_0
    SLICE_X112Y43        LUT2 (Prop_lut2_I0_O)        0.148    10.978 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.978    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    11.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.566 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.683 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.683    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.800 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.917 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.034 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.034    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.273 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.273    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]_i_1_n_5
    SLICE_X112Y49        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y49        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[26]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y49        FDCE (Setup_fdce_C_D)        0.109    15.691    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                         -12.273    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.612ns  (logic 3.264ns (49.364%)  route 3.348ns (50.636%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.879     5.641    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518     6.159 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/Q
                         net (fo=30, routed)          0.710     6.869    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]
    SLICE_X113Y43        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.762 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry__0/O[3]
                         net (fo=1, routed)           0.817     8.579    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2[8]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.306     8.885 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7/O
                         net (fo=1, routed)           0.948     9.832    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I2_O)        0.124     9.956 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4/O
                         net (fo=28, routed)          0.874    10.830    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4_n_0
    SLICE_X112Y43        LUT2 (Prop_lut2_I0_O)        0.148    10.978 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.978    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    11.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.566 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.683 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.683    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.800 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.917 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.034 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.034    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1_n_0
    SLICE_X112Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.253 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.253    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]_i_1_n_7
    SLICE_X112Y49        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y49        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y49        FDCE (Setup_fdce_C_D)        0.109    15.691    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                         -12.253    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.599ns  (logic 3.251ns (49.264%)  route 3.348ns (50.736%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.879     5.641    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518     6.159 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/Q
                         net (fo=30, routed)          0.710     6.869    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]
    SLICE_X113Y43        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.762 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry__0/O[3]
                         net (fo=1, routed)           0.817     8.579    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2[8]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.306     8.885 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7/O
                         net (fo=1, routed)           0.948     9.832    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I2_O)        0.124     9.956 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4/O
                         net (fo=28, routed)          0.874    10.830    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4_n_0
    SLICE_X112Y43        LUT2 (Prop_lut2_I0_O)        0.148    10.978 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.978    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    11.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.566 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.683 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.683    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.800 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.917 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.240 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.240    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1_n_6
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[21]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y48        FDCE (Setup_fdce_C_D)        0.109    15.691    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.591ns  (logic 3.243ns (49.203%)  route 3.348ns (50.797%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.879     5.641    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518     6.159 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/Q
                         net (fo=30, routed)          0.710     6.869    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]
    SLICE_X113Y43        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.762 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry__0/O[3]
                         net (fo=1, routed)           0.817     8.579    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2[8]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.306     8.885 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7/O
                         net (fo=1, routed)           0.948     9.832    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I2_O)        0.124     9.956 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4/O
                         net (fo=28, routed)          0.874    10.830    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4_n_0
    SLICE_X112Y43        LUT2 (Prop_lut2_I0_O)        0.148    10.978 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.978    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    11.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.566 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.683 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.683    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.800 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.917 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.232 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.232    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1_n_4
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y48        FDCE (Setup_fdce_C_D)        0.109    15.691    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                         -12.232    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 3.167ns (48.610%)  route 3.348ns (51.390%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.879     5.641    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518     6.159 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/Q
                         net (fo=30, routed)          0.710     6.869    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]
    SLICE_X113Y43        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.762 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry__0/O[3]
                         net (fo=1, routed)           0.817     8.579    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2[8]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.306     8.885 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7/O
                         net (fo=1, routed)           0.948     9.832    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I2_O)        0.124     9.956 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4/O
                         net (fo=28, routed)          0.874    10.830    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4_n_0
    SLICE_X112Y43        LUT2 (Prop_lut2_I0_O)        0.148    10.978 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.978    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    11.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.566 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.683 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.683    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.800 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.917 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.156 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.156    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1_n_5
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[22]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y48        FDCE (Setup_fdce_C_D)        0.109    15.691    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                         -12.156    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.555ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 3.147ns (48.452%)  route 3.348ns (51.548%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.879     5.641    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518     6.159 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/Q
                         net (fo=30, routed)          0.710     6.869    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]
    SLICE_X113Y43        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.762 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry__0/O[3]
                         net (fo=1, routed)           0.817     8.579    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2[8]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.306     8.885 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7/O
                         net (fo=1, routed)           0.948     9.832    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I2_O)        0.124     9.956 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4/O
                         net (fo=28, routed)          0.874    10.830    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4_n_0
    SLICE_X112Y43        LUT2 (Prop_lut2_I0_O)        0.148    10.978 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.978    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    11.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.566 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.683 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.683    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.800 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.917 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.917    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.136 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.136    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1_n_7
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y48        FDCE (Setup_fdce_C_D)        0.109    15.691    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  3.555    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.482ns  (logic 3.134ns (48.349%)  route 3.348ns (51.651%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.879     5.641    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518     6.159 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/Q
                         net (fo=30, routed)          0.710     6.869    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]
    SLICE_X113Y43        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.762 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry__0/O[3]
                         net (fo=1, routed)           0.817     8.579    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2[8]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.306     8.885 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7/O
                         net (fo=1, routed)           0.948     9.832    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I2_O)        0.124     9.956 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4/O
                         net (fo=28, routed)          0.874    10.830    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4_n_0
    SLICE_X112Y43        LUT2 (Prop_lut2_I0_O)        0.148    10.978 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.978    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    11.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.566 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.683 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.683    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.800 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.123 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.123    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1_n_6
    SLICE_X112Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[17]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y47        FDCE (Setup_fdce_C_D)        0.109    15.691    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                         -12.123    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.474ns  (logic 3.126ns (48.285%)  route 3.348ns (51.715%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.879     5.641    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518     6.159 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/Q
                         net (fo=30, routed)          0.710     6.869    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]
    SLICE_X113Y43        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.762 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry__0/O[3]
                         net (fo=1, routed)           0.817     8.579    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2[8]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.306     8.885 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7/O
                         net (fo=1, routed)           0.948     9.832    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I2_O)        0.124     9.956 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4/O
                         net (fo=28, routed)          0.874    10.830    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4_n_0
    SLICE_X112Y43        LUT2 (Prop_lut2_I0_O)        0.148    10.978 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.978    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    11.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.566 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.683 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.683    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.800 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.115 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.115    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1_n_4
    SLICE_X112Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y47        FDCE (Setup_fdce_C_D)        0.109    15.691    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.652ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 3.050ns (47.670%)  route 3.348ns (52.330%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.879     5.641    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.518     6.159 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/Q
                         net (fo=30, routed)          0.710     6.869    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]
    SLICE_X113Y43        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry_n_0
    SLICE_X113Y44        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.762 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2_carry__0/O[3]
                         net (fo=1, routed)           0.817     8.579    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count2[8]
    SLICE_X111Y45        LUT4 (Prop_lut4_I0_O)        0.306     8.885 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7/O
                         net (fo=1, routed)           0.948     9.832    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_7_n_0
    SLICE_X111Y46        LUT6 (Prop_lut6_I2_O)        0.124     9.956 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4/O
                         net (fo=28, routed)          0.874    10.830    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_4_n_0
    SLICE_X112Y43        LUT2 (Prop_lut2_I0_O)        0.148    10.978 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000    10.978    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_2_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    11.449 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.449    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.566 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.566    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.683 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.683    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.800 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.800    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.039 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.039    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1_n_5
    SLICE_X112Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[18]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y47        FDCE (Setup_fdce_C_D)        0.109    15.691    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.691    
                         arrival time                         -12.039    
  -------------------------------------------------------------------
                         slack                                  3.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.640     1.587    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y45        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y45        FDCE (Prop_fdce_C_Q)         0.141     1.728 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[2]/Q
                         net (fo=2, routed)           0.168     1.896    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED[2]
    SLICE_X111Y45        LUT1 (Prop_lut1_I0_O)        0.045     1.941 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[2]_i_1/O
                         net (fo=1, routed)           0.000     1.941    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[2]
    SLICE_X111Y45        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.911     2.105    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y45        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[2]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X111Y45        FDCE (Hold_fdce_C_D)         0.091     1.678    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.640     1.587    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y44        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.141     1.728 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]/Q
                         net (fo=2, routed)           0.168     1.896    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED[4]
    SLICE_X111Y44        LUT1 (Prop_lut1_I0_O)        0.045     1.941 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.941    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[4]
    SLICE_X111Y44        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.911     2.105    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y44        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X111Y44        FDCE (Hold_fdce_C_D)         0.091     1.678    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.641     1.588    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y47        FDCE (Prop_fdce_C_Q)         0.141     1.729 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]/Q
                         net (fo=2, routed)           0.168     1.897    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED[1]
    SLICE_X111Y47        LUT1 (Prop_lut1_I0_O)        0.045     1.942 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.942    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[1]
    SLICE_X111Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.912     2.106    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X111Y47        FDCE (Hold_fdce_C_D)         0.091     1.679    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.641     1.588    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y48        FDCE (Prop_fdce_C_Q)         0.141     1.729 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[6]/Q
                         net (fo=2, routed)           0.168     1.897    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED[6]
    SLICE_X111Y48        LUT1 (Prop_lut1_I0_O)        0.045     1.942 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_2/O
                         net (fo=1, routed)           0.000     1.942    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]
    SLICE_X111Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.912     2.106    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[6]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X111Y48        FDCE (Hold_fdce_C_D)         0.091     1.679    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.845%)  route 0.148ns (35.155%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.640     1.587    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y44        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y44        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[7]/Q
                         net (fo=2, routed)           0.148     1.899    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[7]
    SLICE_X112Y44        LUT3 (Prop_lut3_I2_O)        0.045     1.944 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.944    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[4]_i_2_n_0
    SLICE_X112Y44        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.008 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.008    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]_i_1_n_4
    SLICE_X112Y44        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.911     2.105    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y44        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[7]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y44        FDCE (Hold_fdce_C_D)         0.134     1.721    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.640     1.587    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y45        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y45        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[11]/Q
                         net (fo=2, routed)           0.149     1.900    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[11]
    SLICE_X112Y45        LUT3 (Prop_lut3_I2_O)        0.045     1.945 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[8]_i_2_n_0
    SLICE_X112Y45        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.009 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[8]_i_1_n_4
    SLICE_X112Y45        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.911     2.105    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y45        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[11]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y45        FDCE (Hold_fdce_C_D)         0.134     1.721    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.640     1.587    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y46        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.900    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]
    SLICE_X112Y46        LUT3 (Prop_lut3_I2_O)        0.045     1.945 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[12]_i_2_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.009 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]_i_1_n_4
    SLICE_X112Y46        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.911     2.105    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y46        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y46        FDCE (Hold_fdce_C_D)         0.134     1.721    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.641     1.588    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDCE (Prop_fdce_C_Q)         0.164     1.752 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]/Q
                         net (fo=2, routed)           0.149     1.901    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]
    SLICE_X112Y47        LUT3 (Prop_lut3_I2_O)        0.045     1.946 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.946    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[16]_i_2_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.010 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.010    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[16]_i_1_n_4
    SLICE_X112Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.912     2.106    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X112Y47        FDCE (Hold_fdce_C_D)         0.134     1.722    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.641     1.588    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y48        FDCE (Prop_fdce_C_Q)         0.164     1.752 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/Q
                         net (fo=2, routed)           0.149     1.901    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]
    SLICE_X112Y48        LUT3 (Prop_lut3_I2_O)        0.045     1.946 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.946    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[20]_i_2_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.010 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.010    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]_i_1_n_4
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.912     2.106    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X112Y48        FDCE (Hold_fdce_C_D)         0.134     1.722    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.640     1.587    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDCE (Prop_fdce_C_Q)         0.164     1.751 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]/Q
                         net (fo=2, routed)           0.149     1.900    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]
    SLICE_X112Y43        LUT3 (Prop_lut3_I2_O)        0.045     1.945 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count[0]_i_3_n_0
    SLICE_X112Y43        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.009 r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.009    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]_i_1_n_4
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.911     2.105    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X112Y43        FDCE (Hold_fdce_C_D)         0.134     1.721    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y45  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y47  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y47  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y47  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y43  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y48  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y48  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y48  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y48  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y45  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y47  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y47  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y47  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y43  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y48  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y49  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y45  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y43  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y43  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y43  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y44  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y45  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y44  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y44  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y44  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y44  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.642ns (10.795%)  route 5.305ns (89.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.651     2.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           2.784     6.247    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     6.371 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          2.521     8.892    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y43        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.699    15.182    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]/C
                         clock pessimism              0.000    15.182    
                         clock uncertainty           -0.154    15.028    
    SLICE_X112Y43        FDCE (Recov_fdce_C_CLR)     -0.319    14.709    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.642ns (10.795%)  route 5.305ns (89.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.651     2.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           2.784     6.247    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     6.371 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          2.521     8.892    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y43        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.699    15.182    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[1]/C
                         clock pessimism              0.000    15.182    
                         clock uncertainty           -0.154    15.028    
    SLICE_X112Y43        FDCE (Recov_fdce_C_CLR)     -0.319    14.709    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.642ns (10.795%)  route 5.305ns (89.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.651     2.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           2.784     6.247    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     6.371 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          2.521     8.892    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y43        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.699    15.182    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[2]/C
                         clock pessimism              0.000    15.182    
                         clock uncertainty           -0.154    15.028    
    SLICE_X112Y43        FDCE (Recov_fdce_C_CLR)     -0.319    14.709    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.817ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.642ns (10.795%)  route 5.305ns (89.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.651     2.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           2.784     6.247    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     6.371 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          2.521     8.892    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y43        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.699    15.182    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y43        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]/C
                         clock pessimism              0.000    15.182    
                         clock uncertainty           -0.154    15.028    
    SLICE_X112Y43        FDCE (Recov_fdce_C_CLR)     -0.319    14.709    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                  5.817    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 0.642ns (10.807%)  route 5.298ns (89.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.651     2.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           2.784     6.247    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     6.371 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          2.514     8.885    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y48        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.154    15.029    
    SLICE_X112Y48        FDCE (Recov_fdce_C_CLR)     -0.319    14.710    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[21]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 0.642ns (10.807%)  route 5.298ns (89.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.651     2.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           2.784     6.247    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     6.371 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          2.514     8.885    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y48        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[21]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.154    15.029    
    SLICE_X112Y48        FDCE (Recov_fdce_C_CLR)     -0.319    14.710    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[22]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 0.642ns (10.807%)  route 5.298ns (89.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.651     2.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           2.784     6.247    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     6.371 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          2.514     8.885    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y48        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[22]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.154    15.029    
    SLICE_X112Y48        FDCE (Recov_fdce_C_CLR)     -0.319    14.710    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 0.642ns (10.807%)  route 5.298ns (89.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.651     2.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           2.784     6.247    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     6.371 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          2.514     8.885    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y48        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.700    15.183    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]/C
                         clock pessimism              0.000    15.183    
                         clock uncertainty           -0.154    15.029    
    SLICE_X112Y48        FDCE (Recov_fdce_C_CLR)     -0.319    14.710    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.710    
                         arrival time                          -8.885    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.642ns (11.030%)  route 5.179ns (88.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.651     2.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           2.784     6.247    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     6.371 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          2.394     8.766    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X111Y44        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.699    15.182    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y44        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]/C
                         clock pessimism              0.000    15.182    
                         clock uncertainty           -0.154    15.028    
    SLICE_X111Y44        FDCE (Recov_fdce_C_CLR)     -0.405    14.623    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[4]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.642ns (11.030%)  route 5.179ns (88.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         1.651     2.945    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           2.784     6.247    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.124     6.371 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          2.394     8.766    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X111Y44        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.699    15.182    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y44        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[5]/C
                         clock pessimism              0.000    15.182    
                         clock uncertainty           -0.154    15.028    
    SLICE_X111Y44        FDCE (Recov_fdce_C_CLR)     -0.405    14.623    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[5]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  5.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.209ns (8.941%)  route 2.128ns (91.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.557     0.893    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           1.332     2.389    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.434 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          0.796     3.230    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y49        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.912     2.106    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y49        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]/C
                         clock pessimism              0.000     2.106    
                         clock uncertainty            0.154     2.260    
    SLICE_X112Y49        FDCE (Remov_fdce_C_CLR)     -0.067     2.193    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[25]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.209ns (8.941%)  route 2.128ns (91.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.557     0.893    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           1.332     2.389    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.434 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          0.796     3.230    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y49        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.912     2.106    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y49        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[25]/C
                         clock pessimism              0.000     2.106    
                         clock uncertainty            0.154     2.260    
    SLICE_X112Y49        FDCE (Remov_fdce_C_CLR)     -0.067     2.193    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[26]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.209ns (8.941%)  route 2.128ns (91.059%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.557     0.893    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           1.332     2.389    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.434 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          0.796     3.230    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y49        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.912     2.106    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y49        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[26]/C
                         clock pessimism              0.000     2.106    
                         clock uncertainty            0.154     2.260    
    SLICE_X112Y49        FDCE (Remov_fdce_C_CLR)     -0.067     2.193    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.209ns (8.706%)  route 2.192ns (91.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.557     0.893    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           1.332     2.389    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.434 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          0.859     3.293    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X111Y47        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.912     2.106    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]/C
                         clock pessimism              0.000     2.106    
                         clock uncertainty            0.154     2.260    
    SLICE_X111Y47        FDCE (Remov_fdce_C_CLR)     -0.092     2.168    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.125ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[3]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.209ns (8.706%)  route 2.192ns (91.294%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.557     0.893    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           1.332     2.389    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.434 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          0.859     3.293    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X111Y47        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.912     2.106    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y47        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[3]/C
                         clock pessimism              0.000     2.106    
                         clock uncertainty            0.154     2.260    
    SLICE_X111Y47        FDCE (Remov_fdce_C_CLR)     -0.092     2.168    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           3.293    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.209ns (8.462%)  route 2.261ns (91.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.557     0.893    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           1.332     2.389    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.434 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          0.929     3.363    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y46        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.911     2.105    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y46        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.154     2.259    
    SLICE_X112Y46        FDCE (Remov_fdce_C_CLR)     -0.067     2.192    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[13]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.209ns (8.462%)  route 2.261ns (91.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.557     0.893    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           1.332     2.389    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.434 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          0.929     3.363    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y46        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.911     2.105    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y46        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[13]/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.154     2.259    
    SLICE_X112Y46        FDCE (Remov_fdce_C_CLR)     -0.067     2.192    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[14]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.209ns (8.462%)  route 2.261ns (91.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.557     0.893    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           1.332     2.389    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.434 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          0.929     3.363    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y46        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.911     2.105    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y46        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[14]/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.154     2.259    
    SLICE_X112Y46        FDCE (Remov_fdce_C_CLR)     -0.067     2.192    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.209ns (8.462%)  route 2.261ns (91.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.557     0.893    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           1.332     2.389    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.434 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          0.929     3.363    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X112Y46        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.911     2.105    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X112Y46        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]/C
                         clock pessimism              0.000     2.105    
                         clock uncertainty            0.154     2.259    
    SLICE_X112Y46        FDCE (Remov_fdce_C_CLR)     -0.067     2.192    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           3.363    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.179ns  (arrival time - required time)
  Source:                 design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.455ns  (logic 0.209ns (8.514%)  route 2.246ns (91.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=700, routed)         0.557     0.893    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y92         FDRE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=2, routed)           1.332     2.389    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/Q[0]
    SLICE_X112Y88        LUT2 (Prop_lut2_I0_O)        0.045     2.434 f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3/O
                         net (fo=34, routed)          0.914     3.348    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig[6]_i_3_n_0
    SLICE_X111Y48        FDCE                                         f  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.912     2.106    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/clock
    SLICE_X111Y48        FDCE                                         r  design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[6]/C
                         clock pessimism              0.000     2.106    
                         clock uncertainty            0.154     2.260    
    SLICE_X111Y48        FDCE (Remov_fdce_C_CLR)     -0.092     2.168    design_1_i/SCRs_Controller_0/U0/SCRs_Controller_v1_0_S00_AXI_inst/ThreePhase_SCRs_Controller_0/LED_Sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           3.348    
  -------------------------------------------------------------------
                         slack                                  1.179    





