// Auto-generated by Brainsmith Hardware Kernel Generator
// Date: 2025-05-06 02:04:00 UTC 
module thresholding_axi_wrapper #(
    // Parameters from original module    parameter N = $N$,    parameter WI = $WI$,    parameter WT = $WT$,    parameter C = $C$,    parameter PE = $PE$,    parameter SIGNED = $SIGNED$,    parameter FPARG = $FPARG$,    parameter BIAS = $BIAS$,    parameter THRESHOLDS_PATH = $THRESHOLDS_PATH$,    parameter USE_AXILITE = $USE_AXILITE$,    parameter DEPTH_TRIGGER_URAM = $DEPTH_TRIGGER_URAM$,    parameter DEPTH_TRIGGER_BRAM = $DEPTH_TRIGGER_BRAM$,    parameter DEEP_PIPELINE = $DEEP_PIPELINE$) (
    // Ports grouped by interface

    // --- Global Control ---     input ap_clk,     input ap_rst_n, 
    // --- AXI-Stream Interfaces ---       output s_axis_TREADY,      input s_axis_TVALID,      input [((PE*WI+7)/8)*8-1:0] s_axis_TDATA,         input m_axis_TREADY,      output m_axis_TVALID,      output [((PE*O_BITS+7)/8)*8-1:0] m_axis_TDATA,   
    // --- AXI-Lite Interface ---      input s_axilite_AWVALID,     output s_axilite_AWREADY,     input [ADDR_BITS-1:0] s_axilite_AWADDR,     input s_axilite_WVALID,     output s_axilite_WREADY,     input [31:0] s_axilite_WDATA,     input [3:0] s_axilite_WSTRB,     output s_axilite_BVALID,     input s_axilite_BREADY,     output s_axilite_BRESP,     input s_axilite_ARVALID,     output s_axilite_ARREADY,     input [ADDR_BITS-1:0] s_axilite_ARADDR,     output s_axilite_RVALID,     input s_axilite_RREADY,     output [31:0] s_axilite_RDATA,     output s_axilite_RRESP );

// Instantiate the wrapped kernel
thresholding_axi #(
    // Pass parameters    .N( $N$ ),     .WI( $WI$ ),     .WT( $WT$ ),     .C( $C$ ),     .PE( $PE$ ),     .SIGNED( $SIGNED$ ),     .FPARG( $FPARG$ ),     .BIAS( $BIAS$ ),     .THRESHOLDS_PATH( $THRESHOLDS_PATH$ ),     .USE_AXILITE( $USE_AXILITE$ ),     .DEPTH_TRIGGER_URAM( $DEPTH_TRIGGER_URAM$ ),     .DEPTH_TRIGGER_BRAM( $DEPTH_TRIGGER_BRAM$ ),     .DEEP_PIPELINE( $DEEP_PIPELINE$ ) ) thresholding_axi_inst (
    // Connect ports

    // --- Global Control ---    .clk( clk ),    .rst_n( rst_n ),    // --- AXI-Stream Interfaces ---       .s_axis_tready( s_axis_TREADY ),     .s_axis_tvalid( s_axis_TVALID ),     .s_axis_tdata( s_axis_TDATA ),        .m_axis_tready( m_axis_TREADY ),     .m_axis_tvalid( m_axis_TVALID ),     .m_axis_tdata( m_axis_TDATA ),  
    // --- AXI-Lite Interface ---      .s_axilite_AWVALID( s_axilite_AWVALID ),    .s_axilite_AWREADY( s_axilite_AWREADY ),    .s_axilite_AWADDR( s_axilite_AWADDR ),    .s_axilite_WVALID( s_axilite_WVALID ),    .s_axilite_WREADY( s_axilite_WREADY ),    .s_axilite_WDATA( s_axilite_WDATA ),    .s_axilite_WSTRB( s_axilite_WSTRB ),    .s_axilite_BVALID( s_axilite_BVALID ),    .s_axilite_BREADY( s_axilite_BREADY ),    .s_axilite_BRESP( s_axilite_BRESP ),    .s_axilite_ARVALID( s_axilite_ARVALID ),    .s_axilite_ARREADY( s_axilite_ARREADY ),    .s_axilite_ARADDR( s_axilite_ARADDR ),    .s_axilite_RVALID( s_axilite_RVALID ),    .s_axilite_RREADY( s_axilite_RREADY ),    .s_axilite_RDATA( s_axilite_RDATA ),    .s_axilite_RRESP( s_axilite_RRESP ));

endmodule