<html><body><samp><pre>
<!@TC:1623499458>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /opt/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: computer.workshop

# Sat Jun 12 20:04:18 2021

#Implementation: alchitry_imp

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1623499458> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1623499458> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :computer.workshop
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/opt/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/romuald/Projects/alchitry/Test2/work/verilog/cu_top_0.v" (library work)
@I::"/home/romuald/Projects/alchitry/Test2/work/verilog/reset_conditioner_1.v" (library work)
@I::"/home/romuald/Projects/alchitry/Test2/work/verilog/blinker_2.v" (library work)
Verilog syntax check successful!
Selecting top level module cu_top_0
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/romuald/Projects/alchitry/Test2/work/verilog/reset_conditioner_1.v:11:7:11:26:@N:CG364:@XP_MSG">reset_conditioner_1.v(11)</a><!@TM:1623499458> | Synthesizing module reset_conditioner_1 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/romuald/Projects/alchitry/Test2/work/verilog/blinker_2.v:7:7:7:16:@N:CG364:@XP_MSG">blinker_2.v(7)</a><!@TM:1623499458> | Synthesizing module blinker_2 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/romuald/Projects/alchitry/Test2/work/verilog/cu_top_0.v:7:7:7:15:@N:CG364:@XP_MSG">cu_top_0.v(7)</a><!@TM:1623499458> | Synthesizing module cu_top_0 in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 12 20:04:18 2021

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1623499458> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/romuald/Projects/alchitry/Test2/work/verilog/cu_top_0.v:7:7:7:15:@N:NF107:@XP_MSG">cu_top_0.v(7)</a><!@TM:1623499458> | Selected library: work cell: cu_top_0 view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/romuald/Projects/alchitry/Test2/work/verilog/cu_top_0.v:7:7:7:15:@N:NF107:@XP_MSG">cu_top_0.v(7)</a><!@TM:1623499458> | Selected library: work cell: cu_top_0 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 12 20:04:18 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 12 20:04:18 2021

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1623499459> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/romuald/Projects/alchitry/Test2/work/verilog/cu_top_0.v:7:7:7:15:@N:NF107:@XP_MSG">cu_top_0.v(7)</a><!@TM:1623499459> | Selected library: work cell: cu_top_0 view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/romuald/Projects/alchitry/Test2/work/verilog/cu_top_0.v:7:7:7:15:@N:NF107:@XP_MSG">cu_top_0.v(7)</a><!@TM:1623499459> | Selected library: work cell: cu_top_0 view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jun 12 20:04:19 2021

###########################################################]
Pre-mapping Report

# Sat Jun 12 20:04:19 2021

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

Reading constraint file: /home/romuald/Projects/alchitry/Test2/work/constraint/merged_constraint.sdc
Linked File: <a href="/home/romuald/Projects/alchitry/Test2/work/alchitry_imp/cu_top_0_scck.rpt:@XP_FILE">cu_top_0_scck.rpt</a>
Printing clock  summary report in "/home/romuald/Projects/alchitry/Test2/work/alchitry_imp/cu_top_0_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1623499460> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1623499460> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist cu_top_0

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
clk_0     100.0 MHz     10.000        declared     default_clkgroup     30   
=============================================================================

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1623499460> | Writing default property annotation file /home/romuald/Projects/alchitry/Test2/work/alchitry_imp/cu_top_0.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 12 20:04:20 2021

###########################################################]
Map & Optimize Report

# Sat Jun 12 20:04:20 2021

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1623499460> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1623499460> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT204:@XP_HELP">MT204</a> : <!@TM:1623499460> | Auto Constrain mode is disabled because clocks are defined in the SDC file 

            clk_0

<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/romuald/Projects/alchitry/Test2/work/verilog/reset_conditioner_1.v:29:2:29:8:@W:FX1039:@XP_MSG">reset_conditioner_1.v(29)</a><!@TM:1623499460> | User-specified initial value defined for instance reset_cond.M_stage_q[3:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="/home/romuald/Projects/alchitry/Test2/work/verilog/blinker_2.v:24:2:24:8:@W:FX1039:@XP_MSG">blinker_2.v(24)</a><!@TM:1623499460> | User-specified initial value defined for instance myBlinker.M_counter_q[25:0] is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     5.01ns		  30 /        30
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="/home/romuald/Projects/alchitry/Test2/work/verilog/cu_top_0.v:8:10:8:13:@N:FX1016:@XP_MSG">cu_top_0.v(8)</a><!@TM:1623499460> | SB_GB_IO inserted on the port clk.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="/home/romuald/Projects/alchitry/Test2/work/verilog/reset_conditioner_1.v:29:2:29:8:@N:FX1017:@XP_MSG">reset_conditioner_1.v(29)</a><!@TM:1623499460> | SB_GB inserted on the net M_reset_cond_out[0].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
<a href="@|S:clk_ibuf_gb_io@|E:myBlinker.M_counter_q[25]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clk_ibuf_gb_io      SB_GB_IO               30         myBlinker.M_counter_q[25]
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/romuald/Projects/alchitry/Test2/work/alchitry_imp/synwork/cu_top_0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1623499460> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1623499460> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1623499460> | Writing EDF file: /home/romuald/Projects/alchitry/Test2/work/alchitry_imp/cu_top_0.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1623499460> | Found clock clk_0 with period 10.00ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Jun 12 20:04:20 2021
#


Top view:               cu_top_0
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/romuald/Projects/alchitry/Test2/work/constraint/merged_constraint.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1623499460> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1623499460> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 2.830

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
clk_0              100.0 MHz     139.5 MHz     10.000        7.170         2.830     declared     default_clkgroup
==================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
clk_0     clk_0   |  10.000      2.830  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: clk_0</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                             Starting                                              Arrival          
Instance                     Reference     Type         Pin     Net                Time        Slack
                             Clock                                                                  
----------------------------------------------------------------------------------------------------
myBlinker.M_counter_q[1]     clk_0         SB_DFFSR     Q       M_counter_q[1]     0.540       2.830
myBlinker.M_counter_q[0]     clk_0         SB_DFFSR     Q       M_counter_q[0]     0.540       2.961
myBlinker.M_counter_q[2]     clk_0         SB_DFFSR     Q       M_counter_q[2]     0.540       2.970
myBlinker.M_counter_q[3]     clk_0         SB_DFFSR     Q       M_counter_q[3]     0.540       3.111
myBlinker.M_counter_q[4]     clk_0         SB_DFFSR     Q       M_counter_q[4]     0.540       3.251
myBlinker.M_counter_q[5]     clk_0         SB_DFFSR     Q       M_counter_q[5]     0.540       3.391
myBlinker.M_counter_q[6]     clk_0         SB_DFFSR     Q       M_counter_q[6]     0.540       3.531
myBlinker.M_counter_q[7]     clk_0         SB_DFFSR     Q       M_counter_q[7]     0.540       3.671
myBlinker.M_counter_q[8]     clk_0         SB_DFFSR     Q       M_counter_q[8]     0.540       3.812
myBlinker.M_counter_q[9]     clk_0         SB_DFFSR     Q       M_counter_q[9]     0.540       3.952
====================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                              Starting                                                   Required          
Instance                      Reference     Type         Pin     Net                     Time         Slack
                              Clock                                                                        
-----------------------------------------------------------------------------------------------------------
myBlinker.M_counter_q[25]     clk_0         SB_DFFSR     D       M_counter_q_RNO[25]     9.895        2.830
myBlinker.M_counter_q[24]     clk_0         SB_DFFSR     D       M_counter_q_RNO[24]     9.895        2.970
myBlinker.M_counter_q[23]     clk_0         SB_DFFSR     D       M_counter_q_RNO[23]     9.895        3.111
myBlinker.M_counter_q[22]     clk_0         SB_DFFSR     D       M_counter_q_RNO[22]     9.895        3.251
myBlinker.M_counter_q[21]     clk_0         SB_DFFSR     D       M_counter_q_RNO[21]     9.895        3.391
myBlinker.M_counter_q[20]     clk_0         SB_DFFSR     D       M_counter_q_RNO[20]     9.895        3.531
myBlinker.M_counter_q[19]     clk_0         SB_DFFSR     D       M_counter_q_RNO[19]     9.895        3.671
myBlinker.M_counter_q[18]     clk_0         SB_DFFSR     D       M_counter_q_RNO[18]     9.895        3.812
myBlinker.M_counter_q[17]     clk_0         SB_DFFSR     D       M_counter_q_RNO[17]     9.895        3.952
myBlinker.M_counter_q[16]     clk_0         SB_DFFSR     D       M_counter_q_RNO[16]     9.895        4.092
===========================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="/home/romuald/Projects/alchitry/Test2/work/alchitry_imp/cu_top_0.srr:srsf/home/romuald/Projects/alchitry/Test2/work/alchitry_imp/cu_top_0.srs:fp:20201:28157:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.895

    - Propagation time:                      7.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.830

    Number of logic level(s):                25
    Starting point:                          myBlinker.M_counter_q[1] / Q
    Ending point:                            myBlinker.M_counter_q[25] / D
    The start point is clocked by            clk_0 [rising] on pin C
    The end   point is clocked by            clk_0 [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
myBlinker.M_counter_q[1]               SB_DFFSR     Q        Out     0.540     0.540       -         
M_counter_q[1]                         Net          -        -       0.834     -           2         
myBlinker.un1_M_counter_d_cry_1_c      SB_CARRY     I0       In      -         1.374       -         
myBlinker.un1_M_counter_d_cry_1_c      SB_CARRY     CO       Out     0.258     1.632       -         
un1_M_counter_d_cry_1                  Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_2_c      SB_CARRY     CI       In      -         1.646       -         
myBlinker.un1_M_counter_d_cry_2_c      SB_CARRY     CO       Out     0.126     1.772       -         
un1_M_counter_d_cry_2                  Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_3_c      SB_CARRY     CI       In      -         1.786       -         
myBlinker.un1_M_counter_d_cry_3_c      SB_CARRY     CO       Out     0.126     1.912       -         
un1_M_counter_d_cry_3                  Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_4_c      SB_CARRY     CI       In      -         1.926       -         
myBlinker.un1_M_counter_d_cry_4_c      SB_CARRY     CO       Out     0.126     2.052       -         
un1_M_counter_d_cry_4                  Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_5_c      SB_CARRY     CI       In      -         2.066       -         
myBlinker.un1_M_counter_d_cry_5_c      SB_CARRY     CO       Out     0.126     2.192       -         
un1_M_counter_d_cry_5                  Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_6_c      SB_CARRY     CI       In      -         2.206       -         
myBlinker.un1_M_counter_d_cry_6_c      SB_CARRY     CO       Out     0.126     2.333       -         
un1_M_counter_d_cry_6                  Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_7_c      SB_CARRY     CI       In      -         2.347       -         
myBlinker.un1_M_counter_d_cry_7_c      SB_CARRY     CO       Out     0.126     2.473       -         
un1_M_counter_d_cry_7                  Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_8_c      SB_CARRY     CI       In      -         2.487       -         
myBlinker.un1_M_counter_d_cry_8_c      SB_CARRY     CO       Out     0.126     2.613       -         
un1_M_counter_d_cry_8                  Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_9_c      SB_CARRY     CI       In      -         2.627       -         
myBlinker.un1_M_counter_d_cry_9_c      SB_CARRY     CO       Out     0.126     2.753       -         
un1_M_counter_d_cry_9                  Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_10_c     SB_CARRY     CI       In      -         2.767       -         
myBlinker.un1_M_counter_d_cry_10_c     SB_CARRY     CO       Out     0.126     2.893       -         
un1_M_counter_d_cry_10                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_11_c     SB_CARRY     CI       In      -         2.907       -         
myBlinker.un1_M_counter_d_cry_11_c     SB_CARRY     CO       Out     0.126     3.034       -         
un1_M_counter_d_cry_11                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_12_c     SB_CARRY     CI       In      -         3.048       -         
myBlinker.un1_M_counter_d_cry_12_c     SB_CARRY     CO       Out     0.126     3.174       -         
un1_M_counter_d_cry_12                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_13_c     SB_CARRY     CI       In      -         3.188       -         
myBlinker.un1_M_counter_d_cry_13_c     SB_CARRY     CO       Out     0.126     3.314       -         
un1_M_counter_d_cry_13                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_14_c     SB_CARRY     CI       In      -         3.328       -         
myBlinker.un1_M_counter_d_cry_14_c     SB_CARRY     CO       Out     0.126     3.454       -         
un1_M_counter_d_cry_14                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_15_c     SB_CARRY     CI       In      -         3.468       -         
myBlinker.un1_M_counter_d_cry_15_c     SB_CARRY     CO       Out     0.126     3.594       -         
un1_M_counter_d_cry_15                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_16_c     SB_CARRY     CI       In      -         3.608       -         
myBlinker.un1_M_counter_d_cry_16_c     SB_CARRY     CO       Out     0.126     3.735       -         
un1_M_counter_d_cry_16                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_17_c     SB_CARRY     CI       In      -         3.749       -         
myBlinker.un1_M_counter_d_cry_17_c     SB_CARRY     CO       Out     0.126     3.875       -         
un1_M_counter_d_cry_17                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_18_c     SB_CARRY     CI       In      -         3.889       -         
myBlinker.un1_M_counter_d_cry_18_c     SB_CARRY     CO       Out     0.126     4.015       -         
un1_M_counter_d_cry_18                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_19_c     SB_CARRY     CI       In      -         4.029       -         
myBlinker.un1_M_counter_d_cry_19_c     SB_CARRY     CO       Out     0.126     4.155       -         
un1_M_counter_d_cry_19                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_20_c     SB_CARRY     CI       In      -         4.169       -         
myBlinker.un1_M_counter_d_cry_20_c     SB_CARRY     CO       Out     0.126     4.295       -         
un1_M_counter_d_cry_20                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_21_c     SB_CARRY     CI       In      -         4.309       -         
myBlinker.un1_M_counter_d_cry_21_c     SB_CARRY     CO       Out     0.126     4.436       -         
un1_M_counter_d_cry_21                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_22_c     SB_CARRY     CI       In      -         4.450       -         
myBlinker.un1_M_counter_d_cry_22_c     SB_CARRY     CO       Out     0.126     4.576       -         
un1_M_counter_d_cry_22                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_23_c     SB_CARRY     CI       In      -         4.590       -         
myBlinker.un1_M_counter_d_cry_23_c     SB_CARRY     CO       Out     0.126     4.716       -         
un1_M_counter_d_cry_23                 Net          -        -       0.014     -           2         
myBlinker.un1_M_counter_d_cry_24_c     SB_CARRY     CI       In      -         4.730       -         
myBlinker.un1_M_counter_d_cry_24_c     SB_CARRY     CO       Out     0.126     4.856       -         
un1_M_counter_d_cry_24                 Net          -        -       0.386     -           1         
myBlinker.M_counter_q_RNO[25]          SB_LUT4      I3       In      -         5.242       -         
myBlinker.M_counter_q_RNO[25]          SB_LUT4      O        Out     0.316     5.558       -         
M_counter_q_RNO[25]                    Net          -        -       1.507     -           1         
myBlinker.M_counter_q[25]              SB_DFFSR     D        In      -         7.065       -         
=====================================================================================================
Total path delay (propagation time + setup) of 7.170 is 4.121(57.5%) logic and 3.049(42.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for cu_top_0 </a>

Mapping to part: ice40hx8kcb132
Cell usage:
GND             2 uses
SB_CARRY        24 uses
SB_DFF          4 uses
SB_DFFSR        26 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         30 uses

I/O ports: 12
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   clk_0: 1

@S |Mapping Summary:
Total  LUTs: 30 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 30 = 30 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jun 12 20:04:20 2021

###########################################################]

</pre></samp></body></html>
