{
  "design": {
    "design_info": {
      "boundary_crc": "0x6703676919BC7994",
      "design_src": "Vitis",
      "device": "xcku15p-ffva1156-2LV-e",
      "gen_directory": "../../../../prj.gen/my_rm/bd/ulp",
      "name": "ulp",
      "pfm_name": "xilinx.com:xd:xilinx_u2_gen3x4_xdma_202020_1:202020.1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "ii_level0_wire": "",
      "axi_bram_ctrl_0_bram": "",
      "axi_vip_0": "",
      "axi_vip_0_p": "",
      "ddrmem_1": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "xlslice_4": "",
      "interrupt_concat": {
        "xlconcat_interrupt": "",
        "xlconcat_interrupt_0": "",
        "xlconcat_interrupt_1": "",
        "xlconcat_interrupt_2": "",
        "xlconcat_interrupt_3": "",
        "xlconstant_gnd": ""
      },
      "psreset_ddrmem_n_1": "",
      "regslice_periph_null": "",
      "user_debug_bridge": "",
      "debug_bridge_xsdbm": "",
      "fpga_dna_module_0": "",
      "axi_protocol_convert_0": "",
      "slr1": {
        "axi_cdc_data_static": "",
        "axi_cdc_data_static1": "",
        "axi_gpio_null": "",
        "axi_vip_ctrl_mgntpf": "",
        "axi_vip_ctrl_userpf": "",
        "axi_vip_data_static": "",
        "axi_vip_data_static1": "",
        "freq_counter_0": "",
        "regslice_control_mgntpf": "",
        "regslice_control_userpf": "",
        "regslice_data_static": "",
        "regslice_data_static1": "",
        "reset_controllers": {
          "logic_reset_op": "",
          "psreset_gate_pr_control": "",
          "psreset_gate_pr_data": "",
          "psreset_gate_pr_ddrmem_1": "",
          "psreset_gate_pr_kernel": "",
          "psreset_gate_pr_kernel2": ""
        },
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "m00_couplers": {
            "auto_cc": ""
          },
          "m01_couplers": {}
        },
        "interconnect_axilite_user": {
          "xbar": "",
          "s00_couplers": {
            "s00_regslice": ""
          },
          "m00_couplers": {
            "m00_regslice": ""
          },
          "m01_couplers": {
            "m01_regslice": "",
            "auto_cc": ""
          }
        }
      },
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "s01_couplers": {
          "s01_regslice": "",
          "auto_us_cc_df": ""
        },
        "m00_couplers": {}
      },
      "axi_interconnect_0_p": {
        "s00_couplers": {
          "s00_regslice": ""
        }
      },
      "axi_interconnect_1": {
        "xbar": "",
        "s00_couplers": {
          "s00_regslice": ""
        },
        "s01_couplers": {
          "s01_regslice": ""
        },
        "s02_couplers": {
          "s02_regslice": ""
        },
        "s03_couplers": {
          "s03_regslice": "",
          "auto_us": "",
          "auto_rs_w": ""
        },
        "m00_couplers": {
          "auto_cc": ""
        },
        "m01_couplers": {},
        "s03_mmu": ""
      },
      "axi_bram_ctrl_0": "",
      "ddr1_clk_bufg": "",
      "ddr1_clk_ibufds": "",
      "krnl_ro_rtl_1": "",
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat": "",
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0": "",
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1": "",
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2": "",
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3": "",
      "irq_const_tieoff": ""
    },
    "interface_ports": {
      "BLP_S_AXI_CTRL_USER_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_USER_00",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_00_wvalid",
            "direction": "I"
          }
        }
      },
      "BLP_S_AXI_CTRL_USER_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_USER_01",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_01_wvalid",
            "direction": "I"
          }
        }
      },
      "BLP_S_AXI_CTRL_USER_02": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "25"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_CTRL_USER_02",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x01FFFFFF",
          "width": "25"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_araddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_awaddr",
            "direction": "I",
            "left": "24",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_CTRL_USER_02_wvalid",
            "direction": "I"
          }
        }
      },
      "BLP_S_AXI_DATA_H2C_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_DATA_H2C_00",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF",
          "width": "39"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_araddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awaddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_wvalid",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_00_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "BLP_S_AXI_DATA_H2C_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "2"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_DATA_H2C_01",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x00FFFFFFFFFF",
          "width": "40"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_araddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_awaddr",
            "direction": "I",
            "left": "39",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_rdata",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_wdata",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_wstrb",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_wvalid",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_arid",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_awid",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_bid",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_01_rid",
            "direction": "O",
            "left": "1",
            "right": "0"
          }
        }
      },
      "BLP_S_AXI_DATA_H2C_02": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_DATA_H2C_02",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_araddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_awaddr",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_02_wvalid",
            "direction": "I"
          }
        }
      },
      "BLP_S_AXI_DATA_H2C_03": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "DATA_WIDTH": {
            "value": "128"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "16"
          },
          "NUM_READ_THREADS": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "2"
          },
          "PHASE": {
            "value": "0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "BLP_S_AXI_DATA_H2C_03",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x007FFFFFFFFF",
          "width": "39"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_araddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_arready",
            "direction": "O"
          },
          "ARVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_awaddr",
            "direction": "I",
            "left": "38",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_awready",
            "direction": "O"
          },
          "AWVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_rdata",
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_wdata",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_wstrb",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_wvalid",
            "direction": "I"
          },
          "ARID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RID": {
            "physical_name": "BLP_S_AXI_DATA_H2C_03_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "io_clk_ddr_00": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "io_clk_ddr_00_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "io_clk_ddr_00_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "io_ddr_00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "NO_DM_NO_DBI",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A512M16HA-075E",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          }
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "true"
          }
        },
        "port_maps": {
          "ACT_N": {
            "physical_name": "io_ddr_00_act_n",
            "direction": "O"
          },
          "ADR": {
            "physical_name": "io_ddr_00_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "io_ddr_00_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "io_ddr_00_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "io_ddr_00_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "io_ddr_00_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "io_ddr_00_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "io_ddr_00_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "io_ddr_00_dm_n",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "DQ": {
            "physical_name": "io_ddr_00_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "io_ddr_00_dqs_c",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "io_ddr_00_dqs_t",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "ODT": {
            "physical_name": "io_ddr_00_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "io_ddr_00_reset_n",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "BLP_S_AXI_CTRL_USER_00_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_00_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_00_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_00_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_00_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_00_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_00_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_00_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_00_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_00_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_00_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_01_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_01_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_01_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_01_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_01_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_01_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_01_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_01_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_01_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_01_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_01_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_02_araddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_02_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_02_awaddr": {
        "direction": "I",
        "left": "24",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_02_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_02_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_02_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_02_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_CTRL_USER_02_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_02_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_CTRL_USER_02_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_CTRL_USER_02_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_araddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_awaddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_rdata": {
        "direction": "O",
        "left": "511",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_rlast": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_wdata": {
        "direction": "I",
        "left": "511",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_wlast": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_00_wstrb": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_00_arid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_awid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_bid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_00_rid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_araddr": {
        "direction": "I",
        "left": "39",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_01_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_01_awaddr": {
        "direction": "I",
        "left": "39",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_01_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_01_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_01_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_01_rdata": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_rlast": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_01_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_01_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_01_wdata": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_wlast": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_01_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_01_wstrb": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_01_arid": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_awid": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_bid": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_01_rid": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_araddr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_02_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_02_awaddr": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_02_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_02_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_02_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_02_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_rlast": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_02_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_02_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_02_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_wlast": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_02_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_02_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_02_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_03_araddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_arlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_arready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_03_arvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_03_awaddr": {
        "direction": "I",
        "left": "38",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_awlock": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_awready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_03_awvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_03_bready": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_03_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_bvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_03_rdata": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_rlast": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_03_rready": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_03_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_rvalid": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_03_wdata": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_wlast": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_03_wready": {
        "direction": "O"
      },
      "BLP_S_AXI_DATA_H2C_03_wstrb": {
        "direction": "I",
        "left": "15",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_wvalid": {
        "direction": "I"
      },
      "BLP_S_AXI_DATA_H2C_03_arid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_awid": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_bid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "BLP_S_AXI_DATA_H2C_03_rid": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "io_clk_ddr_00_clk_p": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ulp_io_clk_ddr_00_clk_p",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "io_clk_ddr_00_clk_n": {
        "type": "clk",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "ulp_io_clk_ddr_00_clk_n",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "io_ddr_00_act_n": {
        "direction": "O"
      },
      "io_ddr_00_adr": {
        "direction": "O",
        "left": "16",
        "right": "0"
      },
      "io_ddr_00_ba": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "io_ddr_00_bg": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "io_ddr_00_ck_c": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "io_ddr_00_ck_t": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "io_ddr_00_cke": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "io_ddr_00_cs_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "io_ddr_00_dm_n": {
        "direction": "IO",
        "left": "8",
        "right": "0"
      },
      "io_ddr_00_dq": {
        "direction": "IO",
        "left": "71",
        "right": "0"
      },
      "io_ddr_00_dqs_c": {
        "direction": "IO",
        "left": "8",
        "right": "0"
      },
      "io_ddr_00_dqs_t": {
        "direction": "IO",
        "left": "8",
        "right": "0"
      },
      "io_ddr_00_odt": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "io_ddr_00_reset_n": {
        "direction": "O"
      },
      "blp_m_data_dna_from_ulp_00": {
        "type": "data",
        "direction": "O",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "blp_m_data_memory_calib_complete_00": {
        "type": "data",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "blp_m_irq_cu_00": {
        "type": "intr",
        "direction": "O",
        "left": "127",
        "right": "0",
        "parameters": {
          "PortWidth": {
            "value": "128",
            "value_src": "const_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "const_prop"
          }
        }
      },
      "blp_s_aclk_ctrl_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "BLP_S_AXI_CTRL_USER_00:BLP_S_AXI_CTRL_USER_01:BLP_S_AXI_DATA_H2C_02",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "blp_s_aresetn_ctrl_00",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "cd_ctrl_00"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "blp_s_aclk_kernel2_ref_clk_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "cd_kernel2_ref_clk_00"
          },
          "FREQ_HZ": {
            "value": "500000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        },
        "pfm_attributes": {
          "CLOCK": "\n                        clkwiz_kernel2_clk_out1 {id \"1\"  is_default \"false\"  proc_sys_reset \"slr1/reset_controllers/psreset_gate_pr_kernel2\"  status \"scalable\"}  "
        }
      },
      "blp_s_aclk_kernel_ref_clk_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "blp_s_aresetn_kernel_ref_clk_00",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "cd_kernel_ref_clk_00"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        },
        "pfm_attributes": {
          "CLOCK": "\n                        clkwiz_kernel_clk_out1 {id \"0\"  is_default \"true\"  proc_sys_reset \"slr1/reset_controllers/psreset_gate_pr_kernel\"  status \"scalable\" }  "
        }
      },
      "blp_s_aclk_pcie_00": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "BLP_S_AXI_CTRL_USER_02:BLP_S_AXI_DATA_H2C_00:BLP_S_AXI_DATA_H2C_01:BLP_S_AXI_DATA_H2C_03",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "blp_s_aresetn_pcie_00",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "cd_pcie_00"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0"
          }
        }
      },
      "blp_s_aresetn_ctrl_00": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "blp_s_aresetn_kernel_ref_clk_00": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "blp_s_aresetn_pcie_00": {
        "type": "rst",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "blp_s_data_clkwiz_kernel_clk_out1_locked_00": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "blp_s_data_dout_dna_00": {
        "type": "data",
        "direction": "I",
        "left": "0",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "blp_s_data_perstn_out_00": {
        "type": "data",
        "direction": "I",
        "left": "2",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "blp_s_data_slice_pr_reset_to_ulp_00": {
        "type": "data",
        "direction": "I",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ii_level0_wire": {
        "vlnv": "xilinx.com:ip:ii_level0_wire:1.0",
        "xci_name": "ulp_ii_level0_wire_0",
        "xci_path": "ip/ulp_ii_level0_wire_0/ulp_ii_level0_wire_0.xci",
        "inst_hier_path": "ii_level0_wire",
        "interface_ports": {
          "BLP_S_AXI_CTRL_USER_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_ctrl_user_00"
          },
          "BLP_S_AXI_CTRL_USER_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_ctrl_user_01"
          },
          "BLP_S_AXI_CTRL_USER_02": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_ctrl_user_02"
          },
          "BLP_S_AXI_DATA_H2C_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_data_h2c_00"
          },
          "BLP_S_AXI_DATA_H2C_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_data_h2c_01"
          },
          "BLP_S_AXI_DATA_H2C_02": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_data_h2c_02"
          },
          "BLP_S_AXI_DATA_H2C_03": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "blp_s_axi_data_h2c_03"
          },
          "ULP_M_AXI_CTRL_USER_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_00",
            "base_address": {
              "minimum": "0x01000000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_CTRL_USER_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_01",
            "base_address": {
              "minimum": "0x00052000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_CTRL_USER_02": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_ctrl_user_02",
            "base_address": {
              "minimum": "0x01800000",
              "maximum": "0x01FFFFFF",
              "width": "25"
            }
          },
          "ULP_M_AXI_DATA_H2C_00": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_data_h2c_00",
            "base_address": {
              "minimum": "0x004000000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            }
          },
          "ULP_M_AXI_DATA_H2C_01": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_data_h2c_01",
            "base_address": {
              "minimum": "0x008000000000",
              "maximum": "0x00FFFFFFFFFF",
              "width": "40"
            }
          },
          "ULP_M_AXI_DATA_H2C_02": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_data_h2c_02",
            "base_address": {
              "minimum": "0x000C0000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ULP_M_AXI_DATA_H2C_03": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "ulp_m_axi_data_h2c_03",
            "base_address": {
              "minimum": "0x004100000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "ulp_m_axi_ctrl_user_00": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "UNKNOWN_SEGMENTS_00": {
                    "name": "UNKNOWN_SEGMENTS_00",
                    "display_name": "UNKNOWN_SEGMENTS_00",
                    "base_address": "0x01000000",
                    "range": "8M",
                    "width": "25",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_user_01": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_01",
                "description": "Address Space Segments",
                "address_blocks": {
                  "UNKNOWN_SEGMENTS_00": {
                    "name": "UNKNOWN_SEGMENTS_00",
                    "display_name": "UNKNOWN_SEGMENTS_00",
                    "base_address": "0x00052000",
                    "range": "4K",
                    "width": "19",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_ctrl_user_02": {
              "range": "32M",
              "width": "25",
              "local_memory_map": {
                "name": "ulp_m_axi_ctrl_user_02",
                "description": "Address Space Segments",
                "address_blocks": {
                  "UNKNOWN_SEGMENTS_00": {
                    "name": "UNKNOWN_SEGMENTS_00",
                    "display_name": "UNKNOWN_SEGMENTS_00",
                    "base_address": "0x01800000",
                    "range": "4M",
                    "width": "25",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_data_h2c_00": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "ulp_m_axi_data_h2c_00",
                "description": "Address Space Segments",
                "address_blocks": {
                  "DDR4_MEM_00": {
                    "name": "DDR4_MEM_00",
                    "display_name": "ddr4_mem_00",
                    "base_address": "0x004000000000",
                    "range": "4G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_data_h2c_01": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "ulp_m_axi_data_h2c_01",
                "description": "Address Space Segments",
                "address_blocks": {
                  "PROFILE_MEM_00": {
                    "name": "PROFILE_MEM_00",
                    "display_name": "profile_mem_00",
                    "base_address": "0x008000000000",
                    "range": "16G",
                    "width": "40",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_data_h2c_02": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "ulp_m_axi_data_h2c_02",
                "description": "Address Space Segments",
                "address_blocks": {
                  "DDR4_MEM_00": {
                    "name": "DDR4_MEM_00",
                    "display_name": "ddr4_mem_00",
                    "base_address": "0x000C0000",
                    "range": "64K",
                    "width": "20",
                    "usage": "register"
                  }
                }
              }
            },
            "ulp_m_axi_data_h2c_03": {
              "range": "512G",
              "width": "39",
              "local_memory_map": {
                "name": "ulp_m_axi_data_h2c_03",
                "description": "Address Space Segments",
                "address_blocks": {
                  "PLRAM_MEM_00": {
                    "name": "PLRAM_MEM_00",
                    "display_name": "plram_mem_00",
                    "base_address": "0x004100000000",
                    "range": "32K",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        },
        "pfm_attributes": {
          "IRQ": " ulp_s_irq_cu_00 { id 0 range 128} "
        }
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ulp_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip/ulp_axi_bram_ctrl_0_bram_0/ulp_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "PRIM_type_to_Implement": {
            "value": "URAM"
          }
        }
      },
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "ulp_axi_vip_0_0",
        "xci_path": "ip/ulp_axi_vip_0_0/ulp_axi_vip_0_0.xci",
        "inst_hier_path": "axi_vip_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "512G",
              "width": "39"
            }
          }
        }
      },
      "axi_vip_0_p": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "ulp_axi_vip_0_p_0",
        "xci_path": "ip/ulp_axi_vip_0_p_0/ulp_axi_vip_0_p_0.xci",
        "inst_hier_path": "axi_vip_0_p",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "39"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW": {
            "value": "1"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x007FFFFFFFFF",
              "width": "39"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "512G",
              "width": "39"
            }
          }
        }
      },
      "ddrmem_1": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "ulp_ddrmem_1_0",
        "xci_path": "ip/ulp_ddrmem_1_0/ulp_ddrmem_1_0.xci",
        "inst_hier_path": "ddrmem_1",
        "parameters": {
          "C0.BANK_GROUP_WIDTH": {
            "value": "1"
          },
          "C0.DDR4_AxiAddressWidth": {
            "value": "32"
          },
          "C0.DDR4_AxiDataWidth": {
            "value": "512"
          },
          "C0.DDR4_CasLatency": {
            "value": "17"
          },
          "C0.DDR4_CasWriteLatency": {
            "value": "12"
          },
          "C0.DDR4_DataMask": {
            "value": "NO_DM_NO_DBI"
          },
          "C0.DDR4_DataWidth": {
            "value": "72"
          },
          "C0.DDR4_InputClockPeriod": {
            "value": "9996"
          },
          "C0.DDR4_MemoryPart": {
            "value": "MT40A512M16HA-075E"
          },
          "C0.DDR4_TimePeriod": {
            "value": "833"
          },
          "C0.DDR4_isCustom": {
            "value": "false"
          },
          "System_Clock": {
            "value": "No_Buffer"
          }
        },
        "interface_ports": {
          "C0_DDR4_S_AXI_CTRL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP_CTRL"
          },
          "C0_DDR4_S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "C0_DDR4_MEMORY_MAP"
          }
        },
        "addressing": {
          "memory_maps": {
            "C0_DDR4_MEMORY_MAP": {
              "address_blocks": {
                "C0_DDR4_ADDRESS_BLOCK": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory"
                }
              }
            },
            "C0_DDR4_MEMORY_MAP_CTRL": {
              "address_blocks": {
                "C0_REG": {
                  "base_address": "0",
                  "range": "4K",
                  "width": "12",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ulp_xlslice_0_0",
        "xci_path": "ip/ulp_xlslice_0_0/ulp_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_WIDTH": {
            "value": "2"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ulp_xlslice_1_0",
        "xci_path": "ip/ulp_xlslice_1_0/ulp_xlslice_1_0.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "2"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ulp_xlslice_2_0",
        "xci_path": "ip/ulp_xlslice_2_0/ulp_xlslice_2_0.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_WIDTH": {
            "value": "3"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ulp_xlslice_3_0",
        "xci_path": "ip/ulp_xlslice_3_0/ulp_xlslice_3_0.xci",
        "inst_hier_path": "xlslice_3",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "ulp_xlslice_4_0",
        "xci_path": "ip/ulp_xlslice_4_0/ulp_xlslice_4_0.xci",
        "inst_hier_path": "xlslice_4",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "3"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "interrupt_concat": {
        "ports": {
          "xlconcat_interrupt_dout": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        },
        "components": {
          "xlconcat_interrupt": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ulp_xlconcat_interrupt_0",
            "xci_path": "ip/ulp_xlconcat_interrupt_0/ulp_xlconcat_interrupt_0.xci",
            "inst_hier_path": "interrupt_concat/xlconcat_interrupt",
            "parameters": {
              "NUM_PORTS": {
                "value": "4"
              }
            }
          },
          "xlconcat_interrupt_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ulp_xlconcat_interrupt_0_0",
            "xci_path": "ip/ulp_xlconcat_interrupt_0_0/ulp_xlconcat_interrupt_0_0.xci",
            "inst_hier_path": "interrupt_concat/xlconcat_interrupt_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_1": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ulp_xlconcat_interrupt_1_0",
            "xci_path": "ip/ulp_xlconcat_interrupt_1_0/ulp_xlconcat_interrupt_1_0.xci",
            "inst_hier_path": "interrupt_concat/xlconcat_interrupt_1",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_2": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ulp_xlconcat_interrupt_2_0",
            "xci_path": "ip/ulp_xlconcat_interrupt_2_0/ulp_xlconcat_interrupt_2_0.xci",
            "inst_hier_path": "interrupt_concat/xlconcat_interrupt_2",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconcat_interrupt_3": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "ulp_xlconcat_interrupt_3_0",
            "xci_path": "ip/ulp_xlconcat_interrupt_3_0/ulp_xlconcat_interrupt_3_0.xci",
            "inst_hier_path": "interrupt_concat/xlconcat_interrupt_3",
            "parameters": {
              "NUM_PORTS": {
                "value": "32"
              }
            }
          },
          "xlconstant_gnd": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "ulp_xlconstant_gnd_0",
            "xci_path": "ip/ulp_xlconstant_gnd_0/ulp_xlconstant_gnd_0.xci",
            "inst_hier_path": "interrupt_concat/xlconstant_gnd",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          }
        },
        "nets": {
          "xlconcat_interrupt_0_dout": {
            "ports": [
              "xlconcat_interrupt_0/dout",
              "xlconcat_interrupt/In0"
            ]
          },
          "xlconcat_interrupt_1_dout": {
            "ports": [
              "xlconcat_interrupt_1/dout",
              "xlconcat_interrupt/In1"
            ]
          },
          "xlconcat_interrupt_2_dout": {
            "ports": [
              "xlconcat_interrupt_2/dout",
              "xlconcat_interrupt/In2"
            ]
          },
          "xlconcat_interrupt_3_dout": {
            "ports": [
              "xlconcat_interrupt_3/dout",
              "xlconcat_interrupt/In3"
            ]
          },
          "xlconcat_interrupt_dout": {
            "ports": [
              "xlconcat_interrupt/dout",
              "xlconcat_interrupt_dout"
            ]
          },
          "xlconstant_gnd_dout": {
            "ports": [
              "xlconstant_gnd/dout",
              "xlconcat_interrupt_0/In0",
              "xlconcat_interrupt_0/In1",
              "xlconcat_interrupt_0/In2",
              "xlconcat_interrupt_0/In3",
              "xlconcat_interrupt_0/In4",
              "xlconcat_interrupt_0/In5",
              "xlconcat_interrupt_0/In6",
              "xlconcat_interrupt_0/In7",
              "xlconcat_interrupt_0/In8",
              "xlconcat_interrupt_0/In9",
              "xlconcat_interrupt_0/In10",
              "xlconcat_interrupt_0/In11",
              "xlconcat_interrupt_0/In12",
              "xlconcat_interrupt_0/In13",
              "xlconcat_interrupt_0/In14",
              "xlconcat_interrupt_0/In15",
              "xlconcat_interrupt_0/In16",
              "xlconcat_interrupt_0/In17",
              "xlconcat_interrupt_0/In18",
              "xlconcat_interrupt_0/In19",
              "xlconcat_interrupt_0/In20",
              "xlconcat_interrupt_0/In21",
              "xlconcat_interrupt_0/In22",
              "xlconcat_interrupt_0/In23",
              "xlconcat_interrupt_0/In24",
              "xlconcat_interrupt_0/In25",
              "xlconcat_interrupt_0/In26",
              "xlconcat_interrupt_0/In27",
              "xlconcat_interrupt_0/In28",
              "xlconcat_interrupt_0/In29",
              "xlconcat_interrupt_0/In30",
              "xlconcat_interrupt_0/In31",
              "xlconcat_interrupt_1/In0",
              "xlconcat_interrupt_1/In1",
              "xlconcat_interrupt_1/In2",
              "xlconcat_interrupt_1/In3",
              "xlconcat_interrupt_1/In4",
              "xlconcat_interrupt_1/In5",
              "xlconcat_interrupt_1/In6",
              "xlconcat_interrupt_1/In7",
              "xlconcat_interrupt_1/In8",
              "xlconcat_interrupt_1/In9",
              "xlconcat_interrupt_1/In10",
              "xlconcat_interrupt_1/In11",
              "xlconcat_interrupt_1/In12",
              "xlconcat_interrupt_1/In13",
              "xlconcat_interrupt_1/In14",
              "xlconcat_interrupt_1/In15",
              "xlconcat_interrupt_1/In16",
              "xlconcat_interrupt_1/In17",
              "xlconcat_interrupt_1/In18",
              "xlconcat_interrupt_1/In19",
              "xlconcat_interrupt_1/In20",
              "xlconcat_interrupt_1/In21",
              "xlconcat_interrupt_1/In22",
              "xlconcat_interrupt_1/In23",
              "xlconcat_interrupt_1/In24",
              "xlconcat_interrupt_1/In25",
              "xlconcat_interrupt_1/In26",
              "xlconcat_interrupt_1/In27",
              "xlconcat_interrupt_1/In28",
              "xlconcat_interrupt_1/In29",
              "xlconcat_interrupt_1/In30",
              "xlconcat_interrupt_1/In31",
              "xlconcat_interrupt_2/In0",
              "xlconcat_interrupt_2/In1",
              "xlconcat_interrupt_2/In2",
              "xlconcat_interrupt_2/In3",
              "xlconcat_interrupt_2/In4",
              "xlconcat_interrupt_2/In5",
              "xlconcat_interrupt_2/In6",
              "xlconcat_interrupt_2/In7",
              "xlconcat_interrupt_2/In8",
              "xlconcat_interrupt_2/In9",
              "xlconcat_interrupt_2/In10",
              "xlconcat_interrupt_2/In11",
              "xlconcat_interrupt_2/In12",
              "xlconcat_interrupt_2/In13",
              "xlconcat_interrupt_2/In14",
              "xlconcat_interrupt_2/In15",
              "xlconcat_interrupt_2/In16",
              "xlconcat_interrupt_2/In17",
              "xlconcat_interrupt_2/In18",
              "xlconcat_interrupt_2/In19",
              "xlconcat_interrupt_2/In20",
              "xlconcat_interrupt_2/In21",
              "xlconcat_interrupt_2/In22",
              "xlconcat_interrupt_2/In23",
              "xlconcat_interrupt_2/In24",
              "xlconcat_interrupt_2/In25",
              "xlconcat_interrupt_2/In26",
              "xlconcat_interrupt_2/In27",
              "xlconcat_interrupt_2/In28",
              "xlconcat_interrupt_2/In29",
              "xlconcat_interrupt_2/In30",
              "xlconcat_interrupt_2/In31",
              "xlconcat_interrupt_3/In0",
              "xlconcat_interrupt_3/In1",
              "xlconcat_interrupt_3/In2",
              "xlconcat_interrupt_3/In3",
              "xlconcat_interrupt_3/In4",
              "xlconcat_interrupt_3/In5",
              "xlconcat_interrupt_3/In6",
              "xlconcat_interrupt_3/In7",
              "xlconcat_interrupt_3/In8",
              "xlconcat_interrupt_3/In9",
              "xlconcat_interrupt_3/In10",
              "xlconcat_interrupt_3/In11",
              "xlconcat_interrupt_3/In12",
              "xlconcat_interrupt_3/In13",
              "xlconcat_interrupt_3/In14",
              "xlconcat_interrupt_3/In15",
              "xlconcat_interrupt_3/In16",
              "xlconcat_interrupt_3/In17",
              "xlconcat_interrupt_3/In18",
              "xlconcat_interrupt_3/In19",
              "xlconcat_interrupt_3/In20",
              "xlconcat_interrupt_3/In21",
              "xlconcat_interrupt_3/In22",
              "xlconcat_interrupt_3/In23",
              "xlconcat_interrupt_3/In24",
              "xlconcat_interrupt_3/In25",
              "xlconcat_interrupt_3/In26",
              "xlconcat_interrupt_3/In27",
              "xlconcat_interrupt_3/In28",
              "xlconcat_interrupt_3/In29",
              "xlconcat_interrupt_3/In30",
              "xlconcat_interrupt_3/In31"
            ]
          }
        }
      },
      "psreset_ddrmem_n_1": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "ulp_psreset_ddrmem_n_1_0",
        "xci_path": "ip/ulp_psreset_ddrmem_n_1_0/ulp_psreset_ddrmem_n_1_0.xci",
        "inst_hier_path": "psreset_ddrmem_n_1",
        "parameters": {
          "C_AUX_RST_WIDTH": {
            "value": "1"
          },
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "regslice_periph_null": {
        "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
        "xci_name": "ulp_regslice_periph_null_0",
        "xci_path": "ip/ulp_regslice_periph_null_0/ulp_regslice_periph_null_0.xci",
        "inst_hier_path": "regslice_periph_null",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "40"
          },
          "DATA_WIDTH": {
            "value": "64"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "32"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "REG_AR": {
            "value": "0"
          },
          "REG_AW": {
            "value": "0"
          },
          "REG_B": {
            "value": "0"
          },
          "REG_R": {
            "value": "0"
          },
          "REG_W": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "user_debug_bridge": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "xci_name": "ulp_user_debug_bridge_0",
        "xci_path": "ip/ulp_user_debug_bridge_0/ulp_user_debug_bridge_0.xci",
        "inst_hier_path": "user_debug_bridge",
        "parameters": {
          "C_BSCAN_MUX": {
            "value": "1"
          },
          "C_DEBUG_MODE": {
            "value": "2"
          },
          "C_NUM_BS_MASTER": {
            "value": "1"
          },
          "C_XVC_HW_ID": {
            "value": "0x0001"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "16"
              },
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI"
              }
            },
            "memory_map_ref": "S_AXI"
          },
          "m0_bscan": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI": {
              "address_blocks": {
                "REG": {
                  "base_address": "0x0000",
                  "range": "64K",
                  "width": "16",
                  "usage": "register",
                  "bank_blocks": {
                    "REG;/axi_jtag/s_axi/reg0;xilinx.com:ip:axi_jtag:1.0;/axi_jtag;s_axi;NONE;NONE": {
                      "base_address": "0x0000",
                      "range": "64K",
                      "width": "16",
                      "usage": "register"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "debug_bridge_xsdbm": {
        "vlnv": "xilinx.com:ip:debug_bridge:3.0",
        "xci_name": "ulp_debug_bridge_xsdbm_0",
        "xci_path": "ip/ulp_debug_bridge_xsdbm_0/ulp_debug_bridge_xsdbm_0.xci",
        "inst_hier_path": "debug_bridge_xsdbm",
        "parameters": {
          "C_DEBUG_MODE": {
            "value": "1"
          },
          "C_DESIGN_TYPE": {
            "value": "1"
          },
          "C_ENABLE_CLK_DIVIDER": {
            "value": "false"
          }
        },
        "interface_ports": {
          "S_BSCAN": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:bscan:1.0",
            "vlnv": "xilinx.com:interface:bscan_rtl:1.0"
          }
        }
      },
      "fpga_dna_module_0": {
        "vlnv": "xilinx.com:ip:fpga_dna_module:1.0",
        "xci_name": "ulp_fpga_dna_module_0_0",
        "xci_path": "ip/ulp_fpga_dna_module_0_0/ulp_fpga_dna_module_0_0.xci",
        "inst_hier_path": "fpga_dna_module_0"
      },
      "axi_protocol_convert_0": {
        "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
        "xci_name": "ulp_axi_protocol_convert_0_0",
        "xci_path": "ip/ulp_axi_protocol_convert_0_0/ulp_axi_protocol_convert_0_0.xci",
        "inst_hier_path": "axi_protocol_convert_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          }
        },
        "interface_ports": {
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "bridges": [
              "M_AXI"
            ]
          }
        }
      },
      "slr1": {
        "interface_ports": {
          "M01_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "axi_cdc_data_dynamic_M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "axi_cdc_data_static_M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "axi_cdc_data_static_M_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "axi_vip_ctrl_mgntpf_M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_control_M_AXI_slr1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_control_periph_M_AXI_slr1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_control_userpf_M_AXI_slr1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_data_static_M_AXI_slr1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "regslice_data_static_M_AXI_slr2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "M00_ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "aux_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "clkwiz_kernel2_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel2_locked_slr1": {
            "direction": "I"
          },
          "clkwiz_kernel_clk_out1": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_kernel_locked_slr1": {
            "direction": "I"
          },
          "clkwiz_sysclks_clk_out2": {
            "type": "clk",
            "direction": "I"
          },
          "clkwiz_sysclks_locked_slr1": {
            "direction": "I"
          },
          "dma_pcie_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "iob_static_perst_n_out": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "logic_reset_op_Res": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "pcie_user_lnk_up_slr1": {
            "direction": "I"
          },
          "psreset_gate_pr_control_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "psreset_gate_pr_data_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "psreset_gate_pr_ddrmem_1_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "psreset_gate_pr_kernel_interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "slice_reset_kernel_pr_Dout_slr1": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "blp_s_aclk_kernel_ref_clk_00": {
            "type": "clk",
            "direction": "I"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_cdc_data_static": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "ulp_axi_cdc_data_static_0",
            "xci_path": "ip/ulp_axi_cdc_data_static_0/ulp_axi_cdc_data_static_0.xci",
            "inst_hier_path": "slr1/axi_cdc_data_static",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_cdc_data_static1": {
            "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
            "xci_name": "ulp_axi_cdc_data_static1_0",
            "xci_path": "ip/ulp_axi_cdc_data_static1_0/ulp_axi_cdc_data_static1_0.xci",
            "inst_hier_path": "slr1/axi_cdc_data_static1",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_gpio_null": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "ulp_axi_gpio_null_0",
            "xci_path": "ip/ulp_axi_gpio_null_0/ulp_axi_gpio_null_0.xci",
            "inst_hier_path": "slr1/axi_gpio_null"
          },
          "axi_vip_ctrl_mgntpf": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "ulp_axi_vip_ctrl_mgntpf_0",
            "xci_path": "ip/ulp_axi_vip_ctrl_mgntpf_0/ulp_axi_vip_ctrl_mgntpf_0.xci",
            "inst_hier_path": "slr1/axi_vip_ctrl_mgntpf",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_vip_ctrl_userpf": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "ulp_axi_vip_ctrl_userpf_0",
            "xci_path": "ip/ulp_axi_vip_ctrl_userpf_0/ulp_axi_vip_ctrl_userpf_0.xci",
            "inst_hier_path": "slr1/axi_vip_ctrl_userpf",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_vip_data_static": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "ulp_axi_vip_data_static_0",
            "xci_path": "ip/ulp_axi_vip_data_static_0/ulp_axi_vip_data_static_0.xci",
            "inst_hier_path": "slr1/axi_vip_data_static",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "axi_vip_data_static1": {
            "vlnv": "xilinx.com:ip:axi_vip:1.1",
            "xci_name": "ulp_axi_vip_data_static1_0",
            "xci_path": "ip/ulp_axi_vip_data_static1_0/ulp_axi_vip_data_static1_0.xci",
            "inst_hier_path": "slr1/axi_vip_data_static1",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "freq_counter_0": {
            "vlnv": "xilinx.com:user:freq_counter:1.0",
            "xci_name": "ulp_freq_counter_0_0",
            "xci_path": "ip/ulp_freq_counter_0_0/ulp_freq_counter_0_0.xci",
            "inst_hier_path": "slr1/freq_counter_0",
            "parameters": {
              "REF_CLK_FREQ_HZ": {
                "value": "50925"
              }
            }
          },
          "regslice_control_mgntpf": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "ulp_regslice_control_mgntpf_0",
            "xci_path": "ip/ulp_regslice_control_mgntpf_0/ulp_regslice_control_mgntpf_0.xci",
            "inst_hier_path": "slr1/regslice_control_mgntpf",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "26"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "regslice_control_userpf": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "ulp_regslice_control_userpf_0",
            "xci_path": "ip/ulp_regslice_control_userpf_0/ulp_regslice_control_userpf_0.xci",
            "inst_hier_path": "slr1/regslice_control_userpf",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "25"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "PROTOCOL": {
                "value": "AXI4LITE"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "regslice_data_static": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "ulp_regslice_data_static_0",
            "xci_path": "ip/ulp_regslice_data_static_0/ulp_regslice_data_static_0.xci",
            "inst_hier_path": "slr1/regslice_data_static",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              },
              "DATA_WIDTH": {
                "value": "512"
              },
              "ID_WIDTH": {
                "value": "4"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "1"
              },
              "REG_AW": {
                "value": "1"
              },
              "REG_B": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "regslice_data_static1": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "ulp_regslice_data_static1_0",
            "xci_path": "ip/ulp_regslice_data_static1_0/ulp_regslice_data_static1_0.xci",
            "inst_hier_path": "slr1/regslice_data_static1",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "39"
              },
              "DATA_WIDTH": {
                "value": "128"
              },
              "ID_WIDTH": {
                "value": "4"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "1"
              },
              "REG_AW": {
                "value": "1"
              },
              "REG_B": {
                "value": "1"
              },
              "REG_W": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          },
          "reset_controllers": {
            "ports": {
              "aux_reset_in": {
                "type": "rst",
                "direction": "I"
              },
              "c0_ddr4_ui_clk": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel2_clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel2_locked_slr1": {
                "direction": "I"
              },
              "clkwiz_kernel_clk_out1": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_kernel_locked_slr1": {
                "direction": "I"
              },
              "clkwiz_sysclks_clk_out2": {
                "type": "clk",
                "direction": "I"
              },
              "clkwiz_sysclks_locked_slr1": {
                "direction": "I"
              },
              "dma_pcie_axi_aclk": {
                "type": "clk",
                "direction": "I"
              },
              "interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "iob_static_perst_n_out": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "logic_reset_op_Res": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "pcie_user_lnk_up_slr1": {
                "direction": "I"
              },
              "psreset_gate_pr_control_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psreset_gate_pr_data_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psreset_gate_pr_ddrmem_1_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "psreset_gate_pr_kernel_interconnect_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "slice_reset_kernel_pr_Dout_slr1": {
                "type": "rst",
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "peripheral_aresetn": {
                "type": "rst",
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "logic_reset_op": {
                "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
                "xci_name": "ulp_logic_reset_op_0",
                "xci_path": "ip/ulp_logic_reset_op_0/ulp_logic_reset_op_0.xci",
                "inst_hier_path": "slr1/reset_controllers/logic_reset_op",
                "parameters": {
                  "C_OPERATION": {
                    "value": "not"
                  },
                  "C_SIZE": {
                    "value": "1"
                  }
                }
              },
              "psreset_gate_pr_control": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "ulp_psreset_gate_pr_control_0",
                "xci_path": "ip/ulp_psreset_gate_pr_control_0/ulp_psreset_gate_pr_control_0.xci",
                "inst_hier_path": "slr1/reset_controllers/psreset_gate_pr_control",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "psreset_gate_pr_data": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "ulp_psreset_gate_pr_data_0",
                "xci_path": "ip/ulp_psreset_gate_pr_data_0/ulp_psreset_gate_pr_data_0.xci",
                "inst_hier_path": "slr1/reset_controllers/psreset_gate_pr_data",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "psreset_gate_pr_ddrmem_1": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "ulp_psreset_gate_pr_ddrmem_1_0",
                "xci_path": "ip/ulp_psreset_gate_pr_ddrmem_1_0/ulp_psreset_gate_pr_ddrmem_1_0.xci",
                "inst_hier_path": "slr1/reset_controllers/psreset_gate_pr_ddrmem_1",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "psreset_gate_pr_kernel": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "ulp_psreset_gate_pr_kernel_0",
                "xci_path": "ip/ulp_psreset_gate_pr_kernel_0/ulp_psreset_gate_pr_kernel_0.xci",
                "inst_hier_path": "slr1/reset_controllers/psreset_gate_pr_kernel",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  }
                }
              },
              "psreset_gate_pr_kernel2": {
                "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
                "xci_name": "ulp_psreset_gate_pr_kernel2_0",
                "xci_path": "ip/ulp_psreset_gate_pr_kernel2_0/ulp_psreset_gate_pr_kernel2_0.xci",
                "inst_hier_path": "slr1/reset_controllers/psreset_gate_pr_kernel2",
                "parameters": {
                  "C_AUX_RESET_HIGH": {
                    "value": "0"
                  },
                  "C_AUX_RST_WIDTH": {
                    "value": "1"
                  },
                  "C_EXT_RST_WIDTH": {
                    "value": "1"
                  }
                }
              }
            },
            "nets": {
              "Op1_1": {
                "ports": [
                  "iob_static_perst_n_out",
                  "logic_reset_op/Op1"
                ]
              },
              "aux_reset_in_1": {
                "ports": [
                  "aux_reset_in",
                  "psreset_gate_pr_ddrmem_1/aux_reset_in"
                ]
              },
              "c0_ddr4_ui_clk_1": {
                "ports": [
                  "c0_ddr4_ui_clk",
                  "psreset_gate_pr_ddrmem_1/slowest_sync_clk"
                ]
              },
              "clkwiz_kernel2_locked_slr1_1": {
                "ports": [
                  "clkwiz_kernel2_locked_slr1",
                  "psreset_gate_pr_kernel2/aux_reset_in"
                ]
              },
              "clkwiz_kernel_clk_out1": {
                "ports": [
                  "clkwiz_kernel_clk_out1",
                  "psreset_gate_pr_kernel/slowest_sync_clk"
                ]
              },
              "clkwiz_kernel_locked_slr1_1": {
                "ports": [
                  "clkwiz_kernel_locked_slr1",
                  "psreset_gate_pr_kernel/aux_reset_in"
                ]
              },
              "clkwiz_sysclks_locked_slr1_1": {
                "ports": [
                  "clkwiz_sysclks_locked_slr1",
                  "psreset_gate_pr_control/aux_reset_in"
                ]
              },
              "dma_pcie_axi_aclk_1": {
                "ports": [
                  "dma_pcie_axi_aclk",
                  "psreset_gate_pr_data/slowest_sync_clk"
                ]
              },
              "ext_reset_in_1": {
                "ports": [
                  "slice_reset_kernel_pr_Dout_slr1",
                  "psreset_gate_pr_control/ext_reset_in",
                  "psreset_gate_pr_data/ext_reset_in",
                  "psreset_gate_pr_ddrmem_1/ext_reset_in",
                  "psreset_gate_pr_kernel/ext_reset_in",
                  "psreset_gate_pr_kernel2/ext_reset_in"
                ]
              },
              "logic_reset_op_Res": {
                "ports": [
                  "logic_reset_op/Res",
                  "logic_reset_op_Res"
                ]
              },
              "pcie_user_lnk_up_slr1_1": {
                "ports": [
                  "pcie_user_lnk_up_slr1",
                  "psreset_gate_pr_data/aux_reset_in"
                ]
              },
              "psreset_gate_pr_control_interconnect_aresetn1": {
                "ports": [
                  "psreset_gate_pr_control/interconnect_aresetn",
                  "psreset_gate_pr_control_interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_data_interconnect_aresetn": {
                "ports": [
                  "psreset_gate_pr_data/interconnect_aresetn",
                  "psreset_gate_pr_data_interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_ddrmem_1_interconnect_aresetn1": {
                "ports": [
                  "psreset_gate_pr_ddrmem_1/interconnect_aresetn",
                  "interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_kernel_interconnect_aresetn": {
                "ports": [
                  "psreset_gate_pr_kernel/interconnect_aresetn",
                  "psreset_gate_pr_kernel_interconnect_aresetn"
                ]
              },
              "psreset_gate_pr_kernel_peripheral_aresetn": {
                "ports": [
                  "psreset_gate_pr_kernel/peripheral_aresetn",
                  "peripheral_aresetn"
                ]
              },
              "slowest_sync_clk_1": {
                "ports": [
                  "clkwiz_sysclks_clk_out2",
                  "psreset_gate_pr_control/slowest_sync_clk"
                ]
              },
              "slowest_sync_clk_4": {
                "ports": [
                  "clkwiz_kernel2_clk_out1",
                  "psreset_gate_pr_kernel2/slowest_sync_clk"
                ]
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/ulp_axi_interconnect_0_1/ulp_axi_interconnect_0_1.xci",
            "inst_hier_path": "slr1/axi_interconnect_0",
            "xci_name": "ulp_axi_interconnect_0_1",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "ulp_xbar_3",
                "xci_path": "ip/ulp_xbar_3/ulp_xbar_3.xci",
                "inst_hier_path": "slr1/axi_interconnect_0/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ulp_auto_cc_0",
                    "xci_path": "ip/ulp_auto_cc_0/ulp_auto_cc_0.xci",
                    "inst_hier_path": "slr1/axi_interconnect_0/m00_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            }
          },
          "interconnect_axilite_user": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip/ulp_interconnect_axilite_user_0/ulp_interconnect_axilite_user_0.xci",
            "inst_hier_path": "slr1/interconnect_axilite_user",
            "xci_name": "ulp_interconnect_axilite_user_0",
            "parameters": {
              "M00_HAS_REGSLICE": {
                "value": "4"
              },
              "M01_HAS_REGSLICE": {
                "value": "1"
              },
              "M02_HAS_REGSLICE": {
                "value": "4"
              },
              "M03_HAS_REGSLICE": {
                "value": "4"
              },
              "M04_HAS_REGSLICE": {
                "value": "4"
              },
              "M05_HAS_REGSLICE": {
                "value": "4"
              },
              "M06_HAS_REGSLICE": {
                "value": "4"
              },
              "M07_HAS_REGSLICE": {
                "value": "4"
              },
              "M08_HAS_REGSLICE": {
                "value": "4"
              },
              "M09_HAS_REGSLICE": {
                "value": "4"
              },
              "M10_HAS_REGSLICE": {
                "value": "4"
              },
              "M11_HAS_REGSLICE": {
                "value": "4"
              },
              "M12_HAS_REGSLICE": {
                "value": "4"
              },
              "M13_HAS_REGSLICE": {
                "value": "4"
              },
              "M14_HAS_REGSLICE": {
                "value": "4"
              },
              "M15_HAS_REGSLICE": {
                "value": "4"
              },
              "M16_HAS_REGSLICE": {
                "value": "4"
              },
              "M17_HAS_REGSLICE": {
                "value": "4"
              },
              "M18_HAS_REGSLICE": {
                "value": "4"
              },
              "M19_HAS_REGSLICE": {
                "value": "4"
              },
              "M20_HAS_REGSLICE": {
                "value": "4"
              },
              "M21_HAS_REGSLICE": {
                "value": "4"
              },
              "M22_HAS_REGSLICE": {
                "value": "4"
              },
              "M23_HAS_REGSLICE": {
                "value": "4"
              },
              "M24_HAS_REGSLICE": {
                "value": "4"
              },
              "M25_HAS_REGSLICE": {
                "value": "4"
              },
              "M26_HAS_REGSLICE": {
                "value": "4"
              },
              "M27_HAS_REGSLICE": {
                "value": "4"
              },
              "M28_HAS_REGSLICE": {
                "value": "4"
              },
              "M29_HAS_REGSLICE": {
                "value": "4"
              },
              "M30_HAS_REGSLICE": {
                "value": "4"
              },
              "M31_HAS_REGSLICE": {
                "value": "4"
              },
              "M32_HAS_REGSLICE": {
                "value": "4"
              },
              "M33_HAS_REGSLICE": {
                "value": "4"
              },
              "M34_HAS_REGSLICE": {
                "value": "4"
              },
              "M35_HAS_REGSLICE": {
                "value": "4"
              },
              "M36_HAS_REGSLICE": {
                "value": "4"
              },
              "M37_HAS_REGSLICE": {
                "value": "4"
              },
              "M38_HAS_REGSLICE": {
                "value": "4"
              },
              "M39_HAS_REGSLICE": {
                "value": "4"
              },
              "M40_HAS_REGSLICE": {
                "value": "4"
              },
              "M41_HAS_REGSLICE": {
                "value": "4"
              },
              "M42_HAS_REGSLICE": {
                "value": "4"
              },
              "M43_HAS_REGSLICE": {
                "value": "4"
              },
              "M44_HAS_REGSLICE": {
                "value": "4"
              },
              "M45_HAS_REGSLICE": {
                "value": "4"
              },
              "M46_HAS_REGSLICE": {
                "value": "4"
              },
              "M47_HAS_REGSLICE": {
                "value": "4"
              },
              "M48_HAS_REGSLICE": {
                "value": "4"
              },
              "M49_HAS_REGSLICE": {
                "value": "4"
              },
              "M50_HAS_REGSLICE": {
                "value": "4"
              },
              "M51_HAS_REGSLICE": {
                "value": "4"
              },
              "M52_HAS_REGSLICE": {
                "value": "4"
              },
              "M53_HAS_REGSLICE": {
                "value": "4"
              },
              "M54_HAS_REGSLICE": {
                "value": "4"
              },
              "M55_HAS_REGSLICE": {
                "value": "4"
              },
              "M56_HAS_REGSLICE": {
                "value": "4"
              },
              "M57_HAS_REGSLICE": {
                "value": "4"
              },
              "M58_HAS_REGSLICE": {
                "value": "4"
              },
              "M59_HAS_REGSLICE": {
                "value": "4"
              },
              "M60_HAS_REGSLICE": {
                "value": "4"
              },
              "M61_HAS_REGSLICE": {
                "value": "4"
              },
              "M62_HAS_REGSLICE": {
                "value": "4"
              },
              "M63_HAS_REGSLICE": {
                "value": "4"
              },
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "S00_HAS_REGSLICE": {
                "value": "4"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "ulp_xbar_5",
                "xci_path": "ip/ulp_xbar_5/ulp_xbar_5.xci",
                "inst_hier_path": "slr1/interconnect_axilite_user/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "2"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "s00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "ulp_s00_regslice_22",
                    "xci_path": "ip/ulp_s00_regslice_22/ulp_s00_regslice_22.xci",
                    "inst_hier_path": "slr1/interconnect_axilite_user/s00_couplers/s00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "s00_regslice/S_AXI"
                    ]
                  },
                  "s00_regslice_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "s00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "s00_regslice/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "s00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m00_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "ulp_m00_regslice_0",
                    "xci_path": "ip/ulp_m00_regslice_0/ulp_m00_regslice_0.xci",
                    "inst_hier_path": "slr1/interconnect_axilite_user/m00_couplers/m00_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_regslice": {
                    "interface_ports": [
                      "S_AXI",
                      "m00_regslice/S_AXI"
                    ]
                  },
                  "m00_regslice_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m00_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m00_regslice/aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m00_regslice/aresetn"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "m01_regslice": {
                    "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                    "xci_name": "ulp_m01_regslice_0",
                    "xci_path": "ip/ulp_m01_regslice_0/ulp_m01_regslice_0.xci",
                    "inst_hier_path": "slr1/interconnect_axilite_user/m01_couplers/m01_regslice",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "ulp_auto_cc_1",
                    "xci_path": "ip/ulp_auto_cc_1/ulp_auto_cc_1.xci",
                    "inst_hier_path": "slr1/interconnect_axilite_user/m01_couplers/auto_cc",
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_cc_to_m01_regslice": {
                    "interface_ports": [
                      "m01_regslice/S_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "m01_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "m01_regslice_to_m01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "m01_regslice/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "m01_regslice/aclk",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "m01_regslice/aresetn",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "interconnect_axilite_user_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_interconnect_axilite_user": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "interconnect_axilite_user_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK"
                ]
              },
              "interconnect_axilite_user_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN"
                ]
              }
            },
            "pfm_attributes": {
              "AXI_PORT": "M01_AXI {memport \"M_AXI_GP\"} M02_AXI {memport \"M_AXI_GP\"} M03_AXI {memport \"M_AXI_GP\"} M04_AXI {memport \"M_AXI_GP\"} M05_AXI {memport \"M_AXI_GP\"} M06_AXI {memport \"M_AXI_GP\"} M07_AXI {memport \"M_AXI_GP\"} M08_AXI {memport \"M_AXI_GP\"} M09_AXI {memport \"M_AXI_GP\"} M10_AXI {memport \"M_AXI_GP\"} M11_AXI {memport \"M_AXI_GP\"} M12_AXI {memport \"M_AXI_GP\"} M13_AXI {memport \"M_AXI_GP\"} M14_AXI {memport \"M_AXI_GP\"} M15_AXI {memport \"M_AXI_GP\"} M16_AXI {memport \"M_AXI_GP\"} M17_AXI {memport \"M_AXI_GP\"} M18_AXI {memport \"M_AXI_GP\"} M19_AXI {memport \"M_AXI_GP\"} M20_AXI {memport \"M_AXI_GP\"} M21_AXI {memport \"M_AXI_GP\"} M22_AXI {memport \"M_AXI_GP\"} M23_AXI {memport \"M_AXI_GP\"} M24_AXI {memport \"M_AXI_GP\"} M25_AXI {memport \"M_AXI_GP\"} M26_AXI {memport \"M_AXI_GP\"} M27_AXI {memport \"M_AXI_GP\"} M28_AXI {memport \"M_AXI_GP\"} M29_AXI {memport \"M_AXI_GP\"} M30_AXI {memport \"M_AXI_GP\"} M31_AXI {memport \"M_AXI_GP\"} M32_AXI {memport \"M_AXI_GP\"} M33_AXI {memport \"M_AXI_GP\"} M34_AXI {memport \"M_AXI_GP\"} M35_AXI {memport \"M_AXI_GP\"} M36_AXI {memport \"M_AXI_GP\"} M37_AXI {memport \"M_AXI_GP\"} M38_AXI {memport \"M_AXI_GP\"} M39_AXI {memport \"M_AXI_GP\"} M40_AXI {memport \"M_AXI_GP\"} M41_AXI {memport \"M_AXI_GP\"} M42_AXI {memport \"M_AXI_GP\"} M43_AXI {memport \"M_AXI_GP\"} M44_AXI {memport \"M_AXI_GP\"} M45_AXI {memport \"M_AXI_GP\"} M46_AXI {memport \"M_AXI_GP\"} M47_AXI {memport \"M_AXI_GP\"} M48_AXI {memport \"M_AXI_GP\"} M49_AXI {memport \"M_AXI_GP\"} M50_AXI {memport \"M_AXI_GP\"} M51_AXI {memport \"M_AXI_GP\"} M52_AXI {memport \"M_AXI_GP\"} M53_AXI {memport \"M_AXI_GP\"} M54_AXI {memport \"M_AXI_GP\"} M55_AXI {memport \"M_AXI_GP\"} M56_AXI {memport \"M_AXI_GP\"} M57_AXI {memport \"M_AXI_GP\"} M58_AXI {memport \"M_AXI_GP\"} M59_AXI {memport \"M_AXI_GP\"} M60_AXI {memport \"M_AXI_GP\"} M61_AXI {memport \"M_AXI_GP\"} M62_AXI {memport \"M_AXI_GP\"}"
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M01_AXI",
              "interconnect_axilite_user/M01_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M01_AXI1",
              "axi_interconnect_0/M01_AXI"
            ]
          },
          "axi_cdc_data_static1_M_AXI": {
            "interface_ports": [
              "axi_cdc_data_static_M_AXI1",
              "axi_cdc_data_static1/M_AXI"
            ]
          },
          "axi_cdc_data_static_M_AXI": {
            "interface_ports": [
              "axi_cdc_data_static_M_AXI",
              "axi_cdc_data_static/M_AXI"
            ]
          },
          "axi_interconnect_0_M00_AXI": {
            "interface_ports": [
              "axi_interconnect_0/M00_AXI",
              "regslice_control_mgntpf/S_AXI"
            ]
          },
          "axi_vip_ctrl_mgntpf_M_AXI1": {
            "interface_ports": [
              "axi_interconnect_0/S00_AXI",
              "axi_vip_ctrl_mgntpf/M_AXI"
            ]
          },
          "axi_vip_ctrl_userpf_M_AXI": {
            "interface_ports": [
              "axi_vip_ctrl_userpf/M_AXI",
              "regslice_control_userpf/S_AXI"
            ]
          },
          "axi_vip_data_static1_M_AXI": {
            "interface_ports": [
              "axi_vip_data_static1/M_AXI",
              "regslice_data_static1/S_AXI"
            ]
          },
          "axi_vip_data_static_M_AXI": {
            "interface_ports": [
              "axi_vip_data_static/M_AXI",
              "regslice_data_static/S_AXI"
            ]
          },
          "interconnect_axilite_user_M00_AXI": {
            "interface_ports": [
              "axi_gpio_null/S_AXI",
              "interconnect_axilite_user/M00_AXI"
            ]
          },
          "regslice_control_M_AXI_slr1_1": {
            "interface_ports": [
              "regslice_control_M_AXI_slr1",
              "axi_vip_ctrl_mgntpf/S_AXI"
            ]
          },
          "regslice_control_mgntpf_M_AXI": {
            "interface_ports": [
              "axi_vip_ctrl_mgntpf_M_AXI",
              "regslice_control_mgntpf/M_AXI"
            ]
          },
          "regslice_control_periph_M_AXI_slr1_1": {
            "interface_ports": [
              "regslice_control_periph_M_AXI_slr1",
              "freq_counter_0/axil"
            ]
          },
          "regslice_control_userpf_M_AXI": {
            "interface_ports": [
              "interconnect_axilite_user/S00_AXI",
              "regslice_control_userpf/M_AXI"
            ]
          },
          "regslice_control_userpf_M_AXI_slr1_1": {
            "interface_ports": [
              "regslice_control_userpf_M_AXI_slr1",
              "axi_vip_ctrl_userpf/S_AXI"
            ]
          },
          "regslice_data_static1_M_AXI": {
            "interface_ports": [
              "axi_cdc_data_static1/S_AXI",
              "regslice_data_static1/M_AXI"
            ]
          },
          "regslice_data_static_M_AXI1": {
            "interface_ports": [
              "axi_cdc_data_static/S_AXI",
              "regslice_data_static/M_AXI"
            ]
          },
          "regslice_data_static_M_AXI_slr1_1": {
            "interface_ports": [
              "regslice_data_static_M_AXI_slr1",
              "axi_vip_data_static/S_AXI"
            ]
          },
          "regslice_data_static_M_AXI_slr2_1": {
            "interface_ports": [
              "regslice_data_static_M_AXI_slr2",
              "axi_vip_data_static1/S_AXI"
            ]
          }
        },
        "nets": {
          "ARESETN_1": {
            "ports": [
              "reset_controllers/psreset_gate_pr_control_interconnect_aresetn",
              "psreset_gate_pr_control_interconnect_aresetn",
              "axi_vip_ctrl_mgntpf/aresetn",
              "freq_counter_0/reset_n",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/M01_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "regslice_control_mgntpf/aclk",
              "reset_controllers/c0_ddr4_ui_clk",
              "axi_interconnect_0/M00_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "regslice_control_mgntpf/aresetn",
              "axi_interconnect_0/M00_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "blp_s_aclk_kernel_ref_clk_00",
              "interconnect_axilite_user/M01_ACLK"
            ]
          },
          "aclk_0_1": {
            "ports": [
              "dma_pcie_axi_aclk",
              "axi_cdc_data_static/s_axi_aclk",
              "axi_cdc_data_static1/s_axi_aclk",
              "axi_gpio_null/s_axi_aclk",
              "axi_vip_ctrl_userpf/aclk",
              "axi_vip_data_static/aclk",
              "axi_vip_data_static1/aclk",
              "regslice_control_userpf/aclk",
              "regslice_data_static/aclk",
              "regslice_data_static1/aclk",
              "reset_controllers/dma_pcie_axi_aclk",
              "interconnect_axilite_user/ACLK",
              "interconnect_axilite_user/S00_ACLK",
              "interconnect_axilite_user/M00_ACLK"
            ]
          },
          "aux_reset_in_1": {
            "ports": [
              "aux_reset_in",
              "reset_controllers/aux_reset_in"
            ]
          },
          "clkwiz_kernel2_clk_out1_1": {
            "ports": [
              "clkwiz_kernel2_clk_out1",
              "freq_counter_0/test_clk1",
              "reset_controllers/clkwiz_kernel2_clk_out1"
            ]
          },
          "clkwiz_kernel2_locked_1": {
            "ports": [
              "clkwiz_kernel2_locked_slr1",
              "reset_controllers/clkwiz_kernel2_locked_slr1"
            ]
          },
          "clkwiz_kernel_clk_out1_1": {
            "ports": [
              "clkwiz_kernel_clk_out1",
              "axi_cdc_data_static/m_axi_aclk",
              "axi_cdc_data_static1/m_axi_aclk",
              "freq_counter_0/test_clk0",
              "reset_controllers/clkwiz_kernel_clk_out1"
            ]
          },
          "clkwiz_kernel_locked_1": {
            "ports": [
              "clkwiz_kernel_locked_slr1",
              "reset_controllers/clkwiz_kernel_locked_slr1"
            ]
          },
          "clkwiz_sysclks_locked_1": {
            "ports": [
              "clkwiz_sysclks_locked_slr1",
              "reset_controllers/clkwiz_sysclks_locked_slr1"
            ]
          },
          "dcm_locked_0_1": {
            "ports": [
              "pcie_user_lnk_up_slr1",
              "reset_controllers/pcie_user_lnk_up_slr1"
            ]
          },
          "iob_static_perst_n_out_1": {
            "ports": [
              "iob_static_perst_n_out",
              "reset_controllers/iob_static_perst_n_out"
            ]
          },
          "reset_controllers_interconnect_aresetn": {
            "ports": [
              "reset_controllers/psreset_gate_pr_data_interconnect_aresetn",
              "psreset_gate_pr_data_interconnect_aresetn",
              "axi_cdc_data_static/s_axi_aresetn",
              "axi_cdc_data_static1/s_axi_aresetn",
              "axi_gpio_null/s_axi_aresetn",
              "axi_vip_ctrl_userpf/aresetn",
              "axi_vip_data_static/aresetn",
              "axi_vip_data_static1/aresetn",
              "regslice_control_userpf/aresetn",
              "regslice_data_static/aresetn",
              "regslice_data_static1/aresetn",
              "interconnect_axilite_user/ARESETN",
              "interconnect_axilite_user/S00_ARESETN",
              "interconnect_axilite_user/M00_ARESETN"
            ]
          },
          "reset_controllers_interconnect_aresetn1": {
            "ports": [
              "reset_controllers/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "reset_controllers_logic_reset_op_Res": {
            "ports": [
              "reset_controllers/logic_reset_op_Res",
              "logic_reset_op_Res"
            ]
          },
          "reset_controllers_peripheral_aresetn": {
            "ports": [
              "reset_controllers/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "reset_controllers_psreset_gate_pr_kernel_interconnect_aresetn": {
            "ports": [
              "reset_controllers/psreset_gate_pr_kernel_interconnect_aresetn",
              "psreset_gate_pr_kernel_interconnect_aresetn",
              "axi_cdc_data_static/m_axi_aresetn",
              "axi_cdc_data_static1/m_axi_aresetn",
              "interconnect_axilite_user/M01_ARESETN"
            ]
          },
          "slice_reset_kernel_pr_Dout_1": {
            "ports": [
              "slice_reset_kernel_pr_Dout_slr1",
              "reset_controllers/slice_reset_kernel_pr_Dout_slr1"
            ]
          },
          "slowest_sync_clk_1": {
            "ports": [
              "clkwiz_sysclks_clk_out2",
              "axi_vip_ctrl_mgntpf/aclk",
              "freq_counter_0/clk",
              "reset_controllers/clkwiz_sysclks_clk_out2",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/M01_ACLK"
            ]
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_axi_interconnect_0_0/ulp_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "ulp_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_DATA_FIFO": {
            "value": "2"
          },
          "S01_HAS_REGSLICE": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "ulp_xbar_4",
            "xci_path": "ip/ulp_xbar_4/ulp_xbar_4.xci",
            "inst_hier_path": "axi_interconnect_0/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s00_regslice_19",
                "xci_path": "ip/ulp_s00_regslice_19/ulp_s00_regslice_19.xci",
                "inst_hier_path": "axi_interconnect_0/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s01_regslice_1",
                "xci_path": "ip/ulp_s01_regslice_1/ulp_s01_regslice_1.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/s01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us_cc_df": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "ulp_auto_us_cc_df_0",
                "xci_path": "ip/ulp_auto_us_cc_df_0/ulp_auto_us_cc_df_0.xci",
                "inst_hier_path": "axi_interconnect_0/s01_couplers/auto_us_cc_df",
                "parameters": {
                  "FIFO_MODE": {
                    "value": "2"
                  },
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_us_cc_df_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us_cc_df/M_AXI"
                ]
              },
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_auto_us_cc_df": {
                "interface_ports": [
                  "s01_regslice/M_AXI",
                  "auto_us_cc_df/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_us_cc_df/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_us_cc_df/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk",
                  "auto_us_cc_df/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn",
                  "auto_us_cc_df/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S01_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S02_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S03_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S04_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S05_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S06_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S07_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S08_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S09_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S10_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S11_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S12_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S13_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S14_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"} S15_AXI {memport \"S_AXI_HP\" sptag \"bank0\" memory \"ddrmem_1 C0_DDR4_ADDRESS_BLOCK\"}"
        }
      },
      "axi_interconnect_0_p": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_axi_interconnect_0_p_0/ulp_axi_interconnect_0_p_0.xci",
        "inst_hier_path": "axi_interconnect_0_p",
        "xci_name": "ulp_axi_interconnect_0_p_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s00_regslice_20",
                "xci_path": "ip/ulp_s00_regslice_20/ulp_s00_regslice_20.xci",
                "inst_hier_path": "axi_interconnect_0_p/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_p_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0_p": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_p_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_p_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        },
        "pfm_attributes": {
          "AXI_PORT": "S01_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S02_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S03_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S04_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S05_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S06_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S07_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S08_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S09_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S10_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S11_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S12_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S13_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S14_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"} S15_AXI {memport \"S_AXI_HP\" sptag \"plram\" memory \"axi_bram_ctrl_0 Mem0\"}"
        }
      },
      "axi_interconnect_1": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/ulp_axi_interconnect_1_0/ulp_axi_interconnect_1_0.xci",
        "inst_hier_path": "axi_interconnect_1",
        "xci_name": "ulp_axi_interconnect_1_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "4"
          },
          "S00_HAS_REGSLICE": {
            "value": "4"
          },
          "S01_HAS_REGSLICE": {
            "value": "4"
          },
          "S02_HAS_REGSLICE": {
            "value": "4"
          },
          "S03_HAS_REGSLICE": {
            "value": "4"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S03_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S03_ARESETN"
              }
            }
          },
          "S03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "ulp_xbar_2",
            "xci_path": "ip/ulp_xbar_2/ulp_xbar_2.xci",
            "inst_hier_path": "axi_interconnect_1/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "4"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S01_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S02_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              },
              "S03_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s00_regslice_21",
                "xci_path": "ip/ulp_s00_regslice_21/ulp_s00_regslice_21.xci",
                "inst_hier_path": "axi_interconnect_1/s00_couplers/s00_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s00_regslice/S_AXI"
                ]
              },
              "s00_regslice_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s00_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s00_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s00_regslice/aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s01_regslice_2",
                "xci_path": "ip/ulp_s01_regslice_2/ulp_s01_regslice_2.xci",
                "inst_hier_path": "axi_interconnect_1/s01_couplers/s01_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s01_regslice/S_AXI"
                ]
              },
              "s01_regslice_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s01_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s01_regslice/aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s02_regslice_0",
                "xci_path": "ip/ulp_s02_regslice_0/ulp_s02_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_1/s02_couplers/s02_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_s02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s02_regslice/S_AXI"
                ]
              },
              "s02_regslice_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "s02_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s02_regslice/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s02_regslice/aresetn"
                ]
              }
            }
          },
          "s03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_s03_regslice_0",
                "xci_path": "ip/ulp_s03_regslice_0/ulp_s03_regslice_0.xci",
                "inst_hier_path": "axi_interconnect_1/s03_couplers/s03_regslice",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "ulp_auto_us_0",
                "xci_path": "ip/ulp_auto_us_0/ulp_auto_us_0.xci",
                "inst_hier_path": "axi_interconnect_1/s03_couplers/auto_us",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              },
              "auto_rs_w": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "ulp_auto_rs_w_0",
                "xci_path": "ip/ulp_auto_rs_w_0/ulp_auto_rs_w_0.xci",
                "inst_hier_path": "axi_interconnect_1/s03_couplers/auto_rs_w",
                "parameters": {
                  "REG_AR": {
                    "value": "0"
                  },
                  "REG_AW": {
                    "value": "0"
                  },
                  "REG_B": {
                    "value": "0"
                  },
                  "REG_R": {
                    "value": "0"
                  },
                  "REG_W": {
                    "value": "1"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_rs_w_to_s03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_rs_w/M_AXI"
                ]
              },
              "auto_us_to_auto_rs_w": {
                "interface_ports": [
                  "auto_us/M_AXI",
                  "auto_rs_w/S_AXI"
                ]
              },
              "s03_couplers_to_s03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "s03_regslice/S_AXI"
                ]
              },
              "s03_regslice_to_auto_us": {
                "interface_ports": [
                  "s03_regslice/M_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "s03_regslice/aclk",
                  "auto_us/s_axi_aclk",
                  "auto_rs_w/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "s03_regslice/aresetn",
                  "auto_us/s_axi_aresetn",
                  "auto_rs_w/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "ulp_auto_cc_2",
                "xci_path": "ip/ulp_auto_cc_2/ulp_auto_cc_2.xci",
                "inst_hier_path": "axi_interconnect_1/m00_couplers/auto_cc",
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s03_mmu": {
            "vlnv": "xilinx.com:ip:axi_mmu:2.1",
            "xci_name": "ulp_s03_mmu_0",
            "xci_path": "ip/ulp_s03_mmu_0/ulp_s03_mmu_0.xci",
            "inst_hier_path": "axi_interconnect_1/s03_mmu",
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S03_AXI_1": {
            "interface_ports": [
              "S03_AXI",
              "s03_mmu/S_AXI"
            ]
          },
          "axi_interconnect_1_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "axi_interconnect_1_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_interconnect_1_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect_1": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "s03_couplers_to_xbar": {
            "interface_ports": [
              "s03_couplers/M_AXI",
              "xbar/S03_AXI"
            ]
          },
          "s03_mmu_M_AXI": {
            "interface_ports": [
              "s03_mmu/M_AXI",
              "s03_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "S03_ACLK_1": {
            "ports": [
              "S03_ACLK",
              "s03_couplers/S_ACLK",
              "s03_mmu/aclk"
            ]
          },
          "S03_ARESETN_1": {
            "ports": [
              "S03_ARESETN",
              "s03_couplers/S_ARESETN",
              "s03_mmu/aresetn"
            ]
          },
          "axi_interconnect_1_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "s03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_1_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "s03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "ulp_axi_bram_ctrl_0_0",
        "xci_path": "ip/ulp_axi_bram_ctrl_0_0/ulp_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          }
        }
      },
      "ddr1_clk_bufg": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "ulp_ddr1_clk_bufg_0",
        "xci_path": "ip/ulp_ddr1_clk_bufg_0/ulp_ddr1_clk_bufg_0.xci",
        "inst_hier_path": "ddr1_clk_bufg",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "BUFG"
          }
        }
      },
      "ddr1_clk_ibufds": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "ulp_ddr1_clk_ibufds_0",
        "xci_path": "ip/ulp_ddr1_clk_ibufds_0/ulp_ddr1_clk_ibufds_0.xci",
        "inst_hier_path": "ddr1_clk_ibufds"
      },
      "krnl_ro_rtl_1": {
        "vlnv": "xilinx.com:RTLKernel:krnl_ro_rtl_int:1.0",
        "xci_name": "ulp_krnl_ro_rtl_1_0",
        "xci_path": "ip/ulp_krnl_ro_rtl_1_0/ulp_krnl_ro_rtl_1_0.xci",
        "inst_hier_path": "krnl_ro_rtl_1",
        "interface_ports": {
          "m_axi_gmem": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "m_axi_gmem",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "m_axi_gmem": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0",
        "xci_path": "ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0.xci",
        "inst_hier_path": "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      },
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0",
        "xci_path": "ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_0.xci",
        "inst_hier_path": "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "32"
          }
        }
      },
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0",
        "xci_path": "ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_0.xci",
        "inst_hier_path": "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1",
        "parameters": {
          "NUM_PORTS": {
            "value": "32"
          }
        }
      },
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0",
        "xci_path": "ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_0.xci",
        "inst_hier_path": "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2",
        "parameters": {
          "NUM_PORTS": {
            "value": "32"
          }
        }
      },
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0",
        "xci_path": "ip/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0/ulp_ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_0.xci",
        "inst_hier_path": "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3",
        "parameters": {
          "NUM_PORTS": {
            "value": "32"
          }
        }
      },
      "irq_const_tieoff": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "ulp_irq_const_tieoff_0",
        "xci_path": "ip/ulp_irq_const_tieoff_0/ulp_irq_const_tieoff_0.xci",
        "inst_hier_path": "irq_const_tieoff",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "BLP_S_AXI_CTRL_USER_00_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_USER_00",
          "ii_level0_wire/BLP_S_AXI_CTRL_USER_00"
        ]
      },
      "BLP_S_AXI_CTRL_USER_01_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_USER_01",
          "ii_level0_wire/BLP_S_AXI_CTRL_USER_01"
        ]
      },
      "BLP_S_AXI_CTRL_USER_02_1": {
        "interface_ports": [
          "BLP_S_AXI_CTRL_USER_02",
          "ii_level0_wire/BLP_S_AXI_CTRL_USER_02"
        ]
      },
      "BLP_S_AXI_DATA_H2C_00_1": {
        "interface_ports": [
          "BLP_S_AXI_DATA_H2C_00",
          "ii_level0_wire/BLP_S_AXI_DATA_H2C_00"
        ]
      },
      "BLP_S_AXI_DATA_H2C_01_1": {
        "interface_ports": [
          "BLP_S_AXI_DATA_H2C_01",
          "ii_level0_wire/BLP_S_AXI_DATA_H2C_01"
        ]
      },
      "BLP_S_AXI_DATA_H2C_02_1": {
        "interface_ports": [
          "BLP_S_AXI_DATA_H2C_02",
          "ii_level0_wire/BLP_S_AXI_DATA_H2C_02"
        ]
      },
      "BLP_S_AXI_DATA_H2C_03_1": {
        "interface_ports": [
          "BLP_S_AXI_DATA_H2C_03",
          "ii_level0_wire/BLP_S_AXI_DATA_H2C_03"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTA",
          "axi_bram_ctrl_0_bram/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTB": {
        "interface_ports": [
          "axi_bram_ctrl_0/BRAM_PORTB",
          "axi_bram_ctrl_0_bram/BRAM_PORTB"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "axi_interconnect_1/S00_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI_P": {
        "interface_ports": [
          "axi_interconnect_0_p/M00_AXI",
          "axi_interconnect_1/S02_AXI"
        ]
      },
      "axi_interconnect_1_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M00_AXI",
          "ddrmem_1/C0_DDR4_S_AXI"
        ]
      },
      "axi_interconnect_1_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_1/M01_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_protocol_convert_0_M_AXI": {
        "interface_ports": [
          "user_debug_bridge/S_AXI",
          "axi_protocol_convert_0/M_AXI"
        ]
      },
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "axi_vip_0/M_AXI"
        ]
      },
      "axi_vip_0_M_AXI_P": {
        "interface_ports": [
          "axi_interconnect_0_p/S00_AXI",
          "axi_vip_0_p/M_AXI"
        ]
      },
      "ddrmem_1_C0_DDR4": {
        "interface_ports": [
          "io_ddr_00",
          "ddrmem_1/C0_DDR4"
        ]
      },
      "ii_level0_wire_ULP_M_AXI_CTRL_USER_00": {
        "interface_ports": [
          "ii_level0_wire/ULP_M_AXI_CTRL_USER_00",
          "slr1/regslice_control_M_AXI_slr1"
        ]
      },
      "ii_level0_wire_ULP_M_AXI_CTRL_USER_01": {
        "interface_ports": [
          "ii_level0_wire/ULP_M_AXI_CTRL_USER_01",
          "slr1/regslice_control_periph_M_AXI_slr1"
        ]
      },
      "ii_level0_wire_ULP_M_AXI_CTRL_USER_02": {
        "interface_ports": [
          "ii_level0_wire/ULP_M_AXI_CTRL_USER_02",
          "slr1/regslice_control_userpf_M_AXI_slr1"
        ]
      },
      "ii_level0_wire_ULP_M_AXI_DATA_H2C_00": {
        "interface_ports": [
          "ii_level0_wire/ULP_M_AXI_DATA_H2C_00",
          "slr1/regslice_data_static_M_AXI_slr1"
        ]
      },
      "ii_level0_wire_ULP_M_AXI_DATA_H2C_01": {
        "interface_ports": [
          "ii_level0_wire/ULP_M_AXI_DATA_H2C_01",
          "regslice_periph_null/S_AXI"
        ]
      },
      "ii_level0_wire_ULP_M_AXI_DATA_H2C_02": {
        "interface_ports": [
          "axi_protocol_convert_0/S_AXI",
          "ii_level0_wire/ULP_M_AXI_DATA_H2C_02"
        ]
      },
      "ii_level0_wire_ULP_M_AXI_DATA_H2C_03": {
        "interface_ports": [
          "ii_level0_wire/ULP_M_AXI_DATA_H2C_03",
          "slr1/regslice_data_static_M_AXI_slr2"
        ]
      },
      "io_clk_ddr_00_1": {
        "interface_ports": [
          "io_clk_ddr_00",
          "ddr1_clk_ibufds/CLK_IN_D"
        ]
      },
      "krnl_ro_rtl_1_m_axi_gmem": {
        "interface_ports": [
          "krnl_ro_rtl_1/m_axi_gmem",
          "axi_interconnect_0/S01_AXI"
        ]
      },
      "slr1_M01_AXI": {
        "interface_ports": [
          "krnl_ro_rtl_1/s_axi_control",
          "slr1/M01_AXI"
        ]
      },
      "slr1_M01_AXI1": {
        "interface_ports": [
          "fpga_dna_module_0/s_axi_lite",
          "slr1/M01_AXI1"
        ]
      },
      "slr1_axi_cdc_data_static_M_AXI": {
        "interface_ports": [
          "axi_interconnect_1/S01_AXI",
          "slr1/axi_cdc_data_static_M_AXI"
        ]
      },
      "slr1_axi_cdc_data_static_M_AXI1": {
        "interface_ports": [
          "axi_interconnect_1/S03_AXI",
          "slr1/axi_cdc_data_static_M_AXI1"
        ]
      },
      "slr1_axi_vip_ctrl_mgntpf_M_AXI": {
        "interface_ports": [
          "ddrmem_1/C0_DDR4_S_AXI_CTRL",
          "slr1/axi_vip_ctrl_mgntpf_M_AXI"
        ]
      },
      "user_debug_bridge_m0_bscan": {
        "interface_ports": [
          "debug_bridge_xsdbm/S_BSCAN",
          "user_debug_bridge/m0_bscan"
        ]
      }
    },
    "nets": {
      "M00_ACLK_1": {
        "ports": [
          "ddrmem_1/c0_ddr4_ui_clk",
          "psreset_ddrmem_n_1/slowest_sync_clk",
          "slr1/M00_ACLK",
          "axi_interconnect_1/M00_ACLK"
        ]
      },
      "aux_reset_in_1": {
        "ports": [
          "ddrmem_1/c0_init_calib_complete",
          "ii_level0_wire/ulp_s_data_memory_calib_complete_00",
          "slr1/aux_reset_in"
        ]
      },
      "blp_s_aclk_ctrl_00_1": {
        "ports": [
          "blp_s_aclk_ctrl_00",
          "ii_level0_wire/blp_s_aclk_ctrl_00"
        ]
      },
      "blp_s_aclk_kernel2_ref_clk_00_1": {
        "ports": [
          "blp_s_aclk_kernel2_ref_clk_00",
          "ii_level0_wire/blp_s_aclk_kernel2_ref_clk_00"
        ]
      },
      "blp_s_aclk_kernel_ref_clk_00_1": {
        "ports": [
          "blp_s_aclk_kernel_ref_clk_00",
          "ii_level0_wire/blp_s_aclk_kernel_ref_clk_00",
          "slr1/blp_s_aclk_kernel_ref_clk_00",
          "axi_interconnect_0/S01_ACLK",
          "krnl_ro_rtl_1/ap_clk"
        ]
      },
      "blp_s_aclk_pcie_00_1": {
        "ports": [
          "blp_s_aclk_pcie_00",
          "ii_level0_wire/blp_s_aclk_pcie_00"
        ]
      },
      "blp_s_aresetn_ctrl_00_1": {
        "ports": [
          "blp_s_aresetn_ctrl_00",
          "ii_level0_wire/blp_s_aresetn_ctrl_00"
        ]
      },
      "blp_s_aresetn_kernel_ref_clk_00_1": {
        "ports": [
          "blp_s_aresetn_kernel_ref_clk_00",
          "ii_level0_wire/blp_s_aresetn_kernel_ref_clk_00"
        ]
      },
      "blp_s_aresetn_pcie_00_1": {
        "ports": [
          "blp_s_aresetn_pcie_00",
          "ii_level0_wire/blp_s_aresetn_pcie_00"
        ]
      },
      "blp_s_data_clkwiz_kernel_clk_out1_locked_00_1": {
        "ports": [
          "blp_s_data_clkwiz_kernel_clk_out1_locked_00",
          "ii_level0_wire/blp_s_data_clkwiz_kernel_clk_out1_locked_00"
        ]
      },
      "blp_s_data_dout_dna_00_1": {
        "ports": [
          "blp_s_data_dout_dna_00",
          "ii_level0_wire/blp_s_data_dout_dna_00"
        ]
      },
      "blp_s_data_perstn_out_00_1": {
        "ports": [
          "blp_s_data_perstn_out_00",
          "ii_level0_wire/blp_s_data_perstn_out_00"
        ]
      },
      "blp_s_data_slice_pr_reset_to_ulp_00_1": {
        "ports": [
          "blp_s_data_slice_pr_reset_to_ulp_00",
          "ii_level0_wire/blp_s_data_slice_pr_reset_to_ulp_00"
        ]
      },
      "clkwiz_kernel_clk_out1_1": {
        "ports": [
          "ii_level0_wire/ulp_m_aclk_kernel_ref_clk_00",
          "axi_vip_0/aclk",
          "axi_vip_0_p/aclk",
          "slr1/clkwiz_kernel_clk_out1",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0_p/ACLK",
          "axi_interconnect_0_p/S00_ACLK",
          "axi_interconnect_0_p/M00_ACLK",
          "axi_interconnect_1/ACLK",
          "axi_interconnect_1/S00_ACLK",
          "axi_interconnect_1/M01_ACLK",
          "axi_interconnect_1/S01_ACLK",
          "axi_interconnect_1/S02_ACLK",
          "axi_interconnect_1/S03_ACLK",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "clkwiz_sysclks_clk_out2_1": {
        "ports": [
          "ii_level0_wire/ulp_m_aclk_ctrl_00",
          "axi_protocol_convert_0/aclk",
          "debug_bridge_xsdbm/clk",
          "slr1/clkwiz_sysclks_clk_out2",
          "user_debug_bridge/s_axi_aclk",
          "fpga_dna_module_0/s_axi_lite_aclk"
        ]
      },
      "ddr1_clk_bufg_BUFG_O": {
        "ports": [
          "ddr1_clk_bufg/BUFG_O",
          "ddrmem_1/c0_sys_clk_i"
        ]
      },
      "ddr1_clk_ibufds_IBUF_OUT": {
        "ports": [
          "ddr1_clk_ibufds/IBUF_OUT",
          "ddr1_clk_bufg/BUFG_I"
        ]
      },
      "ddrmem_1_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddrmem_1/c0_ddr4_ui_clk_sync_rst",
          "psreset_ddrmem_n_1/ext_reset_in"
        ]
      },
      "ii_level0_wire_blp_m_data_dna_from_ulp_00": {
        "ports": [
          "ii_level0_wire/blp_m_data_dna_from_ulp_00",
          "blp_m_data_dna_from_ulp_00"
        ]
      },
      "ii_level0_wire_blp_m_data_memory_calib_complete_00": {
        "ports": [
          "ii_level0_wire/blp_m_data_memory_calib_complete_00",
          "blp_m_data_memory_calib_complete_00"
        ]
      },
      "ii_level0_wire_blp_m_irq_cu_00": {
        "ports": [
          "ii_level0_wire/blp_m_irq_cu_00",
          "blp_m_irq_cu_00"
        ]
      },
      "ii_level0_wire_ulp_m_aclk_kernel2_ref_clk_00": {
        "ports": [
          "ii_level0_wire/ulp_m_aclk_kernel2_ref_clk_00",
          "slr1/clkwiz_kernel2_clk_out1"
        ]
      },
      "ii_level0_wire_ulp_m_aclk_pcie_00": {
        "ports": [
          "ii_level0_wire/ulp_m_aclk_pcie_00",
          "regslice_periph_null/aclk",
          "slr1/dma_pcie_axi_aclk"
        ]
      },
      "ii_level0_wire_ulp_m_aresetn_ctrl_00": {
        "ports": [
          "ii_level0_wire/ulp_m_aresetn_ctrl_00",
          "axi_protocol_convert_0/aresetn",
          "user_debug_bridge/s_axi_aresetn"
        ]
      },
      "ii_level0_wire_ulp_m_data_clkwiz_kernel2_clk_out1_locked_00": {
        "ports": [
          "xlslice_3/Dout",
          "slr1/clkwiz_kernel2_locked_slr1"
        ]
      },
      "ii_level0_wire_ulp_m_data_clkwiz_kernel_clk_out1_locked_00": {
        "ports": [
          "ii_level0_wire/ulp_m_data_clkwiz_kernel_clk_out1_locked_00",
          "slr1/clkwiz_kernel_locked_slr1"
        ]
      },
      "ii_level0_wire_ulp_m_data_clkwiz_sysclks_clk_out2_locked_00": {
        "ports": [
          "xlslice_1/Dout",
          "slr1/clkwiz_sysclks_locked_slr1"
        ]
      },
      "ii_level0_wire_ulp_m_data_pcie_user_link_up_00": {
        "ports": [
          "xlslice_2/Dout",
          "slr1/pcie_user_lnk_up_slr1"
        ]
      },
      "ii_level0_wire_ulp_m_data_perstn_out_00": {
        "ports": [
          "ii_level0_wire/ulp_m_data_perstn_out_00",
          "xlslice_2/Din",
          "xlslice_3/Din",
          "xlslice_4/Din"
        ]
      },
      "ii_level0_wire_ulp_m_data_slice_pr_reset_to_ulp_00": {
        "ports": [
          "ii_level0_wire/ulp_m_data_slice_pr_reset_to_ulp_00",
          "xlslice_0/Din",
          "xlslice_1/Din"
        ]
      },
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0_dout": {
        "ports": [
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/dout",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/In0"
        ]
      },
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1_dout": {
        "ports": [
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/dout",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/In1"
        ]
      },
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2_dout": {
        "ports": [
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/dout",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/In2"
        ]
      },
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3_dout": {
        "ports": [
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/dout",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/In3"
        ]
      },
      "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_dout": {
        "ports": [
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat/dout",
          "ii_level0_wire/ulp_s_irq_cu_00"
        ]
      },
      "irq_const_tieoff_dout": {
        "ports": [
          "irq_const_tieoff/dout",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In0",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In2",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In3",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In4",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In5",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In6",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In7",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In8",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In9",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In10",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In11",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In12",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In13",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In14",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In15",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In16",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In17",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In18",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In19",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In20",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In21",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In22",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In23",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In24",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In25",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In26",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In27",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In28",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In29",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In30",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In31",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In0",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In1",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In2",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In3",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In4",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In5",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In6",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In7",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In8",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In9",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In10",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In11",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In12",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In13",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In14",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In15",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In16",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In17",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In18",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In19",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In20",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In21",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In22",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In23",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In24",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In25",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In26",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In27",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In28",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In29",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In30",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_1/In31",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In0",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In1",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In2",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In3",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In4",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In5",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In6",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In7",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In8",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In9",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In10",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In11",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In12",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In13",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In14",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In15",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In16",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In17",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In18",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In19",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In20",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In21",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In22",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In23",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In24",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In25",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In26",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In27",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In28",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In29",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In30",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_2/In31",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In0",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In1",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In2",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In3",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In4",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In5",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In6",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In7",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In8",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In9",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In10",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In11",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In12",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In13",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In14",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In15",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In16",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In17",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In18",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In19",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In20",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In21",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In22",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In23",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In24",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In25",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In26",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In27",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In28",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In29",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In30",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_3/In31"
        ]
      },
      "krnl_ro_rtl_1_interrupt": {
        "ports": [
          "krnl_ro_rtl_1/interrupt",
          "ii_level0_wire_ulp_s_irq_cu_00_1_interrupt_concat_0/In1"
        ]
      },
      "psreset_ddrmem_n_1_interconnect_aresetn": {
        "ports": [
          "psreset_ddrmem_n_1/interconnect_aresetn",
          "ddrmem_1/c0_ddr4_aresetn",
          "slr1/M00_ARESETN"
        ]
      },
      "slr1_interconnect_aresetn": {
        "ports": [
          "slr1/interconnect_aresetn",
          "axi_interconnect_1/M00_ARESETN"
        ]
      },
      "slr1_logic_reset_op_Res": {
        "ports": [
          "slr1/logic_reset_op_Res",
          "ddrmem_1/sys_rst"
        ]
      },
      "slr1_peripheral_aresetn": {
        "ports": [
          "slr1/peripheral_aresetn",
          "krnl_ro_rtl_1/ap_rst_n"
        ]
      },
      "slr1_psreset_gate_pr_control_interconnect_aresetn": {
        "ports": [
          "slr1/psreset_gate_pr_control_interconnect_aresetn",
          "fpga_dna_module_0/s_axi_lite_aresetn"
        ]
      },
      "slr1_psreset_gate_pr_data_interconnect_aresetn": {
        "ports": [
          "slr1/psreset_gate_pr_data_interconnect_aresetn",
          "regslice_periph_null/aresetn"
        ]
      },
      "slr1_psreset_gate_pr_kernel_interconnect_aresetn": {
        "ports": [
          "slr1/psreset_gate_pr_kernel_interconnect_aresetn",
          "axi_vip_0/aresetn",
          "axi_vip_0_p/aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0_p/ARESETN",
          "axi_interconnect_0_p/S00_ARESETN",
          "axi_interconnect_0_p/M00_ARESETN",
          "axi_interconnect_1/ARESETN",
          "axi_interconnect_1/S00_ARESETN",
          "axi_interconnect_1/M01_ARESETN",
          "axi_interconnect_1/S01_ARESETN",
          "axi_interconnect_1/S02_ARESETN",
          "axi_interconnect_1/S03_ARESETN",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_interconnect_0/S01_ARESETN"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "slr1/slice_reset_kernel_pr_Dout_slr1"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "xlslice_4/Dout",
          "slr1/iob_static_perst_n_out"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "BLP_S_AXI_CTRL_USER_00": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_ctrl_user_00/UNKNOWN_SEGMENTS_00",
                "offset": "0x1000000",
                "range": "8M"
              }
            }
          },
          "BLP_S_AXI_CTRL_USER_01": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_ctrl_user_01/UNKNOWN_SEGMENTS_00",
                "offset": "0x0052000",
                "range": "4K"
              }
            }
          },
          "BLP_S_AXI_CTRL_USER_02": {
            "range": "32M",
            "width": "25",
            "segments": {
              "SEG_ii_level0_wire_UNKNOWN_SEGMENTS_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_ctrl_user_02/UNKNOWN_SEGMENTS_00",
                "offset": "0x1800000",
                "range": "4M"
              }
            }
          },
          "BLP_S_AXI_DATA_H2C_00": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ii_level0_wire_DDR4_MEM_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_00/DDR4_MEM_00",
                "offset": "0x4000000000",
                "range": "4G"
              }
            }
          },
          "BLP_S_AXI_DATA_H2C_01": {
            "range": "1T",
            "width": "40",
            "segments": {
              "SEG_ii_level0_wire_PROFILE_MEM_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_01/PROFILE_MEM_00",
                "offset": "0x8000000000",
                "range": "16G"
              }
            }
          },
          "BLP_S_AXI_DATA_H2C_02": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ii_level0_wire_DDR4_MEM_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_02/DDR4_MEM_00",
                "offset": "0x000C0000",
                "range": "64K"
              }
            }
          },
          "BLP_S_AXI_DATA_H2C_03": {
            "range": "512G",
            "width": "39",
            "segments": {
              "SEG_ii_level0_wire_PLRAM_MEM_00": {
                "address_block": "/ii_level0_wire/blp_s_axi_data_h2c_03/PLRAM_MEM_00",
                "offset": "0x4100000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/ii_level0_wire": {
        "address_spaces": {
          "ulp_m_axi_ctrl_user_00": {
            "segments": {
              "SEG_ddrmem_1_C0_REG": {
                "address_block": "/ddrmem_1/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x1000000",
                "range": "1M"
              },
              "SEG_fpga_dna_module_0_reg0": {
                "address_block": "/fpga_dna_module_0/s_axi_lite/reg0",
                "offset": "0x1100000",
                "range": "4K"
              }
            }
          },
          "ulp_m_axi_ctrl_user_01": {
            "segments": {
              "SEG_freq_counter_0_reg0": {
                "address_block": "/slr1/freq_counter_0/axil/reg0",
                "offset": "0x0052000",
                "range": "4K"
              }
            }
          },
          "ulp_m_axi_ctrl_user_02": {
            "segments": {
              "SEG_axi_gpio_null_Reg": {
                "address_block": "/slr1/axi_gpio_null/S_AXI/Reg",
                "offset": "0x1800000",
                "range": "64K"
              },
              "SEG_krnl_ro_rtl_1_reg0": {
                "address_block": "/krnl_ro_rtl_1/s_axi_control/reg0",
                "offset": "0x1810000",
                "range": "64K"
              }
            }
          },
          "ulp_m_axi_data_h2c_00": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x4100000000",
                "range": "32K"
              },
              "SEG_ddrmem_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "4G"
              }
            }
          },
          "ulp_m_axi_data_h2c_02": {
            "segments": {
              "SEG_user_debug_bridge_REG": {
                "address_block": "/user_debug_bridge/S_AXI/REG",
                "offset": "0x000C0000",
                "range": "64K"
              }
            }
          },
          "ulp_m_axi_data_h2c_03": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x4100000000",
                "range": "32K"
              },
              "SEG_ddrmem_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "4G",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      },
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x4100000000",
                "range": "32K"
              },
              "SEG_ddrmem_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/axi_vip_0_p": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x4100000000",
                "range": "32K"
              },
              "SEG_ddrmem_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x4000000000",
                "range": "4G"
              }
            }
          }
        }
      },
      "/krnl_ro_rtl_1": {
        "address_spaces": {
          "m_axi_gmem": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x0000004100000000",
                "range": "32K"
              },
              "SEG_ddrmem_1_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddrmem_1/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000004000000000",
                "range": "4G"
              }
            }
          }
        }
      }
    }
  }
}