verilog xil_defaultlib -i "../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "C:/AMDDesignTools/2025.2/Vivado/data/xilinx_vip/include" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/9a25/hdl" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_5/drivers/conv2d_v1_0/src" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/00fe/hdl/verilog" \
"../../../bd/system/ip/system_processing_system7_0_2/sim/system_processing_system7_0_2.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d_control_s_axi.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_24_2_VITIS_LOOP_25_3.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_35_5.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d_conv2d_Pipeline_VITIS_LOOP_43_6.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d_fadd_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d_flow_control_loop_pipe_sequential_init.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d_fmul_32ns_32ns_32_4_max_dsp_1.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d_gmem0_m_axi.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d_gmem1_m_axi.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d_gmem2_m_axi.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d_linebuf_RAM_1WNR_AUTO_1R1W.v" \
"../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f876/hdl/verilog/conv2d.v" \
"../../../bd/system/ip/system_conv2d_0_5/sim/system_conv2d_0_5.v" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/sim/bd_45a3.v" \

sv xil_defaultlib -i "../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "C:/AMDDesignTools/2025.2/Vivado/data/xilinx_vip/include" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/9a25/hdl" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_5/drivers/conv2d_v1_0/src" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/00fe/hdl/verilog" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/ip/ip_2/sim/bd_45a3_s00mmu_0.sv" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/ip/ip_3/sim/bd_45a3_s00tr_0.sv" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/ip/ip_4/sim/bd_45a3_s00sic_0.sv" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/ip/ip_5/sim/bd_45a3_s00a2s_0.sv" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/ip/ip_6/sim/bd_45a3_sarn_0.sv" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/ip/ip_7/sim/bd_45a3_srn_0.sv" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/ip/ip_8/sim/bd_45a3_sawn_0.sv" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/ip/ip_9/sim/bd_45a3_swn_0.sv" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/ip/ip_10/sim/bd_45a3_sbn_0.sv" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/ip/ip_11/sim/bd_45a3_m00s2a_0.sv" \
"../../../bd/system/ip/system_axi_smc_3/bd_0/ip/ip_12/sim/bd_45a3_m00e_0.sv" \
"../../../bd/system/ip/system_axi_smc_3/sim/system_axi_smc_3.sv" \

verilog xil_defaultlib -i "../../../../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef" --include "C:/AMDDesignTools/2025.2/Vivado/data/xilinx_vip/include" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/9a25/hdl" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ip/system_conv2d_0_5/drivers/conv2d_v1_0/src" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/f0b6/hdl/verilog" --include "../../../../zynq_cnn_basek.gen/sources_1/bd/system/ipshared/00fe/hdl/verilog" \
"../../../bd/system/ip/system_axi_mem_intercon_imp_xbar_2/sim/system_axi_mem_intercon_imp_xbar_2.v" \
"../../../bd/system/sim/system.v" \
"../../../bd/system/ip/system_axi_mem_intercon_imp_auto_us_0/sim/system_axi_mem_intercon_imp_auto_us_0.v" \
"../../../bd/system/ip/system_axi_mem_intercon_imp_auto_us_1/sim/system_axi_mem_intercon_imp_auto_us_1.v" \
"../../../bd/system/ip/system_axi_mem_intercon_imp_auto_us_2/sim/system_axi_mem_intercon_imp_auto_us_2.v" \
"../../../bd/system/ip/system_axi_mem_intercon_imp_auto_pc_0/sim/system_axi_mem_intercon_imp_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
