

================================================================
== Vivado HLS Report for 'reduce_2'
================================================================
* Date:           Tue Dec 15 20:11:30 2020

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.003 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       54|       54| 0.270 us | 0.270 us |   54|   54|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                   |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |grp_reduce_fu_230  |reduce  |       25|       25| 0.125 us | 0.125 us |   25|   25|   none  |
        +-------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       24|       24|         3|          -|          -|     8|    no    |
        |- Loop 2  |        2|        2|         1|          -|          -|     2|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      107|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|      290|      558|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      106|     -|
|Register             |        -|      -|      161|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      451|      771|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |grp_reduce_fu_230  |reduce  |        0|      0|  290|  558|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+
    |Total              |        |        0|      0|  290|  558|    0|
    +-------------------+--------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln703_1_fu_360_p2  |     +    |      0|  0|  20|          12|          12|
    |add_ln703_fu_366_p2    |     +    |      0|  0|  20|          12|          12|
    |i_1_fu_304_p2          |     +    |      0|  0|   9|           2|           1|
    |i_fu_248_p2            |     +    |      0|  0|  12|           4|           1|
    |ap_condition_299       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln74_fu_242_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln77_fu_298_p2    |   icmp   |      0|  0|   9|           2|           3|
    |right_0_V_1_fu_321_p3  |  select  |      0|  0|  12|           1|          12|
    |right_0_V_fu_314_p3    |  select  |      0|  0|  12|           1|          12|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 107|          39|          59|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |ap_return         |   9|          2|   12|         24|
    |i2_0_reg_219      |   9|          2|    2|          4|
    |i_0_reg_162       |   9|          2|    4|          8|
    |left_0_V_reg_174  |  41|          8|   12|         96|
    +------------------+----+-----------+-----+-----------+
    |Total             | 106|         21|   31|        139|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |ap_return_preg                  |  12|   0|   12|          0|
    |grp_reduce_fu_230_ap_start_reg  |   1|   0|    1|          0|
    |i2_0_reg_219                    |   2|   0|    2|          0|
    |i_0_reg_162                     |   4|   0|    4|          0|
    |i_reg_473                       |   4|   0|    4|          0|
    |left_0_V_reg_174                |  12|   0|   12|          0|
    |left_7_V_1_fu_74                |  12|   0|   12|          0|
    |left_7_V_2_fu_78                |  12|   0|   12|          0|
    |left_7_V_3_fu_82                |  12|   0|   12|          0|
    |left_7_V_4_fu_86                |  12|   0|   12|          0|
    |left_7_V_5_fu_90                |  12|   0|   12|          0|
    |left_7_V_6_fu_94                |  12|   0|   12|          0|
    |left_7_V_7_fu_98                |  12|   0|   12|          0|
    |left_7_V_fu_70                  |  12|   0|   12|          0|
    |p_Val2_2_reg_195                |  12|   0|   12|          0|
    |p_Val2_s_reg_207                |  12|   0|   12|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 161|   0|  161|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_done     | out |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   reduce.2   | return value |
|ap_return   | out |   12| ap_ctrl_hs |   reduce.2   | return value |
|x_0_V_read  |  in |   12|   ap_none  |  x_0_V_read  |    scalar    |
|x_1_V_read  |  in |   12|   ap_none  |  x_1_V_read  |    scalar    |
|x_2_V_read  |  in |   12|   ap_none  |  x_2_V_read  |    scalar    |
|x_3_V_read  |  in |   12|   ap_none  |  x_3_V_read  |    scalar    |
|x_4_V_read  |  in |   12|   ap_none  |  x_4_V_read  |    scalar    |
|x_5_V_read  |  in |   12|   ap_none  |  x_5_V_read  |    scalar    |
|x_6_V_read  |  in |   12|   ap_none  |  x_6_V_read  |    scalar    |
|x_7_V_read  |  in |   12|   ap_none  |  x_7_V_read  |    scalar    |
|x_8_V_read  |  in |   12|   ap_none  |  x_8_V_read  |    scalar    |
|x_9_V_read  |  in |   12|   ap_none  |  x_9_V_read  |    scalar    |
+------------+-----+-----+------------+--------------+--------------+

