<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 679</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:8px;line-height:13px;font-family:Times;color:#000000;}
	.ft08{font-size:8px;line-height:14px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page679-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce679.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;18-43</p>
<p style="position:absolute;top:47px;left:672px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft06">EN_PMI_COREn (bit n, n = 0,&#160;3 if four&#160;cores&#160;are&#160;present): When set, processor&#160;core&#160;n is programmed to&#160;receive&#160;<br/>an interrupt&#160;signal from any interrupt&#160;enabled uncore&#160;counter. PMI delivery due&#160;to an uncore counter overflow&#160;<br/>is&#160;enabled&#160;by setting IA32_DEBUGCTL.Offcore_PMI_EN to&#160;1.</p>
<p style="position:absolute;top:155px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:156px;left:95px;white-space:nowrap" class="ft06">PMI_FRZ&#160;(bit&#160;63):&#160;When set,&#160;all U-clock uncore counters&#160;are disabled when any&#160;one of them&#160;signals a&#160;<br/>performance interrupt. Software must explicitly re-enable&#160;the counter&#160;by&#160;setting&#160;the enable bits in&#160;<br/>MSR_UNCORE_PERF_GLOBAL_CTRL&#160;upon exit from the&#160;ISR.</p>
<p style="position:absolute;top:594px;left:69px;white-space:nowrap" class="ft06">MSR_UNCORE_PERF_GLOBAL_STATUS provides overflow status of the U-clock&#160;performance counters&#160;in the&#160;<br/>uncore. This is a read-only register. If an overflow&#160;status&#160;bit&#160;is set&#160;the&#160;corresponding counter has&#160;overflowed. The&#160;<br/>register&#160;provides&#160;a condition change bit (bit 63) which can&#160;be&#160;quickly checked&#160;by software&#160;to determine&#160;if a&#160;signif-<br/>icant change&#160;has occurred since&#160;the last&#160;time&#160;the&#160;condition&#160;change status&#160;was clea<a href="o_fe12b1e2a880e0ce-680.html">red. Figure&#160;18-26&#160;shows&#160;</a>the&#160;<br/>layout of MSR_UNCORE_PERF_GLOBAL_STATUS.</p>
<p style="position:absolute;top:681px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:682px;left:95px;white-space:nowrap" class="ft06">OVF_PCn (bit n, n = 0, 7): When&#160;set,&#160;indicates general-purpose uncore counter&#160;MSR_UNCORE_PerfCntr n has&#160;<br/>overflowed.</p>
<p style="position:absolute;top:720px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:721px;left:95px;white-space:nowrap" class="ft06">OVF_FC0 (bit 32): When&#160;set,&#160;indicates the&#160;fixed-function uncore counter&#160;MSR_UNCORE_FixedCntr0&#160;has&#160;<br/>overflowed.</p>
<p style="position:absolute;top:759px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:760px;left:95px;white-space:nowrap" class="ft03">OVF_PMI&#160;(bit&#160;61):&#160;When set indicates that&#160;an&#160;uncore counter&#160;overflowed&#160;and&#160;generated an interrupt request.&#160;</p>
<p style="position:absolute;top:782px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:783px;left:95px;white-space:nowrap" class="ft06">CHG (bit 63): When set indicates that&#160;at least one status&#160;bit&#160;in&#160;MSR_UNCORE_PERF_GLOBAL_STATUS&#160;register&#160;<br/>has changed&#160;state.</p>
<p style="position:absolute;top:823px;left:69px;white-space:nowrap" class="ft06">MSR_UNCORE_PERF_GLOBAL_OVF_CTRL&#160;allows software&#160;to clear&#160;the status&#160;bits&#160;in the&#160;<br/>UNCORE_PERF_GLOBAL_STATUS&#160;register.&#160;This&#160;is&#160;a write-only&#160;register,&#160;and&#160;individual&#160;status bits&#160;in the&#160;global&#160;<br/>status&#160;register are&#160;cleared by writing&#160;a binary one&#160;to the&#160;corresponding bit&#160;in this&#160;register. Writing&#160;zero to&#160;any bit&#160;<br/>position in&#160;this register has&#160;no effect&#160;on&#160;the uncore&#160;PMU hardware.&#160;</p>
<p style="position:absolute;top:548px;left:234px;white-space:nowrap" class="ft04">Figure&#160;18-25.&#160;&#160;Layout&#160;of&#160;MSR_UNCORE_PERF_GLOBAL_CTRL&#160;MSR&#160;</p>
<p style="position:absolute;top:320px;left:205px;white-space:nowrap" class="ft07">PMI_FRZ (R/W)<br/>EN_PMI_CORE3&#160;(R/W)<br/>EN_PMI_CORE2&#160;(R/W)<br/>EN_PMI_CORE1&#160;(R/W)</p>
<p style="position:absolute;top:250px;left:578px;white-space:nowrap" class="ft05">8&#160;7</p>
<p style="position:absolute;top:250px;left:680px;white-space:nowrap" class="ft05">0</p>
<p style="position:absolute;top:376px;left:205px;white-space:nowrap" class="ft05">EN_PMI_CORE0&#160;(R/W)</p>
<p style="position:absolute;top:250px;left:417px;white-space:nowrap" class="ft05">32</p>
<p style="position:absolute;top:250px;left:638px;white-space:nowrap" class="ft05">3</p>
<p style="position:absolute;top:250px;left:355px;white-space:nowrap" class="ft05">48</p>
<p style="position:absolute;top:250px;left:664px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:522px;left:261px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:250px;left:247px;white-space:nowrap" class="ft05">63</p>
<p style="position:absolute;top:250px;left:652px;white-space:nowrap" class="ft05">2</p>
<p style="position:absolute;top:250px;left:629px;white-space:nowrap" class="ft05">4</p>
<p style="position:absolute;top:250px;left:432px;white-space:nowrap" class="ft05">31</p>
<p style="position:absolute;top:250px;left:618px;white-space:nowrap" class="ft05">5</p>
<p style="position:absolute;top:250px;left:603px;white-space:nowrap" class="ft05">6</p>
<p style="position:absolute;top:250px;left:262px;white-space:nowrap" class="ft05">62</p>
<p style="position:absolute;top:250px;left:342px;white-space:nowrap" class="ft05">49</p>
<p style="position:absolute;top:250px;left:329px;white-space:nowrap" class="ft05">50</p>
<p style="position:absolute;top:250px;left:314px;white-space:nowrap" class="ft05">51</p>
<p style="position:absolute;top:404px;left:205px;white-space:nowrap" class="ft08">EN_PC7&#160;(R/W)<br/>EN_PC6&#160;(R/W)<br/>EN_PC5&#160;(R/W)<br/>EN_PC4&#160;(R/W)<br/>EN_PC3&#160;(R/W)<br/>EN_PC2&#160;(R/W)<br/>EN_PC1&#160;(R/W)<br/>EN_PC0&#160;(R/W)</p>
<p style="position:absolute;top:390px;left:205px;white-space:nowrap" class="ft05">EN_FC0 (R/W)</p>
<p style="position:absolute;top:520px;left:365px;white-space:nowrap" class="ft05">RESET&#160;Value — 00000000_00000000H</p>
</div>
</body>
</html>
