ABOUZEID, P., BABBA, B., DE PAULET, M. C., AND SAUCIER, G. 1993. Input-driven partitioning methods and applications to synthesis on table-lookup-based FPGA's. IEEE Trans. Cornput.-Aided Des. Integr. Circuits 12, 7, 913-925.
ASHENHURST, R. L. 1953. Non-disjoint decomposition. Harvard Computation Laboratory Rep. No. BL-4, Sec. IV. Harvard Univ., Cambridge, MA.
ASHENHURST, R. L. 1959. The decomposition of switching functions. Ann. Comput. Lab. Harvard Univ. 29, 74-116.
BABBA, B. AND CRASTES, M. 1992. Automatic synthesis on table lookup-based PGAs. In Proceedings of the European Conference on Design Automation. 25-31.
BRAYTON, R., RUDELL, R., SANGIOVANNI-VINCENTELLI, A., AND WANG, A. 1987. MIS: A multiple-level logic optimization system. IEEE Trans. Comput.-Aided Des. Integr. Circuits 6 (Nov.), 1062-1080.
Jason Cong , Yuzheng Ding, Combinational logic synthesis for LUT based field programmable gate arrays, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.2, p.145-204, April 1996[doi>10.1145/233539.233540]
CONG, J., DING, Y., GAO, T., AND CHEN, K.-C. 1993. An optimal performance-driven technology mapping algorithm for LUT-based FPGAs under arbitrary net-delay models. In Proceedings of the International Conference on Computer-Aided Design and Computer Graphics (Aug. 1993). 599-604.
Olivier Coudert , Jean Christophe Madre , Henri Fraisse, A new viewpoint on two-level logic minimization, Proceedings of the 30th international Design Automation Conference, p.625-630, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165071]
H. Allen Curtis, A Generalized Tree Circuit, Journal of the ACM (JACM), v.8 n.4, p.484-496, Oct. 1961[doi>10.1145/321088.321091]
CURTIS, H.A. 1962. A New Approach to the Design of Switching Circuits. Van Nostrand Reinhold Co., New York, NY.
ECKL, K. 1995. Funktionale Dekomposition von Booleschen Funktionsbuendeln. Master's Thesis. Institute for Design Automation, Technical University of Munich, Munich.
David Filo , Jerry Chih-Yuan Yang , Frédéric Mailhot , Giovanni De Micheli, Technology mapping for a two-output RAM-based field programmable gate array, Proceedings of the conference on European design automation, February 25-28, 1991, Amsterdam, The Netherlands
Robert Francis , Jonathan Rose , Zvonko Vranesic, Chortle-crf: Fast technology mapping for lookup table-based FPGAs, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.227-233, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127670]
HWANG, T., OWENS, R. M., AND IRWIN, M.J. 1992. Efficient computing communication complexity for multilevel logic synthesis. IEEE Trans. Comput.-Aided Des. Integr. Circuits 11, 5 (Oct.), 545-554.
HWANG, T.-T., OWENS, R. M., AND IRWIN, M.J. 1990. Exploiting communication complexity for multilevel logic synthesis. IEEE Trans. Comput.-Aided Des. Integr. Circuits 9, 10 (Oct.), 1017-1027.
HWANG, T.-T., OWENS, R. M., IRWIN, M. J., AND WANG, K. H. 1994. Logic synthesis for field-programmable gate arrays. IEEE Trans. Cornput.-Aided Des. Integr. Circuits 13, 10 (Sept.), 1280-1287.
Timothy Kam , Tiziano Villa , Robert Brayton , Alberto Sangiovanni-Vincentelli, A fully implicit algorithm for exact state minimization, Proceedings of the 31st annual Design Automation Conference, p.684-690, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196615]
KARP, R. M. 1963. Functional decomposition and switching circuit design. J. Soc. Ind. Appl. Math. 11, 2, 291-335.
Kevin Karplus, Xmap: A technology mapper for table-lookup field-programmable gate arrays, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.240-243, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127672]
Yung-Te Lai , Massoud Pedram , Sarma B. K. Vrudhula, BDD based decomposition of logic functions with application to FPGA synthesis, Proceedings of the 30th international Design Automation Conference, p.642-647, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165078]
Yung-Te Lai , Kuo-Rueih Ricky Pan , Massoud Pedram, FPGA Synthesis Using Function Decomposition, Proceedings of the1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, p.30-35, October 10-12, 1994
LAI, Y.-T., PAN, K.-R. R., AND PEDRAM, M. 1994. FPGA synthesis using OBDD-based function decomposition. Tech. Rep. Computer Science Department, University of Southern California, Los Angeles, CA.
Yung-Te Lai , K. -R.R. Pan , M. Pedram, OBDD-based function decomposition: algorithms and implementation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.8, p.977-990, November 2006[doi>10.1109/43.511577]
MOLITOR, P. AND SCHOLL, C. 1994. Communication based multilevel synthesis for multioutput boolean functions. In Proceedings of the Fourth Great Lakes Symposium on VLSI (Notre Dame, IN, Mar. 4-5, 1994).
Rajeev Murgai , Robert K. Brayton , Alberto Sangiovanni-Vincentelli, Optimum functional decomposition using encoding, Proceedings of the 31st annual Design Automation Conference, p.408-414, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196440]
Rajeev Murgai , Yoshihito Nishizaki , Narendra Shenoy , Robert K. Brayton , Alberto Sangiovanni-Vincentelli, Logic synthesis for programmable gate arrays, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.620-625, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123421]
MURGAI, R., SHENOY, N., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1991. Improved logic synthesis algorithms for table look up architectures. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '91, Santa Clara, CA, Nov. 11-14). IEEE Computer Society Press, Los Alamitos, CA, 564-567.
MURGAI, R., SHENOY, N., BRAYTON, R. K., AND SANGIOVANNI-VINCENTELLI, A. 1991. Performance directed synthesis for table look up programmable gate arrays. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '91, Santa Clara, CA, Nov. 11-14). IEEE Computer Society Press, Los Alamitos, CA, 572-575.
ROTH, J. P. AND KARP, R. M. 1962. Minimization over boolean graphs. IBM J. Res. Dev., 227-238.
SANGIOVANNI-VINCENTELLI, A., GAMAL, A. E., AND ROSE, J. 1993. Synthesis methods for field programmable gate arrays. Proc. IEEE 81, 7 (July 1993), 1057-1083.
Tsutomu Sasao, Logic Synthesis and Optimization, Kluwer Academic Publishers, Norwell, MA, 1997
SCHLICHTMANN, U. 1993. Boolean matching and disjoint decomposition. In Proceedings of the IFIP Workshop on Logic and Architecture Synthesis (Dec.). IFIP, 83-103.
SCHOLL, C. AND MOLITOR, P. 1994. Efficient ROBDD based computation of common decomposition functions of multi-output boolean functions. In Proceedings of the IFIP Workshop on Logic and Architecture Synthesis (Nov.). IFIP, 61-70.
SENTOVICH, E., SINGH, K., LAVAGNO, L., MOON, C., MURGAI, R., SALDANHA, A., SAVOJ, H., STEPHAN, P., BRAYTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1992. SIS: A system for sequential circuit synthesis. Tech. Rep. UCB/ERL M92/41. UC Berkeley, Berkeley, CA.
Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
Wen-Zen Shen , Juinn-Dar Huang , Shih-Min Chao, Lambda set selection in Roth-Karp decomposition for LUT-based FPGA technology mapping, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.65-69, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217508]
YANG, S. 1991. Logic synthesis and optimization benchmarks, user guide version 3.0. In Proceedings of the International Workshop on Logic Synthesis. MCNC, Research Triangle Park, NC.
