

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            1 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
5d2873ef222ad04fbb861a5a8c8e6aea  /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/stencil/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/stencil/main
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/stencil/main "
Parsing file _cuobjdump_complete_output_g0pr5K
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z24block2D_hybrid_coarsen_xffPfS_iii : hostFun 0x0x401496, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating shared region for "sh_A0" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24block2D_hybrid_coarsen_xffPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x170 (_2.ptx:82) @!%p13 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (_2.ptx:104) mov.f32 %f64, %f69;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x178 (_2.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (_2.ptx:86) mad.lo.s32 %r33, %r3, %r6, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (_2.ptx:109) @!%p16 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (_2.ptx:130) mov.f32 %f67, %f68;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x230 (_2.ptx:110) bra.uni BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_2.ptx:113) mad.lo.s32 %r58, %r3, %r6, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d0 (_2.ptx:134) @%p17 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x300 (_2.ptx:143) @!%p13 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x308 (_2.ptx:144) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_2.ptx:147) add.s32 %r75, %r273, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x348 (_2.ptx:156) @!%p5 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x350 (_2.ptx:157) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x358 (_2.ptx:160) add.s32 %r89, %r13, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x368 (_2.ptx:162) @%p21 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_2.ptx:163) bra.uni BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b8 (_2.ptx:176) shl.b32 %r92, %r11, 1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_2.ptx:173) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (_2.ptx:184) setp.eq.s32%p22, %r15, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_2.ptx:185) @%p22 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3f8 (_2.ptx:186) bra.uni BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_2.ptx:199) shl.b32 %r111, %r11, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x438 (_2.ptx:196) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x470 (_2.ptx:207) setp.eq.s32%p23, %r12, 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x478 (_2.ptx:208) @%p23 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x480 (_2.ptx:209) bra.uni BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c8 (_2.ptx:222) shl.b32 %r129, %r11, 1;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x4c0 (_2.ptx:219) bra.uni BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f0 (_2.ptx:229) mad.lo.s32 %r149, %r273, %r7, %r3;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x590 (_2.ptx:251) @!%p16 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x598 (_2.ptx:252) bra.uni BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a0 (_2.ptx:255) add.s32 %r168, %r273, 1;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x5d8 (_2.ptx:264) @!%p4 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_2.ptx:359) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x5e0 (_2.ptx:265) bra.uni BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e8 (_2.ptx:268) add.s32 %r183, %r13, -1;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x5f8 (_2.ptx:270) @%p27 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x600 (_2.ptx:271) bra.uni BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x648 (_2.ptx:284) shl.b32 %r186, %r11, 1;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x640 (_2.ptx:281) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_2.ptx:292) setp.eq.s32%p28, %r15, 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x680 (_2.ptx:293) @%p28 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x688 (_2.ptx:294) bra.uni BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d0 (_2.ptx:307) shl.b32 %r207, %r11, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x6c8 (_2.ptx:304) bra.uni BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (_2.ptx:315) shl.b32 %r228, %r11, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x718 (_2.ptx:318) @%p29 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x720 (_2.ptx:319) bra.uni BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x768 (_2.ptx:332) mad.lo.s32 %r235, %r228, %r15, %r19;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x760 (_2.ptx:329) bra.uni BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x788 (_2.ptx:338) mad.lo.s32 %r253, %r273, %r7, %r3;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x860 (_2.ptx:367) @%p30 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x868 (_2.ptx:370) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24block2D_hybrid_coarsen_xffPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24block2D_hybrid_coarsen_xffPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_1.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_YMPJNm"
Running: cat _ptx_YMPJNm | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_nCi5vY
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_nCi5vY --output-file  /dev/null 2> _ptx_YMPJNminfo"
GPGPU-Sim PTX: Kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' : regs=20, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_YMPJNm _ptx2_nCi5vY _ptx_YMPJNminfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
CUDA accelerated 7 points stencil codes****
Original version by Li-Wen Chang <lchang20@illinois.edu> and I-Jui Sung<sung10@illinois.edu>
This version maintained by Chris Rodrigues  ***********

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 1: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 110145
gpu_sim_insn = 28848876
gpu_ipc =     261.9173
gpu_tot_sim_cycle = 332295
gpu_tot_sim_insn = 28848876
gpu_tot_ipc =      86.8171
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 1654
partiton_reqs_in_parallel = 2363450
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.4576
partiton_level_parallism_total  =       7.1125
partiton_reqs_in_parallel_util = 2363450
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 109119
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.6594
partiton_level_parallism_util_total  =      21.6594
partiton_replys_in_parallel = 47008
partiton_replys_in_parallel_total    = 0
L2_BW  =      40.4522 GB/Sec
L2_BW_total  =      13.4086 GB/Sec
gpu_total_sim_rate=106062

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 579228
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1792
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.9107
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 576114
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 579228
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
4828, 4645, 4648, 4820, 4827, 4647, 4647, 4816, 
gpgpu_n_tot_thrd_icount = 33319424
gpgpu_n_tot_w_icount = 1041232
gpgpu_n_stall_shd_mem = 127679
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 31384
gpgpu_n_mem_write_global = 15120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 766208
gpgpu_n_store_insn = 476280
gpgpu_n_shmem_insn = 3155288
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20825
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105410
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:44728	W0_Idle:123408	W0_Scoreboard:5033425	W1:60480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:408180	W32:572572
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 251072 {8:31384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2056320 {136:15120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3542464 {40:7560,136:23824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120960 {8:15120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 1872 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 332294 
mrq_lat_table:16496 	2120 	1120 	1896 	2359 	3209 	3698 	5120 	7202 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22307 	11185 	1180 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23339 	693 	513 	109 	10330 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	25720 	5527 	165 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	18 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]: 16.647058 16.588236 20.923077 20.923077 22.727272 20.833334 22.727272 17.857143 20.500000 22.363636 17.285715 17.285715 22.153847 18.000000 19.266666 17.000000 
dram[1]: 16.588236 18.799999 20.461538 20.461538 23.272728 21.333334 20.833334 20.833334 20.500000 20.500000 17.357143 17.357143 22.153847 18.000000 19.266666 22.153847 
dram[2]: 19.200001 19.200001 20.461538 20.461538 23.272728 21.333334 22.727272 20.833334 20.500000 22.363636 17.357143 17.357143 22.153847 18.000000 16.588236 18.799999 
dram[3]: 15.157895 19.200001 20.461538 20.461538 23.272728 21.333334 20.833334 20.833334 20.500000 20.500000 17.357143 17.357143 22.153847 18.000000 16.588236 17.625000 
dram[4]: 19.200001 19.200001 20.461538 20.461538 22.909090 21.000000 23.272728 21.333334 20.500000 22.363636 16.200001 17.357143 22.153847 18.000000 20.214285 17.687500 
dram[5]: 17.625000 20.142857 20.769230 20.769230 22.909090 21.000000 21.333334 21.333334 20.500000 22.363636 16.200001 17.357143 22.153847 18.000000 15.722222 16.647058 
dram[6]: 18.799999 18.799999 20.769230 20.769230 22.909090 21.000000 21.333334 21.333334 20.500000 22.363636 16.200001 17.357143 21.692308 17.625000 20.642857 16.055555 
dram[7]: 17.625000 20.142857 20.769230 20.769230 22.909090 21.000000 21.333334 21.333334 20.166666 22.000000 16.600000 17.785715 21.692308 17.625000 17.000000 16.055555 
dram[8]: 21.692308 18.799999 20.769230 20.769230 22.727272 20.833334 21.333334 21.333334 20.166666 20.166666 16.600000 17.785715 21.692308 20.142857 20.642857 20.642857 
dram[9]: 24.000000 20.571428 20.769230 20.769230 22.727272 20.833334 21.333334 21.333334 20.083334 21.909090 17.785715 17.785715 21.692308 17.625000 16.647058 15.722222 
dram[10]: 19.200001 19.200001 20.769230 20.769230 22.727272 20.833334 21.333334 21.333334 20.083334 20.083334 17.500000 17.500000 22.153847 20.571428 16.647058 14.894737 
average row locality = 46642/2377 = 19.622213
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       190       189       184       184       173       173       173       173       166       166       162       162       192       192       193       193 
dram[1]:       189       189       181       181       176       176       173       173       166       166       163       163       192       192       193       192 
dram[2]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[3]:       192       192       181       181       176       176       173       173       166       166       163       163       192       192       189       189 
dram[4]:       192       192       181       181       174       174       176       176       166       166       163       163       192       192       190       190 
dram[5]:       189       189       183       183       174       174       176       176       166       166       163       163       192       192       190       190 
dram[6]:       189       189       183       183       174       174       176       176       166       166       163       163       189       189       193       193 
dram[7]:       189       189       183       183       174       174       176       176       164       164       166       166       189       189       193       193 
dram[8]:       189       189       183       183       173       173       176       176       164       164       166       166       189       189       193       193 
dram[9]:       192       192       183       183       173       173       176       176       163       163       166       166       189       189       190       190 
dram[10]:       192       192       183       183       173       173       176       176       163       163       164       164       192       192       190       190 
total reads: 31522
bank skew: 193/162 = 1.19
chip skew: 2868/2864 = 1.00
number of total write accesses:
dram[0]:        93        93        88        88        77        77        77        77        80        80        80        80        96        96        96        96 
dram[1]:        93        93        85        85        80        80        77        77        80        80        80        80        96        96        96        96 
dram[2]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[3]:        96        96        85        85        80        80        77        77        80        80        80        80        96        96        93        93 
dram[4]:        96        96        85        85        78        78        80        80        80        80        80        80        96        96        93        93 
dram[5]:        93        93        87        87        78        78        80        80        80        80        80        80        96        96        93        93 
dram[6]:        93        93        87        87        78        78        80        80        80        80        80        80        93        93        96        96 
dram[7]:        93        93        87        87        78        78        80        80        78        78        83        83        93        93        96        96 
dram[8]:        93        93        87        87        77        77        80        80        78        78        83        83        93        93        96        96 
dram[9]:        96        96        87        87        77        77        80        80        78        78        83        83        93        93        93        93 
dram[10]:        96        96        87        87        77        77        80        80        78        78        81        81        96        96        93        93 
total reads: 15120
bank skew: 96/77 = 1.25
chip skew: 1376/1374 = 1.00
average mf latency per bank:
dram[0]:       2386      1232      1961      1300      2501      1405      1636      1259      1852      1185      2663      1476      3371      1459      2689      1303
dram[1]:       2355      1217      1953      1260      2479      1411      1649      1250      1794      1202      2708      1454      3431      1455      2664      1297
dram[2]:       2411      1230      1974      1296      2460      1418      1646      1293      1859      1172      2637      1458      3257      1464      2717      1282
dram[3]:       2352      1213      1976      1308      2481      1417      1667      1282      1809      1198      2787      1518      3370      1452      2650      1280
dram[4]:       2376      1202      2025      1341      2428      1418      1619      1244      1862      1180      2734      1536      3389      1470      2652      1256
dram[5]:       2333      1222      1974      1287      2470      1434      1645      1257      1842      1180      2804      1538      3424      1446      2620      1267
dram[6]:       2363      1200      2048      1330      2423      1378      1630      1231      1844      1181      2792      1523      3402      1523      2717      1264
dram[7]:       2279      1245      2013      1281      2406      1388      1665      1251      1835      1122      2830      1477      3375      1491      2754      1266
dram[8]:       2296      1201      2135      1342      2456      1418      1632      1235      1789      1134      2818      1472      3393      1472      2726      1275
dram[9]:       2374      1237      2049      1301      2434      1412      1656      1239      1840      1139      2854      1525      3431      1477      2705      1262
dram[10]:       2319      1228      2058      1320      2460      1409      1620      1247      1778      1157      2852      1485      3428      1443      2676      1271
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7f913594e550 :  mf: uid=644086, sid05:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (332294), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204522 n_nop=187140 n_act=221 n_pre=205 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.1658
n_activity=51521 dram_eff=0.6582
bk0: 760a 192362i bk1: 756a 193088i bk2: 736a 191882i bk3: 736a 192279i bk4: 692a 192013i bk5: 692a 192758i bk6: 692a 192133i bk7: 692a 192310i bk8: 664a 193485i bk9: 664a 193407i bk10: 648a 193701i bk11: 648a 193195i bk12: 768a 191834i bk13: 768a 191991i bk14: 772a 191573i bk15: 772a 191963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.30515
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204522 n_nop=187154 n_act=214 n_pre=198 n_req=4239 n_rd=11460 n_write=5496 bw_util=0.1658
n_activity=51120 dram_eff=0.6634
bk0: 756a 191692i bk1: 756a 192961i bk2: 724a 191657i bk3: 724a 192789i bk4: 704a 191984i bk5: 704a 192448i bk6: 692a 192086i bk7: 692a 192604i bk8: 664a 193708i bk9: 664a 193421i bk10: 652a 193306i bk11: 652a 193661i bk12: 768a 191911i bk13: 768a 191730i bk14: 772a 192212i bk15: 768a 191942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.32116
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7f9135bd29e0 :  mf: uid=644088, sid05:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (332294), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204522 n_nop=187159 n_act=214 n_pre=198 n_req=4238 n_rd=11455 n_write=5496 bw_util=0.1658
n_activity=51234 dram_eff=0.6617
bk0: 768a 191933i bk1: 768a 193046i bk2: 724a 191863i bk3: 723a 192532i bk4: 704a 191698i bk5: 704a 192155i bk6: 692a 191746i bk7: 692a 191926i bk8: 664a 193130i bk9: 664a 193847i bk10: 652a 193671i bk11: 652a 193308i bk12: 768a 191445i bk13: 768a 191679i bk14: 756a 192022i bk15: 756a 192298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.30257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204522 n_nop=187144 n_act=221 n_pre=205 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.1658
n_activity=51355 dram_eff=0.6602
bk0: 768a 192366i bk1: 768a 193200i bk2: 724a 191659i bk3: 724a 192845i bk4: 704a 192659i bk5: 704a 192992i bk6: 692a 192156i bk7: 692a 192694i bk8: 664a 193459i bk9: 664a 193530i bk10: 652a 193491i bk11: 652a 193111i bk12: 768a 192119i bk13: 768a 191895i bk14: 756a 192687i bk15: 756a 192432i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.34378
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204522 n_nop=187136 n_act=213 n_pre=197 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.166
n_activity=51283 dram_eff=0.6621
bk0: 768a 191978i bk1: 768a 192592i bk2: 724a 191805i bk3: 724a 192682i bk4: 696a 192473i bk5: 696a 192526i bk6: 704a 191554i bk7: 704a 191977i bk8: 664a 193005i bk9: 664a 193598i bk10: 652a 193327i bk11: 652a 193188i bk12: 768a 191538i bk13: 768a 191779i bk14: 760a 192144i bk15: 760a 192435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.36077
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204522 n_nop=187140 n_act=219 n_pre=203 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.1659
n_activity=51920 dram_eff=0.6533
bk0: 756a 192618i bk1: 756a 193492i bk2: 732a 191736i bk3: 732a 192749i bk4: 696a 192582i bk5: 696a 192735i bk6: 704a 192560i bk7: 704a 192755i bk8: 664a 193709i bk9: 664a 193921i bk10: 652a 193093i bk11: 652a 192788i bk12: 768a 191689i bk13: 768a 191816i bk14: 760a 192281i bk15: 760a 192656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.33002
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204522 n_nop=187146 n_act=216 n_pre=200 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.1659
n_activity=51384 dram_eff=0.6601
bk0: 756a 192486i bk1: 756a 192680i bk2: 732a 191548i bk3: 732a 192205i bk4: 696a 192776i bk5: 696a 192877i bk6: 704a 191652i bk7: 704a 191914i bk8: 664a 193274i bk9: 664a 193846i bk10: 652a 193067i bk11: 652a 192890i bk12: 756a 192147i bk13: 756a 191692i bk14: 772a 191627i bk15: 772a 191833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.29118
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204522 n_nop=187124 n_act=219 n_pre=203 n_req=4244 n_rd=11472 n_write=5504 bw_util=0.166
n_activity=51580 dram_eff=0.6582
bk0: 756a 192488i bk1: 756a 192922i bk2: 732a 192022i bk3: 732a 192482i bk4: 696a 192670i bk5: 696a 192995i bk6: 704a 191770i bk7: 704a 192443i bk8: 656a 193378i bk9: 656a 194306i bk10: 664a 192944i bk11: 664a 193211i bk12: 756a 191969i bk13: 756a 192166i bk14: 772a 191620i bk15: 772a 192667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.26527
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204522 n_nop=187160 n_act=209 n_pre=193 n_req=4240 n_rd=11464 n_write=5496 bw_util=0.1659
n_activity=51254 dram_eff=0.6618
bk0: 756a 192306i bk1: 756a 192742i bk2: 732a 191311i bk3: 732a 192220i bk4: 692a 192807i bk5: 692a 192955i bk6: 704a 191705i bk7: 704a 192036i bk8: 656a 193245i bk9: 656a 193911i bk10: 664a 192899i bk11: 664a 193691i bk12: 756a 192242i bk13: 756a 191988i bk14: 772a 192108i bk15: 772a 191984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.31145
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f91365e8e90 :  mf: uid=644087, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (332293), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204522 n_nop=187158 n_act=214 n_pre=198 n_req=4238 n_rd=11456 n_write=5496 bw_util=0.1658
n_activity=51378 dram_eff=0.6599
bk0: 768a 191769i bk1: 768a 192857i bk2: 732a 191678i bk3: 732a 192312i bk4: 692a 191912i bk5: 692a 192425i bk6: 704a 191755i bk7: 704a 192113i bk8: 652a 194207i bk9: 652a 194163i bk10: 664a 192796i bk11: 664a 192707i bk12: 756a 191882i bk13: 756a 191736i bk14: 760a 192089i bk15: 760a 192724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.27327
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204522 n_nop=187134 n_act=218 n_pre=202 n_req=4242 n_rd=11464 n_write=5504 bw_util=0.1659
n_activity=51213 dram_eff=0.6626
bk0: 768a 192027i bk1: 768a 192442i bk2: 732a 191641i bk3: 732a 192081i bk4: 692a 192352i bk5: 692a 192865i bk6: 704a 191610i bk7: 704a 192076i bk8: 652a 193246i bk9: 652a 193715i bk10: 656a 193242i bk11: 656a 193430i bk12: 768a 192250i bk13: 768a 192058i bk14: 760a 192295i bk15: 760a 192758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=5.36842

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2169, Miss = 1433, Miss_rate = 0.661, Pending_hits = 31, Reservation_fails = 2
L2_cache_bank[1]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 65, Reservation_fails = 0
L2_cache_bank[2]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 2114, Miss = 1432, Miss_rate = 0.677, Pending_hits = 71, Reservation_fails = 1
L2_cache_bank[4]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 2, Reservation_fails = 1
L2_cache_bank[5]: Access = 2115, Miss = 1432, Miss_rate = 0.677, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[6]: Access = 2113, Miss = 1432, Miss_rate = 0.678, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 2112, Miss = 1432, Miss_rate = 0.678, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[8]: Access = 2142, Miss = 1434, Miss_rate = 0.669, Pending_hits = 29, Reservation_fails = 2
L2_cache_bank[9]: Access = 2143, Miss = 1434, Miss_rate = 0.669, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[10]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 31, Reservation_fails = 2
L2_cache_bank[11]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[12]: Access = 2140, Miss = 1433, Miss_rate = 0.670, Pending_hits = 5, Reservation_fails = 2
L2_cache_bank[13]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 2144, Miss = 1434, Miss_rate = 0.669, Pending_hits = 67, Reservation_fails = 0
L2_cache_bank[16]: Access = 2142, Miss = 1433, Miss_rate = 0.669, Pending_hits = 4, Reservation_fails = 1
L2_cache_bank[17]: Access = 2141, Miss = 1433, Miss_rate = 0.669, Pending_hits = 69, Reservation_fails = 1
L2_cache_bank[18]: Access = 2140, Miss = 1432, Miss_rate = 0.669, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[19]: Access = 2141, Miss = 1432, Miss_rate = 0.669, Pending_hits = 69, Reservation_fails = 1
L2_cache_bank[20]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[21]: Access = 2144, Miss = 1433, Miss_rate = 0.668, Pending_hits = 70, Reservation_fails = 0
L2_total_cache_accesses = 47008
L2_total_cache_misses = 31522
L2_total_cache_miss_rate = 0.6706
L2_total_cache_pending_hits = 920
L2_total_cache_reservation_fails = 13
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14215
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 785
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 31384
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.052

icnt_total_pkts_mem_to_simt=151824
icnt_total_pkts_simt_to_mem=107488
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.2704
	minimum = 6
	maximum = 1287
Network latency average = 15.8412
	minimum = 6
	maximum = 1275
Slowest packet = 40118
Flit latency average = 16.2953
	minimum = 6
	maximum = 1271
Slowest flit = 113577
Fragmentation average = 0.50317
	minimum = 0
	maximum = 1221
Injected packet rate average = 0.0085357
	minimum = 0.00676384 (at node 0)
	maximum = 0.0101049 (at node 3)
Accepted packet rate average = 0.0085357
	minimum = 0.00676384 (at node 0)
	maximum = 0.0101049 (at node 3)
Injected flit rate average = 0.0235429
	minimum = 0.0154797 (at node 0)
	maximum = 0.0318173 (at node 28)
Accepted flit rate average= 0.0235429
	minimum = 0.0218259 (at node 0)
	maximum = 0.0325391 (at node 3)
Injected packet length average = 2.75817
Accepted packet length average = 2.75817
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.2704 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1287 (1 samples)
Network latency average = 15.8412 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1275 (1 samples)
Flit latency average = 16.2953 (1 samples)
	minimum = 6 (1 samples)
	maximum = 1271 (1 samples)
Fragmentation average = 0.50317 (1 samples)
	minimum = 0 (1 samples)
	maximum = 1221 (1 samples)
Injected packet rate average = 0.0085357 (1 samples)
	minimum = 0.00676384 (1 samples)
	maximum = 0.0101049 (1 samples)
Accepted packet rate average = 0.0085357 (1 samples)
	minimum = 0.00676384 (1 samples)
	maximum = 0.0101049 (1 samples)
Injected flit rate average = 0.0235429 (1 samples)
	minimum = 0.0154797 (1 samples)
	maximum = 0.0318173 (1 samples)
Accepted flit rate average = 0.0235429 (1 samples)
	minimum = 0.0218259 (1 samples)
	maximum = 0.0325391 (1 samples)
Injected packet size average = 2.75817 (1 samples)
Accepted packet size average = 2.75817 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 32 sec (272 sec)
gpgpu_simulation_rate = 106062 (inst/sec)
gpgpu_simulation_rate = 1221 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 2: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 41514
gpu_sim_insn = 28848876
gpu_ipc =     694.9192
gpu_tot_sim_cycle = 595959
gpu_tot_sim_insn = 57697752
gpu_tot_ipc =      96.8150
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 2054
partiton_reqs_in_parallel = 913308
partiton_reqs_in_parallel_total    = 2363450
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       5.4983
partiton_reqs_in_parallel_util = 913308
partiton_reqs_in_parallel_util_total    = 2363450
gpu_sim_cycle_parition_util = 41514
gpu_tot_sim_cycle_parition_util    = 109119
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.7533
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 47008
L2_BW  =     106.1771 GB/Sec
L2_BW_total  =      14.8726 GB/Sec
gpu_total_sim_rate=135759

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1158456
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 3584
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.4554
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1155342
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 3584
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1158456
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9655, 9283, 9295, 9643, 9655, 9293, 9294, 9627, 
gpgpu_n_tot_thrd_icount = 66638848
gpgpu_n_tot_w_icount = 2082464
gpgpu_n_stall_shd_mem = 127730
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62768
gpgpu_n_mem_write_global = 30240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1532416
gpgpu_n_store_insn = 952560
gpgpu_n_shmem_insn = 6310576
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 114688
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20840
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105446
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74233	W0_Idle:138362	W0_Scoreboard:6318036	W1:120960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:816360	W32:1145144
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 502144 {8:62768,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4112640 {136:30240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7084928 {40:15120,136:47648,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 241920 {8:30240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 1068 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 595958 
mrq_lat_table:37068 	4881 	3191 	7740 	9699 	8492 	5739 	5735 	7203 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44494 	35306 	1376 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3 	51328 	1639 	516 	109 	27893 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	52431 	10152 	213 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	15120 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	72 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  6.348315  6.337079  7.887324  6.746988  7.026667  6.587500  8.491228  8.344828  8.266666  8.406779  6.086420  6.573333  7.757143  7.240000  6.819277  6.819277 
dram[1]:  7.311688  7.506667  9.288136  7.306667  6.679012  6.762500  8.962963  8.066667  7.750000  7.294117  7.358209  6.943662  8.500000  7.064935  7.753425  7.533333 
dram[2]:  6.776471  7.480519  7.506849  7.306667  7.025974  7.118421  9.132075  8.344828  7.294117  7.402985  6.240506  6.753425  7.771429  7.884058  7.194805  7.386667 
dram[3]:  6.939759  7.890411  8.682540  7.704226  7.025974  6.762500  8.625000  7.806452  7.294117  7.085714  7.130435  6.929577  8.242424  7.064935  6.674699  6.925000 
dram[4]:  7.111111  7.680000  8.164179  8.164179  6.721519  6.475610  8.701755  8.000000  7.750000  7.188406  7.687500  7.343284  8.227273  7.869565  7.315790  6.780488 
dram[5]:  7.608108  7.621622  8.569231  8.072464  6.397590  6.475610  8.857142  9.920000  7.515152  6.613333  6.847222  6.240506  8.227273  6.873418  6.619048  7.037975 
dram[6]:  7.324676  7.929577  8.569231  8.569231  6.870130  7.148649  8.551724  7.750000  7.750000  6.985916  6.833333  6.929577  8.564516  8.169230  8.128572  7.112500 
dram[7]:  7.608108  7.407895  7.643836  7.246753  7.246575  6.960526  8.000000  8.551724  7.625000  7.072464  6.644737  6.558442  7.794117  7.464789  7.024692  6.465909 
dram[8]:  7.324676  7.506667  8.857142  8.328359  6.973333  6.705128  7.750000  7.515152  7.625000  6.777778  7.214286  6.917808  8.548388  7.681159  6.939024  7.294872 
dram[9]:  7.783784  8.228572  7.440000  6.888889  8.301587  7.691176  8.551724  8.857142  7.393939  7.283582  6.917808  6.917808  8.030303  7.910448  7.233766  6.476744 
dram[10]:  7.480519  8.112676  9.147541  7.859155  6.469136  6.093023  8.857142  9.185185  7.176471  7.393939  7.188406  6.985916  9.050000  8.353847  6.710844  6.876543 
average row locality = 93170/12533 = 7.433974
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       379       378       376       376       358       358       330       330       336       336       335       335       367       367       379       379 
dram[1]:       377       377       370       370       366       366       330       330       336       336       335       335       368       368       379       378 
dram[2]:       384       384       370       370       366       366       330       330       336       336       335       335       368       368       372       372 
dram[3]:       384       384       369       369       366       366       329       330       336       336       335       335       368       368       372       372 
dram[4]:       384       384       369       369       361       361       336       336       336       336       335       335       367       367       374       374 
dram[5]:       377       378       374       374       361       361       336       336       336       336       336       336       367       367       374       374 
dram[6]:       378       377       374       374       359       359       336       336       336       336       335       335       361       361       381       381 
dram[7]:       377       377       375       375       359       359       336       336       332       332       342       342       360       360       381       381 
dram[8]:       378       377       375       375       355       355       336       336       332       332       342       342       360       360       381       381 
dram[9]:       384       384       375       375       355       355       336       336       332       332       342       342       360       360       375       375 
dram[10]:       384       384       375       375       356       356       336       336       332       332       337       337       367       367       375       375 
total reads: 62930
bank skew: 384/329 = 1.17
chip skew: 5724/5717 = 1.00
number of total write accesses:
dram[0]:       186       186       184       184       169       169       154       154       160       160       158       158       176       176       187       187 
dram[1]:       186       186       178       178       175       175       154       154       160       160       158       158       176       176       187       187 
dram[2]:       192       192       178       178       175       175       154       154       160       160       158       158       176       176       182       182 
dram[3]:       192       192       178       178       175       175       154       154       160       160       157       157       176       176       182       182 
dram[4]:       192       192       178       178       170       170       160       160       160       160       157       157       176       176       182       182 
dram[5]:       186       186       183       183       170       170       160       160       160       160       157       157       176       176       182       182 
dram[6]:       186       186       183       183       170       170       160       160       160       160       157       157       170       170       188       188 
dram[7]:       186       186       183       183       170       170       160       160       156       156       163       163       170       170       188       188 
dram[8]:       186       186       183       183       168       168       160       160       156       156       163       163       170       170       188       188 
dram[9]:       192       192       183       183       168       168       160       160       156       156       163       163       170       170       182       182 
dram[10]:       192       192       183       183       168       168       160       160       156       156       159       159       176       176       182       182 
total reads: 30240
bank skew: 192/154 = 1.25
chip skew: 2752/2748 = 1.00
average mf latency per bank:
dram[0]:       1345       730      1104       747      1335       783       987       759      1068       701      1459       842      1935       887      1521       779
dram[1]:       1328       723      1099       726      1323       783       992       757      1039       711      1488       834      1963       884      1508       774
dram[2]:       1356       729      1109       745      1314       786       992       778      1071       696      1453       836      1871       889      1533       765
dram[3]:       1326       720      1113       750      1325       785      1003       773      1047       709      1529       867      1931       882      1497       766
dram[4]:       1338       715      1136       768      1302       788       978       752      1073       701      1503       878      1944       892      1498       752
dram[5]:       1317       724      1111       738      1322       796       991       757      1063       700      1534       875      1963       880      1482       758
dram[6]:       1331       716      1145       759      1304       772       983       745      1063       702      1531       873      1954       922      1530       755
dram[7]:       1290       737      1127       735      1296       777      1001       756      1059       671      1548       845      1943       908      1547       757
dram[8]:       1296       715      1186       764      1324       793       985       748      1035       678      1541       845      1954       896      1533       761
dram[9]:       1336       731      1144       745      1312       791       996       748      1059       677      1560       868      1972       902      1524       755
dram[10]:       1308       727      1148       753      1324       786       978       753      1027       687      1561       851      1967       879      1507       760
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=281606 n_nop=245376 n_act=1189 n_pre=1173 n_req=8467 n_rd=22876 n_write=10992 bw_util=0.2405
n_activity=113370 dram_eff=0.5975
bk0: 1516a 261761i bk1: 1512a 263069i bk2: 1504a 261861i bk3: 1504a 261973i bk4: 1432a 262628i bk5: 1432a 262580i bk6: 1320a 263478i bk7: 1320a 263723i bk8: 1344a 264452i bk9: 1344a 264719i bk10: 1340a 264689i bk11: 1340a 263949i bk12: 1468a 262622i bk13: 1468a 262894i bk14: 1516a 261528i bk15: 1516a 261508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.29526
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f9132881810 :  mf: uid=1286732, sid13:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (595958), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=281606 n_nop=245508 n_act=1120 n_pre=1104 n_req=8469 n_rd=22882 n_write=10992 bw_util=0.2406
n_activity=112727 dram_eff=0.601
bk0: 1508a 261865i bk1: 1508a 263145i bk2: 1480a 262044i bk3: 1480a 262854i bk4: 1464a 261885i bk5: 1462a 262434i bk6: 1320a 263620i bk7: 1320a 263596i bk8: 1344a 264798i bk9: 1344a 264165i bk10: 1340a 264474i bk11: 1340a 265007i bk12: 1472a 262741i bk13: 1472a 262130i bk14: 1516a 262409i bk15: 1512a 262045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.30164
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=281606 n_nop=245430 n_act=1152 n_pre=1136 n_req=8472 n_rd=22888 n_write=11000 bw_util=0.2407
n_activity=113245 dram_eff=0.5985
bk0: 1536a 261464i bk1: 1536a 262825i bk2: 1480a 261965i bk3: 1480a 262574i bk4: 1464a 261634i bk5: 1464a 262544i bk6: 1320a 263263i bk7: 1320a 263349i bk8: 1344a 264109i bk9: 1344a 265026i bk10: 1340a 264283i bk11: 1340a 264165i bk12: 1472a 262154i bk13: 1472a 262441i bk14: 1488a 261694i bk15: 1488a 262385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32928
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=281606 n_nop=245456 n_act=1149 n_pre=1133 n_req=8467 n_rd=22876 n_write=10992 bw_util=0.2405
n_activity=113078 dram_eff=0.599
bk0: 1536a 262260i bk1: 1536a 262854i bk2: 1476a 261911i bk3: 1476a 262941i bk4: 1464a 262839i bk5: 1464a 263377i bk6: 1316a 263885i bk7: 1320a 263907i bk8: 1344a 264678i bk9: 1344a 264415i bk10: 1340a 264416i bk11: 1340a 264086i bk12: 1472a 262605i bk13: 1472a 262340i bk14: 1488a 263134i bk15: 1488a 262381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32435
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=281606 n_nop=245472 n_act=1127 n_pre=1111 n_req=8474 n_rd=22896 n_write=11000 bw_util=0.2407
n_activity=112938 dram_eff=0.6003
bk0: 1536a 261829i bk1: 1536a 262656i bk2: 1476a 261915i bk3: 1476a 262978i bk4: 1444a 262698i bk5: 1444a 262574i bk6: 1344a 262855i bk7: 1344a 262983i bk8: 1344a 263955i bk9: 1344a 264750i bk10: 1340a 264374i bk11: 1340a 264218i bk12: 1468a 262406i bk13: 1468a 262529i bk14: 1496a 262291i bk15: 1496a 262414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.35103
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7f9131c72520 :  mf: uid=1286731, sid13:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (595958), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=281606 n_nop=245432 n_act=1153 n_pre=1137 n_req=8471 n_rd=22892 n_write=10992 bw_util=0.2406
n_activity=114030 dram_eff=0.5943
bk0: 1508a 262756i bk1: 1512a 263594i bk2: 1496a 261625i bk3: 1496a 262783i bk4: 1444a 262573i bk5: 1444a 262796i bk6: 1344a 263696i bk7: 1344a 264141i bk8: 1344a 264493i bk9: 1344a 264645i bk10: 1344a 264111i bk11: 1344a 263735i bk12: 1468a 262391i bk13: 1468a 262273i bk14: 1496a 262587i bk15: 1496a 262551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.30692
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=281606 n_nop=245542 n_act=1106 n_pre=1090 n_req=8467 n_rd=22876 n_write=10992 bw_util=0.2405
n_activity=112791 dram_eff=0.6005
bk0: 1512a 262213i bk1: 1508a 262619i bk2: 1496a 261261i bk3: 1496a 262518i bk4: 1436a 262944i bk5: 1436a 263387i bk6: 1344a 263103i bk7: 1344a 263134i bk8: 1344a 264386i bk9: 1344a 264962i bk10: 1340a 264145i bk11: 1340a 263750i bk12: 1444a 262955i bk13: 1444a 262520i bk14: 1524a 261447i bk15: 1524a 261825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32301
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=281606 n_nop=245392 n_act=1163 n_pre=1147 n_req=8476 n_rd=22896 n_write=11008 bw_util=0.2408
n_activity=113429 dram_eff=0.5978
bk0: 1508a 262665i bk1: 1508a 263060i bk2: 1500a 261711i bk3: 1500a 262316i bk4: 1436a 263080i bk5: 1436a 262996i bk6: 1344a 262828i bk7: 1344a 263704i bk8: 1328a 264426i bk9: 1328a 265354i bk10: 1368a 263531i bk11: 1368a 264107i bk12: 1440a 262726i bk13: 1440a 263018i bk14: 1524a 261365i bk15: 1524a 262056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.28284
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=281606 n_nop=245492 n_act=1135 n_pre=1119 n_req=8465 n_rd=22868 n_write=10992 bw_util=0.2405
n_activity=112654 dram_eff=0.6011
bk0: 1512a 262468i bk1: 1508a 262798i bk2: 1500a 261244i bk3: 1500a 262204i bk4: 1420a 263235i bk5: 1420a 263351i bk6: 1344a 262916i bk7: 1344a 262955i bk8: 1328a 264527i bk9: 1328a 264781i bk10: 1368a 263824i bk11: 1368a 264763i bk12: 1440a 263006i bk13: 1440a 262693i bk14: 1524a 261933i bk15: 1524a 261825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.32367
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=281606 n_nop=245518 n_act=1120 n_pre=1104 n_req=8466 n_rd=22872 n_write=10992 bw_util=0.2405
n_activity=112492 dram_eff=0.6021
bk0: 1536a 261612i bk1: 1536a 262641i bk2: 1500a 261431i bk3: 1500a 261719i bk4: 1420a 262601i bk5: 1420a 262888i bk6: 1344a 263114i bk7: 1344a 263416i bk8: 1328a 265316i bk9: 1328a 265395i bk10: 1368a 263681i bk11: 1368a 263774i bk12: 1440a 262931i bk13: 1440a 262498i bk14: 1500a 262051i bk15: 1500a 262438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.27939
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=281606 n_nop=245478 n_act=1120 n_pre=1104 n_req=8476 n_rd=22896 n_write=11008 bw_util=0.2408
n_activity=112598 dram_eff=0.6022
bk0: 1536a 261917i bk1: 1536a 262351i bk2: 1500a 261639i bk3: 1500a 262184i bk4: 1424a 262600i bk5: 1424a 262924i bk6: 1344a 262966i bk7: 1344a 263386i bk8: 1328a 264456i bk9: 1328a 264767i bk10: 1348a 264151i bk11: 1348a 264122i bk12: 1468a 263108i bk13: 1468a 263017i bk14: 1500a 262475i bk15: 1500a 262988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.36192

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4282, Miss = 2860, Miss_rate = 0.668, Pending_hits = 33, Reservation_fails = 2
L2_cache_bank[1]: Access = 4252, Miss = 2859, Miss_rate = 0.672, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[2]: Access = 4254, Miss = 2861, Miss_rate = 0.673, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[3]: Access = 4228, Miss = 2860, Miss_rate = 0.676, Pending_hits = 290, Reservation_fails = 1
L2_cache_bank[4]: Access = 4230, Miss = 2861, Miss_rate = 0.676, Pending_hits = 4, Reservation_fails = 1
L2_cache_bank[5]: Access = 4229, Miss = 2861, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 0
L2_cache_bank[6]: Access = 4225, Miss = 2859, Miss_rate = 0.677, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 4225, Miss = 2860, Miss_rate = 0.677, Pending_hits = 288, Reservation_fails = 0
L2_cache_bank[8]: Access = 4257, Miss = 2862, Miss_rate = 0.672, Pending_hits = 32, Reservation_fails = 2
L2_cache_bank[9]: Access = 4258, Miss = 2862, Miss_rate = 0.672, Pending_hits = 317, Reservation_fails = 0
L2_cache_bank[10]: Access = 4256, Miss = 2861, Miss_rate = 0.672, Pending_hits = 34, Reservation_fails = 2
L2_cache_bank[11]: Access = 4254, Miss = 2862, Miss_rate = 0.673, Pending_hits = 311, Reservation_fails = 0
L2_cache_bank[12]: Access = 4252, Miss = 2860, Miss_rate = 0.673, Pending_hits = 7, Reservation_fails = 2
L2_cache_bank[13]: Access = 4254, Miss = 2859, Miss_rate = 0.672, Pending_hits = 286, Reservation_fails = 0
L2_cache_bank[14]: Access = 4260, Miss = 2862, Miss_rate = 0.672, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 4260, Miss = 2862, Miss_rate = 0.672, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[16]: Access = 4255, Miss = 2859, Miss_rate = 0.672, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[17]: Access = 4253, Miss = 2858, Miss_rate = 0.672, Pending_hits = 282, Reservation_fails = 1
L2_cache_bank[18]: Access = 4253, Miss = 2859, Miss_rate = 0.672, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[19]: Access = 4255, Miss = 2859, Miss_rate = 0.672, Pending_hits = 289, Reservation_fails = 1
L2_cache_bank[20]: Access = 4260, Miss = 2862, Miss_rate = 0.672, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[21]: Access = 4260, Miss = 2862, Miss_rate = 0.672, Pending_hits = 282, Reservation_fails = 0
L2_total_cache_accesses = 93512
L2_total_cache_misses = 62930
L2_total_cache_miss_rate = 0.6730
L2_total_cache_pending_hits = 3356
L2_total_cache_reservation_fails = 13
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26875
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3221
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 62768
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 30240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.075

icnt_total_pkts_mem_to_simt=301184
icnt_total_pkts_simt_to_mem=214472
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58848
	minimum = 6
	maximum = 42
Network latency average = 8.44091
	minimum = 6
	maximum = 42
Slowest packet = 94763
Flit latency average = 6.87053
	minimum = 6
	maximum = 38
Slowest flit = 260999
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224045
	minimum = 0.0177294 (at node 0)
	maximum = 0.0265941 (at node 11)
Accepted packet rate average = 0.0224045
	minimum = 0.0177294 (at node 0)
	maximum = 0.0265941 (at node 11)
Injected flit rate average = 0.0617503
	minimum = 0.0408547 (at node 0)
	maximum = 0.0818539 (at node 42)
Accepted flit rate average= 0.0617503
	minimum = 0.0568497 (at node 0)
	maximum = 0.0852745 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4295 (2 samples)
	minimum = 6 (2 samples)
	maximum = 664.5 (2 samples)
Network latency average = 12.1411 (2 samples)
	minimum = 6 (2 samples)
	maximum = 658.5 (2 samples)
Flit latency average = 11.5829 (2 samples)
	minimum = 6 (2 samples)
	maximum = 654.5 (2 samples)
Fragmentation average = 0.251585 (2 samples)
	minimum = 0 (2 samples)
	maximum = 610.5 (2 samples)
Injected packet rate average = 0.0154701 (2 samples)
	minimum = 0.0122466 (2 samples)
	maximum = 0.0183495 (2 samples)
Accepted packet rate average = 0.0154701 (2 samples)
	minimum = 0.0122466 (2 samples)
	maximum = 0.0183495 (2 samples)
Injected flit rate average = 0.0426466 (2 samples)
	minimum = 0.0281672 (2 samples)
	maximum = 0.0568356 (2 samples)
Accepted flit rate average = 0.0426466 (2 samples)
	minimum = 0.0393378 (2 samples)
	maximum = 0.0589068 (2 samples)
Injected packet size average = 2.75671 (2 samples)
Accepted packet size average = 2.75671 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 5 sec (425 sec)
gpgpu_simulation_rate = 135759 (inst/sec)
gpgpu_simulation_rate = 1402 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 3: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 41280
gpu_sim_insn = 28848876
gpu_ipc =     698.8585
gpu_tot_sim_cycle = 859389
gpu_tot_sim_insn = 86546628
gpu_tot_ipc =     100.7072
gpu_tot_issued_cta = 192
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 2715
partiton_reqs_in_parallel = 908160
partiton_reqs_in_parallel_total    = 3276758
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.8696
partiton_reqs_in_parallel_util = 908160
partiton_reqs_in_parallel_util_total    = 3276758
gpu_sim_cycle_parition_util = 41280
gpu_tot_sim_cycle_parition_util    = 150633
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8063
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 93512
L2_BW  =     106.7790 GB/Sec
L2_BW_total  =      15.4427 GB/Sec
gpu_total_sim_rate=159386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1737684
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 5376
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.3036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1734570
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5376
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1737684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
14482, 13931, 13942, 14458, 14483, 13945, 13941, 14435, 
gpgpu_n_tot_thrd_icount = 99958272
gpgpu_n_tot_w_icount = 3123696
gpgpu_n_stall_shd_mem = 127805
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 94152
gpgpu_n_mem_write_global = 45360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2298624
gpgpu_n_store_insn = 1428840
gpgpu_n_shmem_insn = 9465864
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 172032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20863
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105498
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:104203	W0_Idle:152503	W0_Scoreboard:7587290	W1:181440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1224540	W32:1717716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 753216 {8:94152,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6168960 {136:45360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10627392 {40:22680,136:71472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 362880 {8:45360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 799 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 859388 
mrq_lat_table:61667 	9370 	5803 	11995 	14596 	12366 	7153 	6134 	7288 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	69576 	56595 	1509 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	79351 	2453 	516 	109 	45558 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	78591 	15282 	307 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	120 	129 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.386139  8.376238 10.024096  8.757895  9.034883  8.538462 10.794118 10.637681 10.450705 10.600000  7.903226  8.448276 10.134147  9.551724  8.804124  8.804124 
dram[1]:  9.494382  9.712644 11.464788  9.146068  8.663043  8.758242 11.292308 10.338028  9.636364  9.160494  9.316456  8.867470 10.947369  9.142858  9.816092  9.373627 
dram[2]:  8.907216  9.707865  9.576470  9.356322  9.056818  9.160919 11.468750 10.637681  9.392406  9.512820  8.087913  8.658824 10.146341 10.271605  9.186813  9.393258 
dram[3]:  9.094737 10.164706 10.840000  9.564706  9.056818  8.758242 10.940298 10.054794  9.160494  8.939759  9.074074  8.855422 10.666667  9.142858  8.618557  8.893617 
dram[4]:  9.290322  9.931034 10.291140 10.291140  8.700000  8.419354 11.058824 10.301370  9.893333  9.275000  9.671053  9.303798 10.653846 10.259259  9.311111  8.729167 
dram[5]:  9.825582  9.837210 10.740260  9.963856  8.329787  8.419354 11.223881 12.327868  9.392406  8.431818  8.761905  8.087913 10.653846  8.935484  8.551021  9.010753 
dram[6]:  9.505618 10.180723 10.740260 10.740260  8.875000  9.188235 10.898551 10.026667  9.636364  8.833333  8.750000  8.855422 10.986486 10.558441 10.202381  9.117022 
dram[7]:  9.825582  9.602273  9.741177  9.098901  9.297619  8.977012 10.301370 10.898551  9.480519  8.902439  8.568182  8.471910 10.150000  9.552941  9.021052  8.401960 
dram[8]:  9.505618  9.712644 11.040000 10.481012  8.988372  8.685393 10.026667  9.766233  9.480519  8.588235  9.195122  8.870588 10.972973 10.024692  8.927083  9.315217 
dram[9]: 10.046512 10.536586  9.517241  8.715790 10.445946  9.784810 10.898551 11.223881  9.227848  9.112500  8.870588  8.870588 10.410256 10.024692  9.219780  8.390000 
dram[10]:  9.707865 10.409638 11.342465  9.975904  8.413043  7.979382 11.223881 11.569231  9.000000  9.227848  9.148149  8.927711 11.541667 10.792208  8.649485  8.831579 
average row locality = 139794/14677 = 9.524698
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       568       567       560       560       531       531       503       503       502       502       497       497       559       559       571       571 
dram[1]:       566       566       551       551       542       542       503       503       502       502       498       498       560       560       571       570 
dram[2]:       576       576       551       551       542       542       503       503       502       502       498       498       560       560       561       561 
dram[3]:       576       576       550       550       542       542       502       503       502       502       498       498       560       560       561       561 
dram[4]:       576       576       550       550       535       535       512       512       502       502       498       498       559       559       563       563 
dram[5]:       566       567       557       557       535       535       512       512       502       502       499       499       559       559       563       563 
dram[6]:       567       566       557       557       533       533       512       512       502       502       498       498       550       550       573       573 
dram[7]:       566       566       558       558       533       533       512       512       496       496       508       508       549       549       573       573 
dram[8]:       567       566       558       558       528       528       512       512       496       496       508       508       549       549       573       573 
dram[9]:       576       576       558       558       528       528       512       512       495       495       508       508       549       549       564       564 
dram[10]:       576       576       558       558       529       529       512       512       495       495       501       501       559       559       564       564 
total reads: 94434
bank skew: 576/495 = 1.16
chip skew: 8590/8580 = 1.00
number of total write accesses:
dram[0]:       279       279       272       272       246       246       231       231       240       240       238       238       272       272       283       283 
dram[1]:       279       279       263       263       255       255       231       231       240       240       238       238       272       272       283       283 
dram[2]:       288       288       263       263       255       255       231       231       240       240       238       238       272       272       275       275 
dram[3]:       288       288       263       263       255       255       231       231       240       240       237       237       272       272       275       275 
dram[4]:       288       288       263       263       248       248       240       240       240       240       237       237       272       272       275       275 
dram[5]:       279       279       270       270       248       248       240       240       240       240       237       237       272       272       275       275 
dram[6]:       279       279       270       270       248       248       240       240       240       240       237       237       263       263       284       284 
dram[7]:       279       279       270       270       248       248       240       240       234       234       246       246       263       263       284       284 
dram[8]:       279       279       270       270       245       245       240       240       234       234       246       246       263       263       284       284 
dram[9]:       288       288       270       270       245       245       240       240       234       234       246       246       263       263       275       275 
dram[10]:       288       288       270       270       245       245       240       240       234       234       240       240       272       272       275       275 
total reads: 45360
bank skew: 288/231 = 1.25
chip skew: 4128/4122 = 1.00
average mf latency per bank:
dram[0]:        995       560       840       577      1002       607       750       577       811       544      1073       638      1366       656      1107       592
dram[1]:        983       557       837       563       995       605       754       577       791       549      1092       633      1384       654      1098       587
dram[2]:       1002       560       844       577       989       608       755       591       812       540      1068       634      1325       657      1114       582
dram[3]:        982       555       846       580       997       607       760       587       796       549      1119       653      1364       653      1090       583
dram[4]:        990       551       862       592       981       609       745       572       814       543      1101       662      1372       659      1093       575
dram[5]:        977       556       845       572       994       615       754       576       807       543      1123       659      1384       651      1081       578
dram[6]:        985       552       868       586       982       598       749       568       808       544      1119       658      1377       677      1114       575
dram[7]:        958       565       857       571       975       602       760       575       805       523      1132       639      1369       670      1125       578
dram[8]:        962       552       897       590       994       611       749       570       788       529      1127       640      1377       662      1115       580
dram[9]:        989       562       868       576       985       611       757       571       805       528      1139       654      1388       666      1109       576
dram[10]:        971       560       871       583       995       608       746       573       783       535      1140       643      1386       650      1098       580
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=358256 n_nop=304702 n_act=1379 n_pre=1363 n_req=12703 n_rd=34324 n_write=16488 bw_util=0.2837
n_activity=170324 dram_eff=0.5967
bk0: 2272a 332327i bk1: 2268a 333901i bk2: 2240a 332529i bk3: 2240a 332967i bk4: 2124a 334059i bk5: 2124a 333733i bk6: 2012a 334959i bk7: 2012a 334922i bk8: 2008a 335649i bk9: 2008a 335571i bk10: 1988a 335963i bk11: 1988a 335415i bk12: 2236a 332895i bk13: 2236a 332918i bk14: 2284a 331318i bk15: 2284a 331709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64527
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=358256 n_nop=304804 n_act=1320 n_pre=1304 n_req=12707 n_rd=34340 n_write=16488 bw_util=0.2838
n_activity=169796 dram_eff=0.5987
bk0: 2264a 332077i bk1: 2264a 333314i bk2: 2204a 333065i bk3: 2204a 333943i bk4: 2168a 333000i bk5: 2168a 333634i bk6: 2012a 334674i bk7: 2012a 334928i bk8: 2008a 336008i bk9: 2008a 335531i bk10: 1992a 335406i bk11: 1992a 336229i bk12: 2240a 333156i bk13: 2240a 332657i bk14: 2284a 332423i bk15: 2280a 332320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64623
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=358256 n_nop=304748 n_act=1342 n_pre=1326 n_req=12710 n_rd=34344 n_write=16496 bw_util=0.2838
n_activity=169949 dram_eff=0.5983
bk0: 2304a 331846i bk1: 2304a 333537i bk2: 2204a 332964i bk3: 2204a 333380i bk4: 2168a 332592i bk5: 2168a 333614i bk6: 2012a 334456i bk7: 2012a 334411i bk8: 2008a 335435i bk9: 2008a 336352i bk10: 1992a 335478i bk11: 1992a 335545i bk12: 2240a 332072i bk13: 2240a 332699i bk14: 2244a 332294i bk15: 2244a 333096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.67736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=358256 n_nop=304758 n_act=1347 n_pre=1331 n_req=12705 n_rd=34332 n_write=16488 bw_util=0.2837
n_activity=170008 dram_eff=0.5979
bk0: 2304a 332371i bk1: 2304a 333252i bk2: 2200a 332850i bk3: 2200a 333843i bk4: 2168a 333805i bk5: 2168a 334785i bk6: 2008a 335201i bk7: 2012a 335303i bk8: 2008a 335800i bk9: 2008a 335592i bk10: 1992a 335459i bk11: 1992a 335417i bk12: 2240a 332766i bk13: 2240a 332335i bk14: 2244a 333412i bk15: 2244a 332778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65864
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7f9136cbf650 :  mf: uid=1929374, sid21:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (859388), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=358256 n_nop=304774 n_act=1317 n_pre=1301 n_req=12716 n_rd=34360 n_write=16504 bw_util=0.284
n_activity=169706 dram_eff=0.5994
bk0: 2304a 332068i bk1: 2304a 333072i bk2: 2200a 332493i bk3: 2200a 334090i bk4: 2140a 333654i bk5: 2140a 333843i bk6: 2048a 334244i bk7: 2048a 333884i bk8: 2008a 335223i bk9: 2008a 336051i bk10: 1992a 335757i bk11: 1992a 335707i bk12: 2236a 332303i bk13: 2236a 332696i bk14: 2252a 332473i bk15: 2252a 332608i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69813
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=358256 n_nop=304734 n_act=1351 n_pre=1335 n_req=12709 n_rd=34348 n_write=16488 bw_util=0.2838
n_activity=171155 dram_eff=0.594
bk0: 2264a 332942i bk1: 2268a 334601i bk2: 2228a 332693i bk3: 2228a 333476i bk4: 2140a 333810i bk5: 2140a 333876i bk6: 2048a 334539i bk7: 2048a 335215i bk8: 2008a 335805i bk9: 2008a 335815i bk10: 1996a 335425i bk11: 1996a 335185i bk12: 2236a 332441i bk13: 2236a 332702i bk14: 2252a 332868i bk15: 2252a 332815i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.65633
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=358256 n_nop=304852 n_act=1300 n_pre=1284 n_req=12705 n_rd=34332 n_write=16488 bw_util=0.2837
n_activity=170176 dram_eff=0.5973
bk0: 2268a 332851i bk1: 2264a 333325i bk2: 2228a 332108i bk3: 2228a 333772i bk4: 2132a 333986i bk5: 2132a 334476i bk6: 2048a 334349i bk7: 2048a 334228i bk8: 2008a 335453i bk9: 2008a 336350i bk10: 1992a 335509i bk11: 1992a 335265i bk12: 2200a 333340i bk13: 2200a 333121i bk14: 2292a 331581i bk15: 2292a 332258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.654
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f9136db1b30 :  mf: uid=1929375, sid19:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (859388), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=358256 n_nop=304678 n_act=1361 n_pre=1345 n_req=12718 n_rd=34360 n_write=16512 bw_util=0.284
n_activity=170112 dram_eff=0.5981
bk0: 2264a 332820i bk1: 2264a 333584i bk2: 2232a 332663i bk3: 2232a 332851i bk4: 2132a 334261i bk5: 2132a 334225i bk6: 2048a 333803i bk7: 2048a 334884i bk8: 1984a 335786i bk9: 1984a 336795i bk10: 2032a 334862i bk11: 2032a 334933i bk12: 2196a 332556i bk13: 2196a 332977i bk14: 2292a 331904i bk15: 2292a 332204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.62818
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=358256 n_nop=304802 n_act=1329 n_pre=1313 n_req=12703 n_rd=34324 n_write=16488 bw_util=0.2837
n_activity=169268 dram_eff=0.6004
bk0: 2268a 332797i bk1: 2264a 333663i bk2: 2232a 331942i bk3: 2232a 333122i bk4: 2112a 334805i bk5: 2112a 334492i bk6: 2048a 334102i bk7: 2048a 333708i bk8: 1984a 336016i bk9: 1984a 335758i bk10: 2032a 334819i bk11: 2032a 335660i bk12: 2196a 333332i bk13: 2196a 332676i bk14: 2292a 331983i bk15: 2292a 332098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.66469
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9136ccba10 :  mf: uid=1929376, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (859388), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=358256 n_nop=304829 n_act=1318 n_pre=1302 n_req=12702 n_rd=34319 n_write=16488 bw_util=0.2836
n_activity=169253 dram_eff=0.6004
bk0: 2304a 331953i bk1: 2304a 333061i bk2: 2232a 332021i bk3: 2231a 332245i bk4: 2112a 334148i bk5: 2112a 334412i bk6: 2048a 334210i bk7: 2048a 334211i bk8: 1980a 336498i bk9: 1980a 336428i bk10: 2032a 335069i bk11: 2032a 335007i bk12: 2196a 333174i bk13: 2196a 332869i bk14: 2256a 332161i bk15: 2256a 332899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.61932
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=358256 n_nop=304780 n_act=1314 n_pre=1298 n_req=12716 n_rd=34352 n_write=16512 bw_util=0.284
n_activity=169406 dram_eff=0.6005
bk0: 2304a 332053i bk1: 2304a 332453i bk2: 2232a 332810i bk3: 2232a 333088i bk4: 2116a 333594i bk5: 2116a 334022i bk6: 2048a 334126i bk7: 2048a 334507i bk8: 1980a 335866i bk9: 1980a 335946i bk10: 2004a 335175i bk11: 2004a 335380i bk12: 2236a 333544i bk13: 2236a 333296i bk14: 2256a 332758i bk15: 2256a 333223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6395, Miss = 4291, Miss_rate = 0.671, Pending_hits = 36, Reservation_fails = 2
L2_cache_bank[1]: Access = 6364, Miss = 4290, Miss_rate = 0.674, Pending_hits = 519, Reservation_fails = 0
L2_cache_bank[2]: Access = 6367, Miss = 4293, Miss_rate = 0.674, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[3]: Access = 6342, Miss = 4292, Miss_rate = 0.677, Pending_hits = 527, Reservation_fails = 1
L2_cache_bank[4]: Access = 6345, Miss = 4293, Miss_rate = 0.677, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[5]: Access = 6344, Miss = 4293, Miss_rate = 0.677, Pending_hits = 525, Reservation_fails = 0
L2_cache_bank[6]: Access = 6338, Miss = 4291, Miss_rate = 0.677, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 6337, Miss = 4292, Miss_rate = 0.677, Pending_hits = 524, Reservation_fails = 0
L2_cache_bank[8]: Access = 6371, Miss = 4295, Miss_rate = 0.674, Pending_hits = 35, Reservation_fails = 2
L2_cache_bank[9]: Access = 6373, Miss = 4295, Miss_rate = 0.674, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[10]: Access = 6370, Miss = 4293, Miss_rate = 0.674, Pending_hits = 37, Reservation_fails = 2
L2_cache_bank[11]: Access = 6367, Miss = 4294, Miss_rate = 0.674, Pending_hits = 540, Reservation_fails = 0
L2_cache_bank[12]: Access = 6364, Miss = 4292, Miss_rate = 0.674, Pending_hits = 10, Reservation_fails = 2
L2_cache_bank[13]: Access = 6367, Miss = 4291, Miss_rate = 0.674, Pending_hits = 518, Reservation_fails = 0
L2_cache_bank[14]: Access = 6376, Miss = 4295, Miss_rate = 0.674, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[15]: Access = 6376, Miss = 4295, Miss_rate = 0.674, Pending_hits = 519, Reservation_fails = 0
L2_cache_bank[16]: Access = 6369, Miss = 4291, Miss_rate = 0.674, Pending_hits = 7, Reservation_fails = 1
L2_cache_bank[17]: Access = 6366, Miss = 4290, Miss_rate = 0.674, Pending_hits = 515, Reservation_fails = 1
L2_cache_bank[18]: Access = 6365, Miss = 4290, Miss_rate = 0.674, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[19]: Access = 6368, Miss = 4290, Miss_rate = 0.674, Pending_hits = 519, Reservation_fails = 1
L2_cache_bank[20]: Access = 6376, Miss = 4294, Miss_rate = 0.673, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[21]: Access = 6376, Miss = 4294, Miss_rate = 0.673, Pending_hits = 515, Reservation_fails = 0
L2_total_cache_accesses = 140016
L2_total_cache_misses = 94434
L2_total_cache_miss_rate = 0.6745
L2_total_cache_pending_hits = 5952
L2_total_cache_reservation_fails = 13
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39279
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5817
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 94152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 45360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.089

icnt_total_pkts_mem_to_simt=450544
icnt_total_pkts_simt_to_mem=321456
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.669
	minimum = 6
	maximum = 54
Network latency average = 8.50718
	minimum = 6
	maximum = 54
Slowest packet = 240737
Flit latency average = 6.96124
	minimum = 6
	maximum = 54
Slowest flit = 663724
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0225316
	minimum = 0.0178299 (at node 0)
	maximum = 0.0267448 (at node 19)
Accepted packet rate average = 0.0225316
	minimum = 0.0178299 (at node 0)
	maximum = 0.0267448 (at node 19)
Injected flit rate average = 0.0621003
	minimum = 0.0410863 (at node 0)
	maximum = 0.0823179 (at node 42)
Accepted flit rate average= 0.0621003
	minimum = 0.0571719 (at node 0)
	maximum = 0.0857579 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.5093 (3 samples)
	minimum = 6 (3 samples)
	maximum = 461 (3 samples)
Network latency average = 10.9298 (3 samples)
	minimum = 6 (3 samples)
	maximum = 457 (3 samples)
Flit latency average = 10.0423 (3 samples)
	minimum = 6 (3 samples)
	maximum = 454.333 (3 samples)
Fragmentation average = 0.167723 (3 samples)
	minimum = 0 (3 samples)
	maximum = 407 (3 samples)
Injected packet rate average = 0.0178239 (3 samples)
	minimum = 0.0141077 (3 samples)
	maximum = 0.0211479 (3 samples)
Accepted packet rate average = 0.0178239 (3 samples)
	minimum = 0.0141077 (3 samples)
	maximum = 0.0211479 (3 samples)
Injected flit rate average = 0.0491312 (3 samples)
	minimum = 0.0324735 (3 samples)
	maximum = 0.0653297 (3 samples)
Accepted flit rate average = 0.0491312 (3 samples)
	minimum = 0.0452825 (3 samples)
	maximum = 0.0678572 (3 samples)
Injected packet size average = 2.75647 (3 samples)
Accepted packet size average = 2.75647 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 3 sec (543 sec)
gpgpu_simulation_rate = 159386 (inst/sec)
gpgpu_simulation_rate = 1582 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 4: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 4 
gpu_sim_cycle = 41741
gpu_sim_insn = 28848876
gpu_ipc =     691.1400
gpu_tot_sim_cycle = 1123280
gpu_tot_sim_insn = 115395504
gpu_tot_ipc =     102.7308
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 3195
partiton_reqs_in_parallel = 918302
partiton_reqs_in_parallel_total    = 4184918
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.5431
partiton_reqs_in_parallel_util = 918302
partiton_reqs_in_parallel_util_total    = 4184918
gpu_sim_cycle_parition_util = 41741
gpu_tot_sim_cycle_parition_util    = 191913
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8409
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 140016
L2_BW  =     105.5997 GB/Sec
L2_BW_total  =      15.7388 GB/Sec
gpu_total_sim_rate=175106

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2316912
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 7168
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.2277
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5536
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2313798
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7168
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2316912
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
19311, 18560, 18589, 19277, 19313, 18581, 18589, 19252, 4835, 4638, 4653, 4828, 
gpgpu_n_tot_thrd_icount = 133277696
gpgpu_n_tot_w_icount = 4164928
gpgpu_n_stall_shd_mem = 127849
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 125536
gpgpu_n_mem_write_global = 60480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3064832
gpgpu_n_store_insn = 1905120
gpgpu_n_shmem_insn = 12621152
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20889
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105516
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:133406	W0_Idle:167527	W0_Scoreboard:8874248	W1:241920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:1632720	W32:2290288
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1004288 {8:125536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8225280 {136:60480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14169856 {40:30240,136:95296,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 483840 {8:60480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 662 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 1123279 
mrq_lat_table:83188 	12438 	8027 	18142 	21764 	16854 	8600 	6695 	7288 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	93593 	78960 	1631 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5 	111426 	3689 	524 	109 	58743 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	105459 	19732 	373 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	15120 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	169 	163 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  6.680473  6.754491  7.417219  7.044025  7.040000  6.812903  7.806452  7.869919  8.065041  8.406779  6.168750  6.668919  7.601398  7.876812  7.031056  7.210191 
dram[1]:  7.088050  7.366013  8.240602  7.355705  6.597561  6.805031  8.000000  7.389313  7.348148  7.458647  6.861111  7.159420  7.827338  7.351351  7.398693  7.203822 
dram[2]:  6.736842  7.337580  6.807454  7.558620  7.310811  7.784173  8.491228  8.000000  7.136691  7.402985  6.253165  6.675676  7.608392  7.771429  6.894410  7.449665 
dram[3]:  6.898203  7.529412  7.877698  7.657342  6.848101  7.071896  8.126050  7.622047  6.841379  7.035461  7.137681  7.137681  7.302013  7.157895  6.981132  7.025316 
dram[4]:  7.155280  7.629139  7.156863  7.877698  7.175676  6.851613  9.358491  8.198347  7.458647  7.402985  7.296296  7.242647  7.496552  7.445206  7.037975  7.315790 
dram[5]:  7.513333  7.621622  8.021583  8.138686  6.807693  6.764331  8.478633  9.631068  7.136691  6.888889  6.707483  6.573333  7.601398  6.967949  6.950000  7.267974 
dram[6]:  7.094340  7.772414  7.689655  8.383459  6.967105  7.204082  8.478633  7.936000  7.136691  6.888889  6.793103  6.655406  7.759124  7.816176  7.682433  7.480263 
dram[7]:  7.414474  7.224359  7.200000  7.390728  7.253425  7.107383  7.936000  8.478633  7.021583  7.072464  6.352201  6.644737  7.224490  7.478873  7.335484  7.196203 
dram[8]:  7.570470  8.107914  8.028777  8.028777  6.811688  6.767742  7.811024  7.348148  7.021583  6.639456  6.870749  6.917808  7.866667  7.925373  6.849398  7.383117 
dram[9]:  7.680000  8.000000  7.200000  7.200000  7.492857  7.335664  7.811024  8.336135  7.021583  6.971428  6.558442  6.644737  7.426573  7.478873  7.089172  6.704819 
dram[10]:  7.529412  8.055944  8.028777  7.804196  6.645570  6.363636  8.336135  7.936000  6.921986  7.338346  6.801370  7.195652  8.426356  8.626985  7.000000  7.180645 
average row locality = 186418/25417 = 7.334383
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       757       756       752       752       718       718       660       660       672       672       671       671       735       735       758       758 
dram[1]:       755       755       740       740       732       732       660       660       672       672       672       672       736       736       758       757 
dram[2]:       768       768       740       740       732       732       660       660       672       672       672       672       736       736       746       746 
dram[3]:       768       768       739       739       732       732       659       660       672       672       671       671       736       736       746       746 
dram[4]:       768       768       739       739       722       722       672       672       672       672       671       671       735       735       748       748 
dram[5]:       755       756       749       749       722       722       672       672       672       672       672       672       735       735       748       748 
dram[6]:       756       755       749       749       719       719       672       672       672       672       671       671       723       723       761       761 
dram[7]:       755       755       750       750       719       719       672       672       664       664       684       684       722       722       761       761 
dram[8]:       756       755       750       750       713       713       672       672       664       664       684       684       722       722       761       761 
dram[9]:       768       768       750       750       713       713       672       672       664       664       684       684       722       722       749       749 
dram[10]:       768       768       750       750       714       714       672       672       664       664       675       675       735       735       749       749 
total reads: 125938
bank skew: 768/659 = 1.17
chip skew: 11454/11443 = 1.00
number of total write accesses:
dram[0]:       372       372       368       368       338       338       308       308       320       320       316       316       352       352       374       374 
dram[1]:       372       372       356       356       350       350       308       308       320       320       316       316       352       352       374       374 
dram[2]:       384       384       356       356       350       350       308       308       320       320       316       316       352       352       364       364 
dram[3]:       384       384       356       356       350       350       308       308       320       320       314       314       352       352       364       364 
dram[4]:       384       384       356       356       340       340       320       320       320       320       314       314       352       352       364       364 
dram[5]:       372       372       366       366       340       340       320       320       320       320       314       314       352       352       364       364 
dram[6]:       372       372       366       366       340       340       320       320       320       320       314       314       340       340       376       376 
dram[7]:       372       372       366       366       340       340       320       320       312       312       326       326       340       340       376       376 
dram[8]:       372       372       366       366       336       336       320       320       312       312       326       326       340       340       376       376 
dram[9]:       384       384       366       366       336       336       320       320       312       312       326       326       340       340       364       364 
dram[10]:       384       384       366       366       336       336       320       320       312       312       318       318       352       352       364       364 
total reads: 60480
bank skew: 384/308 = 1.25
chip skew: 5504/5496 = 1.00
average mf latency per bank:
dram[0]:        816       478       695       486       806       505       635       493       676       465       870       535      1112       560       904       504
dram[1]:        806       475       692       476       803       504       638       494       661       469       884       530      1127       557       897       500
dram[2]:        821       477       697       487       798       505       638       503       677       462       867       531      1082       560       909       496
dram[3]:        806       474       699       488       805       505       641       501       665       469       906       546      1111       556       890       497
dram[4]:        813       471       709       497       793       507       631       489       678       464       893       553      1117       561       892       490
dram[5]:        802       475       698       482       802       511       637       492       673       464       909       551      1127       555       883       493
dram[6]:        808       472       715       492       793       499       633       485       673       464       905       550      1122       576       909       490
dram[7]:        788       481       707       481       788       502       641       491       672       449       916       536      1115       570       917       492
dram[8]:        790       472       735       495       803       508       634       487       659       454       912       537      1121       564       910       494
dram[9]:        812       479       715       485       795       509       639       488       671       452       922       547      1129       567       906       491
dram[10]:        797       477       716       490       803       506       631       490       654       459       922       540      1128       555       896       495
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435762 n_nop=363320 n_act=2347 n_pre=2331 n_req=16941 n_rd=45780 n_write=21984 bw_util=0.311
n_activity=232770 dram_eff=0.5822
bk0: 3028a 402438i bk1: 3024a 403993i bk2: 3008a 402693i bk3: 3008a 403373i bk4: 2872a 404991i bk5: 2872a 404529i bk6: 2640a 406674i bk7: 2640a 406608i bk8: 2688a 407455i bk9: 2688a 407090i bk10: 2684a 407428i bk11: 2684a 406917i bk12: 2940a 404187i bk13: 2940a 404232i bk14: 3032a 401479i bk15: 3032a 402182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25482
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435762 n_nop=363366 n_act=2316 n_pre=2300 n_req=16945 n_rd=45796 n_write=21984 bw_util=0.3111
n_activity=232242 dram_eff=0.5837
bk0: 3020a 402352i bk1: 3020a 403626i bk2: 2960a 403505i bk3: 2960a 404058i bk4: 2928a 403382i bk5: 2928a 403920i bk6: 2640a 406215i bk7: 2640a 406419i bk8: 2688a 407385i bk9: 2688a 406923i bk10: 2688a 407012i bk11: 2688a 407662i bk12: 2944a 404223i bk13: 2944a 403868i bk14: 3032a 402242i bk15: 3028a 402600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.26274
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435762 n_nop=363314 n_act=2328 n_pre=2312 n_req=16952 n_rd=45808 n_write=22000 bw_util=0.3112
n_activity=232249 dram_eff=0.5839
bk0: 3072a 401607i bk1: 3072a 403733i bk2: 2960a 403292i bk3: 2960a 403779i bk4: 2928a 403446i bk5: 2928a 404608i bk6: 2640a 406289i bk7: 2640a 405813i bk8: 2688a 406769i bk9: 2688a 407264i bk10: 2688a 406623i bk11: 2688a 406836i bk12: 2944a 403349i bk13: 2944a 403761i bk14: 2984a 402311i bk15: 2984a 403386i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.28558
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435762 n_nop=363328 n_act=2339 n_pre=2323 n_req=16943 n_rd=45788 n_write=21984 bw_util=0.3111
n_activity=231719 dram_eff=0.5849
bk0: 3072a 402447i bk1: 3072a 403240i bk2: 2956a 402868i bk3: 2956a 404205i bk4: 2928a 404172i bk5: 2928a 405556i bk6: 2636a 407004i bk7: 2640a 407056i bk8: 2688a 407139i bk9: 2688a 407109i bk10: 2684a 407152i bk11: 2684a 407063i bk12: 2944a 404017i bk13: 2944a 403271i bk14: 2984a 404025i bk15: 2984a 403206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.26497
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9137590ee0 :  mf: uid=2572019, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (1123279), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435762 n_nop=363416 n_act=2273 n_pre=2257 n_req=16954 n_rd=45816 n_write=22000 bw_util=0.3113
n_activity=232027 dram_eff=0.5846
bk0: 3072a 402126i bk1: 3072a 402929i bk2: 2956a 402804i bk3: 2956a 404886i bk4: 2888a 404291i bk5: 2888a 404858i bk6: 2688a 406349i bk7: 2688a 405373i bk8: 2688a 406733i bk9: 2688a 407543i bk10: 2684a 407165i bk11: 2684a 407427i bk12: 2940a 403345i bk13: 2940a 403631i bk14: 2992a 402623i bk15: 2992a 403460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29157
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435762 n_nop=363392 n_act=2299 n_pre=2283 n_req=16947 n_rd=45804 n_write=21984 bw_util=0.3111
n_activity=232960 dram_eff=0.582
bk0: 3020a 403040i bk1: 3024a 404773i bk2: 2996a 403159i bk3: 2996a 403726i bk4: 2888a 404725i bk5: 2888a 404648i bk6: 2688a 406356i bk7: 2688a 407041i bk8: 2688a 407461i bk9: 2688a 406872i bk10: 2688a 406931i bk11: 2688a 406692i bk12: 2940a 403366i bk13: 2940a 403528i bk14: 2992a 403238i bk15: 2992a 403279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25927
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435762 n_nop=363470 n_act=2272 n_pre=2256 n_req=16941 n_rd=45780 n_write=21984 bw_util=0.311
n_activity=232325 dram_eff=0.5834
bk0: 3024a 403047i bk1: 3020a 403690i bk2: 2996a 402516i bk3: 2996a 404272i bk4: 2876a 404498i bk5: 2876a 405087i bk6: 2688a 406210i bk7: 2688a 405888i bk8: 2688a 406606i bk9: 2688a 407733i bk10: 2684a 407263i bk11: 2684a 406755i bk12: 2892a 404631i bk13: 2892a 404161i bk14: 3044a 401852i bk15: 3044a 402832i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.25653
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435762 n_nop=363264 n_act=2341 n_pre=2325 n_req=16958 n_rd=45816 n_write=22016 bw_util=0.3113
n_activity=231870 dram_eff=0.5851
bk0: 3020a 403062i bk1: 3020a 403954i bk2: 3000a 402595i bk3: 3000a 402961i bk4: 2876a 405396i bk5: 2876a 405115i bk6: 2688a 405580i bk7: 2688a 406775i bk8: 2656a 407143i bk9: 2656a 407963i bk10: 2736a 406175i bk11: 2736a 406148i bk12: 2888a 403715i bk13: 2888a 404026i bk14: 3044a 402419i bk15: 3044a 402992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23511
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435762 n_nop=363412 n_act=2305 n_pre=2289 n_req=16939 n_rd=45772 n_write=21984 bw_util=0.311
n_activity=231426 dram_eff=0.5856
bk0: 3024a 403438i bk1: 3020a 404099i bk2: 3000a 402332i bk3: 3000a 403641i bk4: 2852a 405329i bk5: 2852a 405505i bk6: 2688a 405896i bk7: 2688a 405475i bk8: 2656a 407381i bk9: 2656a 407059i bk10: 2736a 406195i bk11: 2736a 406712i bk12: 2888a 404660i bk13: 2888a 403505i bk14: 3044a 402191i bk15: 3044a 402465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.27054
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435762 n_nop=363366 n_act=2326 n_pre=2310 n_req=16940 n_rd=45776 n_write=21984 bw_util=0.311
n_activity=231135 dram_eff=0.5863
bk0: 3072a 402029i bk1: 3072a 403068i bk2: 3000a 402106i bk3: 3000a 402299i bk4: 2852a 405091i bk5: 2852a 405417i bk6: 2688a 405444i bk7: 2688a 405311i bk8: 2656a 408088i bk9: 2656a 407566i bk10: 2736a 406033i bk11: 2736a 406428i bk12: 2888a 404474i bk13: 2888a 403930i bk14: 2996a 402831i bk15: 2996a 403354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.23799
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f91375ae130 :  mf: uid=2572020, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (1123279), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=435762 n_nop=363403 n_act=2272 n_pre=2256 n_req=16958 n_rd=45815 n_write=22016 bw_util=0.3113
n_activity=231457 dram_eff=0.5861
bk0: 3072a 402411i bk1: 3072a 402795i bk2: 3000a 403148i bk3: 3000a 403578i bk4: 2856a 404486i bk5: 2855a 404706i bk6: 2688a 405560i bk7: 2688a 405991i bk8: 2656a 407275i bk9: 2656a 407322i bk10: 2700a 406594i bk11: 2700a 406796i bk12: 2940a 404774i bk13: 2940a 404468i bk14: 2996a 403399i bk15: 2996a 403745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.29384

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8508, Miss = 5723, Miss_rate = 0.673, Pending_hits = 37, Reservation_fails = 2
L2_cache_bank[1]: Access = 8476, Miss = 5722, Miss_rate = 0.675, Pending_hits = 768, Reservation_fails = 0
L2_cache_bank[2]: Access = 8480, Miss = 5725, Miss_rate = 0.675, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[3]: Access = 8456, Miss = 5724, Miss_rate = 0.677, Pending_hits = 771, Reservation_fails = 1
L2_cache_bank[4]: Access = 8460, Miss = 5726, Miss_rate = 0.677, Pending_hits = 10, Reservation_fails = 1
L2_cache_bank[5]: Access = 8458, Miss = 5726, Miss_rate = 0.677, Pending_hits = 769, Reservation_fails = 0
L2_cache_bank[6]: Access = 8450, Miss = 5723, Miss_rate = 0.677, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[7]: Access = 8450, Miss = 5724, Miss_rate = 0.677, Pending_hits = 772, Reservation_fails = 0
L2_cache_bank[8]: Access = 8486, Miss = 5727, Miss_rate = 0.675, Pending_hits = 38, Reservation_fails = 2
L2_cache_bank[9]: Access = 8488, Miss = 5727, Miss_rate = 0.675, Pending_hits = 800, Reservation_fails = 0
L2_cache_bank[10]: Access = 8484, Miss = 5725, Miss_rate = 0.675, Pending_hits = 40, Reservation_fails = 2
L2_cache_bank[11]: Access = 8480, Miss = 5726, Miss_rate = 0.675, Pending_hits = 792, Reservation_fails = 0
L2_cache_bank[12]: Access = 8476, Miss = 5723, Miss_rate = 0.675, Pending_hits = 12, Reservation_fails = 2
L2_cache_bank[13]: Access = 8480, Miss = 5722, Miss_rate = 0.675, Pending_hits = 762, Reservation_fails = 0
L2_cache_bank[14]: Access = 8492, Miss = 5727, Miss_rate = 0.674, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[15]: Access = 8492, Miss = 5727, Miss_rate = 0.674, Pending_hits = 771, Reservation_fails = 0
L2_cache_bank[16]: Access = 8482, Miss = 5722, Miss_rate = 0.675, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[17]: Access = 8478, Miss = 5721, Miss_rate = 0.675, Pending_hits = 761, Reservation_fails = 1
L2_cache_bank[18]: Access = 8478, Miss = 5722, Miss_rate = 0.675, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[19]: Access = 8482, Miss = 5722, Miss_rate = 0.675, Pending_hits = 767, Reservation_fails = 1
L2_cache_bank[20]: Access = 8492, Miss = 5727, Miss_rate = 0.674, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[21]: Access = 8492, Miss = 5727, Miss_rate = 0.674, Pending_hits = 762, Reservation_fails = 0
L2_total_cache_accesses = 186520
L2_total_cache_misses = 125938
L2_total_cache_miss_rate = 0.6752
L2_total_cache_pending_hits = 8693
L2_total_cache_reservation_fails = 13
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 51538
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8558
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 60480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 125536
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 60480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.028
L2_cache_fill_port_util = 0.098

icnt_total_pkts_mem_to_simt=599904
icnt_total_pkts_simt_to_mem=428440
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.568
	minimum = 6
	maximum = 44
Network latency average = 8.41991
	minimum = 6
	maximum = 40
Slowest packet = 280780
Flit latency average = 6.83715
	minimum = 6
	maximum = 36
Slowest flit = 784478
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0222827
	minimum = 0.017633 (at node 5)
	maximum = 0.0264494 (at node 0)
Accepted packet rate average = 0.0222827
	minimum = 0.017633 (at node 5)
	maximum = 0.0264494 (at node 0)
Injected flit rate average = 0.0614145
	minimum = 0.0406325 (at node 5)
	maximum = 0.0814087 (at node 42)
Accepted flit rate average= 0.0614145
	minimum = 0.0565405 (at node 5)
	maximum = 0.0848107 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.524 (4 samples)
	minimum = 6 (4 samples)
	maximum = 356.75 (4 samples)
Network latency average = 10.3023 (4 samples)
	minimum = 6 (4 samples)
	maximum = 352.75 (4 samples)
Flit latency average = 9.24105 (4 samples)
	minimum = 6 (4 samples)
	maximum = 349.75 (4 samples)
Fragmentation average = 0.125792 (4 samples)
	minimum = 0 (4 samples)
	maximum = 305.25 (4 samples)
Injected packet rate average = 0.0189386 (4 samples)
	minimum = 0.014989 (4 samples)
	maximum = 0.0224733 (4 samples)
Accepted packet rate average = 0.0189386 (4 samples)
	minimum = 0.014989 (4 samples)
	maximum = 0.0224733 (4 samples)
Injected flit rate average = 0.052202 (4 samples)
	minimum = 0.0345133 (4 samples)
	maximum = 0.0693494 (4 samples)
Accepted flit rate average = 0.052202 (4 samples)
	minimum = 0.048097 (4 samples)
	maximum = 0.0720955 (4 samples)
Injected packet size average = 2.75638 (4 samples)
Accepted packet size average = 2.75638 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 59 sec (659 sec)
gpgpu_simulation_rate = 175106 (inst/sec)
gpgpu_simulation_rate = 1704 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 5: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 41521
gpu_sim_insn = 28848876
gpu_ipc =     694.8021
gpu_tot_sim_cycle = 1386951
gpu_tot_sim_insn = 144244380
gpu_tot_ipc =     104.0011
gpu_tot_issued_cta = 320
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 4050
partiton_reqs_in_parallel = 913462
partiton_reqs_in_parallel_total    = 5103220
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.3381
partiton_reqs_in_parallel_util = 913462
partiton_reqs_in_parallel_util_total    = 5103220
gpu_sim_cycle_parition_util = 41521
gpu_tot_sim_cycle_parition_util    = 233654
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8649
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 186520
L2_BW  =     106.1592 GB/Sec
L2_BW_total  =      15.9248 GB/Sec
gpu_total_sim_rate=186845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2896140
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 8960
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1821
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2893026
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 8960
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2896140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
24138, 23203, 23236, 24097, 24140, 23233, 23236, 24065, 4835, 4638, 4653, 4828, 
gpgpu_n_tot_thrd_icount = 166597120
gpgpu_n_tot_w_icount = 5206160
gpgpu_n_stall_shd_mem = 127879
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 156920
gpgpu_n_mem_write_global = 75600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3831040
gpgpu_n_store_insn = 2381400
gpgpu_n_shmem_insn = 15776440
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 286720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20904
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105531
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:163091	W0_Idle:182352	W0_Scoreboard:10108945	W1:302400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2040900	W32:2862860
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1255360 {8:156920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10281600 {136:75600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17712320 {40:37800,136:119120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 604800 {8:75600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 578 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 1386950 
mrq_lat_table:108879 	16870 	10555 	22452 	26413 	20058 	9989 	7072 	7332 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	123227 	95773 	1688 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	148336 	4953 	527 	109 	67069 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	130980 	25503 	465 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	30240 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	250 	165 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.545455  7.540107  8.046243  7.606557  7.727811  7.593023  8.517483  8.577465  9.238806  9.450381  6.752747  7.229412  8.333333  8.814102  7.845304  8.022599 
dram[1]:  7.871509  8.051429  8.901960  8.059172  7.311475  7.516854  8.458333  7.807693  8.253333  8.253333  7.598765  7.791139  8.764331  8.190476  7.845304  7.670270 
dram[2]:  7.539267  8.135593  7.362162  7.964912  8.011976  8.468354  9.297709  8.826087  8.253333  8.421769  6.838889  7.156977  8.546584  8.708860  7.690608  8.140351 
dram[3]:  7.700535  8.228572  8.668790  8.349693  7.474860  7.689655  8.451389  8.013158  7.548780  7.548780  7.871795  7.772152  8.239521  8.094118  7.443850  7.483871 
dram[4]:  7.868853  8.323699  7.603352  8.248485  7.868263  7.551724 10.146341  9.043478  8.253333  8.198675  7.922581  7.974026  8.540373  8.487655  7.920455  8.200000 
dram[5]:  8.288236  8.392858  8.710691  8.821656  7.259668  7.141304  9.176471 10.064516  7.641975  7.325444  7.539877  7.229412  8.435583  7.724719  7.494624  7.617486 
dram[6]:  7.877095  8.239766  8.293413  9.052288  7.945455  7.993902  9.313433  8.788733  7.641975  7.413174  7.533742  7.397590  8.790850  8.621795  8.284883  8.096591 
dram[7]:  8.288236  8.005682  8.011560  8.201183  7.757396  7.534483  8.788733  9.176471  7.518518  7.472393  7.112994  7.319767  8.047904  8.195122  7.872928  7.500000 
dram[8]:  8.443113  8.644172  8.941936  8.716981  7.778443  7.552326  8.666667  8.210526  7.518518  7.164706  7.630303  7.676829  8.900662  8.842105  7.500000  8.096591 
dram[9]:  8.571428  8.780488  8.105263  8.105263  8.169811  8.118750  8.547945  9.043478  7.902597  7.751592  7.235632  7.319767  8.145454  8.195122  7.971428  7.500000 
dram[10]:  8.421053  8.834355  8.828026  8.400000  7.514451  7.222222  8.914286  8.666667  7.420732  7.801282  7.369048  7.835443  9.353742  9.548611  7.622951  7.793296 
average row locality = 233042/28955 = 8.048420
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       946       945       936       936       891       891       833       833       838       838       833       833       927       927       950       950 
dram[1]:       944       944       921       921       908       908       833       833       838       838       835       835       928       928       950       949 
dram[2]:       960       960       921       921       908       908       833       833       838       838       835       835       928       928       935       935 
dram[3]:       960       960       920       920       908       908       832       833       838       838       834       834       928       928       935       935 
dram[4]:       960       960       920       920       896       896       848       848       838       838       834       834       927       927       937       937 
dram[5]:       944       945       932       932       896       896       848       848       838       838       835       835       927       927       937       937 
dram[6]:       945       944       932       932       893       893       848       848       838       838       834       834       912       912       953       953 
dram[7]:       944       944       933       933       893       893       848       848       828       828       850       850       911       911       953       953 
dram[8]:       945       944       933       933       886       886       848       848       828       828       850       850       911       911       953       953 
dram[9]:       960       960       933       933       886       886       848       848       827       827       850       850       911       911       938       938 
dram[10]:       960       960       933       933       887       887       848       848       827       827       839       839       927       927       938       938 
total reads: 157442
bank skew: 960/827 = 1.16
chip skew: 14320/14306 = 1.00
number of total write accesses:
dram[0]:       465       465       456       456       415       415       385       385       400       400       396       396       448       448       470       470 
dram[1]:       465       465       441       441       430       430       385       385       400       400       396       396       448       448       470       470 
dram[2]:       480       480       441       441       430       430       385       385       400       400       396       396       448       448       457       457 
dram[3]:       480       480       441       441       430       430       385       385       400       400       394       394       448       448       457       457 
dram[4]:       480       480       441       441       418       418       400       400       400       400       394       394       448       448       457       457 
dram[5]:       465       465       453       453       418       418       400       400       400       400       394       394       448       448       457       457 
dram[6]:       465       465       453       453       418       418       400       400       400       400       394       394       433       433       472       472 
dram[7]:       465       465       453       453       418       418       400       400       390       390       409       409       433       433       472       472 
dram[8]:       465       465       453       453       413       413       400       400       390       390       409       409       433       433       472       472 
dram[9]:       480       480       453       453       413       413       400       400       390       390       409       409       433       433       457       457 
dram[10]:       480       480       453       453       413       413       400       400       390       390       399       399       448       448       457       457 
total reads: 75600
bank skew: 480/385 = 1.25
chip skew: 6880/6870 = 1.00
average mf latency per bank:
dram[0]:        704       426       610       436       702       453       558       437       592       417       748       473       932       487       772       446
dram[1]:        695       425       608       427       700       451       560       438       580       420       760       469       945       486       767       443
dram[2]:        708       426       612       438       695       453       560       446       592       414       746       470       908       488       777       440
dram[3]:        696       423       613       436       700       452       562       444       583       420       776       481       932       485       760       441
dram[4]:        701       421       621       445       691       453       554       435       593       416       766       487       936       489       763       435
dram[5]:        692       424       612       432       699       458       559       437       590       417       778       485       944       484       755       438
dram[6]:        697       422       625       441       692       448       556       432       590       416       776       485       941       500       776       435
dram[7]:        681       429       619       432       687       450       562       436       588       403       785       473       935       496       782       437
dram[8]:        683       422       642       443       699       455       556       433       579       409       781       474       940       491       776       438
dram[9]:        700       428       625       435       693       456       561       434       588       407       789       483       946       493       774       436
dram[10]:        688       426       627       438       699       453       555       435       575       412       789       476       945       483       766       440
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512859 n_nop=422861 n_act=2653 n_pre=2637 n_req=21177 n_rd=57228 n_write=27480 bw_util=0.3303
n_activity=289314 dram_eff=0.5856
bk0: 3784a 472679i bk1: 3780a 474377i bk2: 3744a 473510i bk3: 3744a 473556i bk4: 3564a 476162i bk5: 3564a 475905i bk6: 3332a 477344i bk7: 3332a 477845i bk8: 3352a 478437i bk9: 3352a 477983i bk10: 3332a 478154i bk11: 3332a 478403i bk12: 3708a 474269i bk13: 3708a 474196i bk14: 3800a 471244i bk15: 3800a 472603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.9308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512859 n_nop=422847 n_act=2648 n_pre=2632 n_req=21183 n_rd=57252 n_write=27480 bw_util=0.3304
n_activity=288933 dram_eff=0.5865
bk0: 3776a 472542i bk1: 3776a 474147i bk2: 3684a 474317i bk3: 3684a 475101i bk4: 3632a 474253i bk5: 3632a 475165i bk6: 3332a 476985i bk7: 3332a 477424i bk8: 3352a 478565i bk9: 3352a 477981i bk10: 3340a 477699i bk11: 3340a 478620i bk12: 3712a 473816i bk13: 3712a 474084i bk14: 3800a 472155i bk15: 3796a 472790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95056
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512859 n_nop=422839 n_act=2638 n_pre=2622 n_req=21190 n_rd=57264 n_write=27496 bw_util=0.3305
n_activity=289354 dram_eff=0.5859
bk0: 3840a 471555i bk1: 3840a 474461i bk2: 3684a 473916i bk3: 3684a 474108i bk4: 3632a 474572i bk5: 3632a 475707i bk6: 3332a 477667i bk7: 3332a 477304i bk8: 3352a 478037i bk9: 3352a 478764i bk10: 3340a 477370i bk11: 3340a 477725i bk12: 3712a 473688i bk13: 3712a 474265i bk14: 3740a 472420i bk15: 3740a 474035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96519
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512859 n_nop=422785 n_act=2683 n_pre=2667 n_req=21181 n_rd=57244 n_write=27480 bw_util=0.3304
n_activity=288660 dram_eff=0.587
bk0: 3840a 472394i bk1: 3840a 473292i bk2: 3680a 473712i bk3: 3680a 475220i bk4: 3632a 475021i bk5: 3632a 476383i bk6: 3328a 477437i bk7: 3332a 478106i bk8: 3352a 477963i bk9: 3352a 477925i bk10: 3336a 478254i bk11: 3336a 478624i bk12: 3712a 473786i bk13: 3712a 472817i bk14: 3740a 473989i bk15: 3740a 473512i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93418
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512859 n_nop=422929 n_act=2581 n_pre=2565 n_req=21196 n_rd=57280 n_write=27504 bw_util=0.3306
n_activity=288927 dram_eff=0.5869
bk0: 3840a 472168i bk1: 3840a 473373i bk2: 3680a 473490i bk3: 3680a 475749i bk4: 3584a 474858i bk5: 3584a 476302i bk6: 3392a 477647i bk7: 3392a 476193i bk8: 3352a 477964i bk9: 3352a 478428i bk10: 3336a 477824i bk11: 3336a 479048i bk12: 3708a 473990i bk13: 3708a 474055i bk14: 3748a 472757i bk15: 3748a 473666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96124
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512859 n_nop=422829 n_act=2653 n_pre=2637 n_req=21185 n_rd=57260 n_write=27480 bw_util=0.3305
n_activity=289942 dram_eff=0.5845
bk0: 3776a 473039i bk1: 3780a 475131i bk2: 3728a 473691i bk3: 3728a 474591i bk4: 3584a 475608i bk5: 3584a 475548i bk6: 3392a 477179i bk7: 3392a 477931i bk8: 3352a 478097i bk9: 3352a 477684i bk10: 3340a 478167i bk11: 3340a 477919i bk12: 3708a 473319i bk13: 3708a 473469i bk14: 3748a 473652i bk15: 3748a 473523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.94219
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512859 n_nop=422979 n_act=2590 n_pre=2574 n_req=21179 n_rd=57236 n_write=27480 bw_util=0.3304
n_activity=289294 dram_eff=0.5857
bk0: 3780a 473041i bk1: 3776a 474302i bk2: 3728a 473107i bk3: 3728a 475105i bk4: 3572a 475409i bk5: 3572a 476489i bk6: 3392a 477033i bk7: 3392a 476801i bk8: 3352a 477374i bk9: 3352a 478925i bk10: 3336a 478250i bk11: 3336a 478195i bk12: 3648a 474638i bk13: 3648a 474975i bk14: 3812a 472257i bk15: 3812a 472565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.93701
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512859 n_nop=422705 n_act=2685 n_pre=2669 n_req=21200 n_rd=57280 n_write=27520 bw_util=0.3307
n_activity=288856 dram_eff=0.5871
bk0: 3776a 473630i bk1: 3776a 474507i bk2: 3732a 473447i bk3: 3732a 473963i bk4: 3572a 476325i bk5: 3572a 476382i bk6: 3392a 476712i bk7: 3392a 477857i bk8: 3312a 478117i bk9: 3312a 478890i bk10: 3400a 476917i bk11: 3400a 477133i bk12: 3644a 473559i bk13: 3644a 474278i bk14: 3812a 472421i bk15: 3812a 473142i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.90817
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512859 n_nop=422949 n_act=2609 n_pre=2593 n_req=21177 n_rd=57228 n_write=27480 bw_util=0.3303
n_activity=288328 dram_eff=0.5876
bk0: 3780a 473909i bk1: 3776a 474590i bk2: 3732a 473417i bk3: 3732a 474683i bk4: 3544a 476505i bk5: 3544a 477175i bk6: 3392a 476869i bk7: 3392a 476649i bk8: 3312a 477967i bk9: 3312a 478020i bk10: 3400a 476792i bk11: 3400a 477736i bk12: 3644a 474572i bk13: 3644a 473916i bk14: 3812a 472306i bk15: 3812a 472499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.95187
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9137d3d8a0 :  mf: uid=3214664, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1386950), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512859 n_nop=422925 n_act=2624 n_pre=2608 n_req=21176 n_rd=57222 n_write=27480 bw_util=0.3303
n_activity=288018 dram_eff=0.5882
bk0: 3840a 472604i bk1: 3840a 473112i bk2: 3732a 473421i bk3: 3730a 473265i bk4: 3544a 475767i bk5: 3544a 476384i bk6: 3392a 476426i bk7: 3392a 476026i bk8: 3308a 479297i bk9: 3308a 478408i bk10: 3400a 476896i bk11: 3400a 477561i bk12: 3644a 474977i bk13: 3644a 474374i bk14: 3752a 472290i bk15: 3752a 473750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.92294
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=512859 n_nop=422899 n_act=2592 n_pre=2576 n_req=21198 n_rd=57272 n_write=27520 bw_util=0.3307
n_activity=288618 dram_eff=0.5876
bk0: 3840a 472708i bk1: 3840a 473332i bk2: 3732a 473855i bk3: 3732a 474432i bk4: 3548a 475993i bk5: 3548a 476312i bk6: 3392a 476367i bk7: 3392a 477218i bk8: 3308a 478420i bk9: 3308a 478472i bk10: 3356a 477563i bk11: 3356a 477721i bk12: 3708a 474520i bk13: 3708a 474681i bk14: 3752a 473694i bk15: 3752a 474172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.96781

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10621, Miss = 7154, Miss_rate = 0.674, Pending_hits = 90, Reservation_fails = 2
L2_cache_bank[1]: Access = 10588, Miss = 7153, Miss_rate = 0.676, Pending_hits = 962, Reservation_fails = 0
L2_cache_bank[2]: Access = 10593, Miss = 7157, Miss_rate = 0.676, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[3]: Access = 10570, Miss = 7156, Miss_rate = 0.677, Pending_hits = 964, Reservation_fails = 1
L2_cache_bank[4]: Access = 10575, Miss = 7158, Miss_rate = 0.677, Pending_hits = 58, Reservation_fails = 1
L2_cache_bank[5]: Access = 10573, Miss = 7158, Miss_rate = 0.677, Pending_hits = 964, Reservation_fails = 0
L2_cache_bank[6]: Access = 10563, Miss = 7155, Miss_rate = 0.677, Pending_hits = 62, Reservation_fails = 0
L2_cache_bank[7]: Access = 10562, Miss = 7156, Miss_rate = 0.678, Pending_hits = 967, Reservation_fails = 0
L2_cache_bank[8]: Access = 10600, Miss = 7160, Miss_rate = 0.675, Pending_hits = 90, Reservation_fails = 2
L2_cache_bank[9]: Access = 10603, Miss = 7160, Miss_rate = 0.675, Pending_hits = 996, Reservation_fails = 0
L2_cache_bank[10]: Access = 10598, Miss = 7157, Miss_rate = 0.675, Pending_hits = 94, Reservation_fails = 2
L2_cache_bank[11]: Access = 10593, Miss = 7158, Miss_rate = 0.676, Pending_hits = 981, Reservation_fails = 0
L2_cache_bank[12]: Access = 10588, Miss = 7155, Miss_rate = 0.676, Pending_hits = 66, Reservation_fails = 2
L2_cache_bank[13]: Access = 10593, Miss = 7154, Miss_rate = 0.675, Pending_hits = 959, Reservation_fails = 0
L2_cache_bank[14]: Access = 10608, Miss = 7160, Miss_rate = 0.675, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[15]: Access = 10608, Miss = 7160, Miss_rate = 0.675, Pending_hits = 964, Reservation_fails = 0
L2_cache_bank[16]: Access = 10596, Miss = 7154, Miss_rate = 0.675, Pending_hits = 62, Reservation_fails = 1
L2_cache_bank[17]: Access = 10591, Miss = 7153, Miss_rate = 0.675, Pending_hits = 961, Reservation_fails = 1
L2_cache_bank[18]: Access = 10590, Miss = 7153, Miss_rate = 0.675, Pending_hits = 66, Reservation_fails = 0
L2_cache_bank[19]: Access = 10595, Miss = 7153, Miss_rate = 0.675, Pending_hits = 965, Reservation_fails = 1
L2_cache_bank[20]: Access = 10608, Miss = 7159, Miss_rate = 0.675, Pending_hits = 63, Reservation_fails = 0
L2_cache_bank[21]: Access = 10608, Miss = 7159, Miss_rate = 0.675, Pending_hits = 952, Reservation_fails = 0
L2_total_cache_accesses = 233024
L2_total_cache_misses = 157442
L2_total_cache_miss_rate = 0.6756
L2_total_cache_pending_hits = 11418
L2_total_cache_reservation_fails = 13
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11283
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 81824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 75600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 156920
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 75600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.104

icnt_total_pkts_mem_to_simt=749264
icnt_total_pkts_simt_to_mem=535424
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.65031
	minimum = 6
	maximum = 47
Network latency average = 8.45264
	minimum = 6
	maximum = 44
Slowest packet = 426589
Flit latency average = 6.89601
	minimum = 6
	maximum = 40
Slowest flit = 1176118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224008
	minimum = 0.0177264 (at node 0)
	maximum = 0.0265896 (at node 7)
Accepted packet rate average = 0.0224008
	minimum = 0.0177264 (at node 0)
	maximum = 0.0265896 (at node 7)
Injected flit rate average = 0.0617399
	minimum = 0.0408478 (at node 0)
	maximum = 0.0818401 (at node 42)
Accepted flit rate average= 0.0617399
	minimum = 0.0568401 (at node 0)
	maximum = 0.0852601 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.9492 (5 samples)
	minimum = 6 (5 samples)
	maximum = 294.8 (5 samples)
Network latency average = 9.93237 (5 samples)
	minimum = 6 (5 samples)
	maximum = 291 (5 samples)
Flit latency average = 8.77204 (5 samples)
	minimum = 6 (5 samples)
	maximum = 287.8 (5 samples)
Fragmentation average = 0.100634 (5 samples)
	minimum = 0 (5 samples)
	maximum = 244.2 (5 samples)
Injected packet rate average = 0.0196311 (5 samples)
	minimum = 0.0155365 (5 samples)
	maximum = 0.0232966 (5 samples)
Accepted packet rate average = 0.0196311 (5 samples)
	minimum = 0.0155365 (5 samples)
	maximum = 0.0232966 (5 samples)
Injected flit rate average = 0.0541096 (5 samples)
	minimum = 0.0357802 (5 samples)
	maximum = 0.0718476 (5 samples)
Accepted flit rate average = 0.0541096 (5 samples)
	minimum = 0.0498456 (5 samples)
	maximum = 0.0747285 (5 samples)
Injected packet size average = 2.75633 (5 samples)
Accepted packet size average = 2.75633 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 52 sec (772 sec)
gpgpu_simulation_rate = 186845 (inst/sec)
gpgpu_simulation_rate = 1796 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 6: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 41710
gpu_sim_insn = 28848876
gpu_ipc =     691.6537
gpu_tot_sim_cycle = 1650811
gpu_tot_sim_insn = 173093256
gpu_tot_ipc =     104.8535
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 5123
partiton_reqs_in_parallel = 917620
partiton_reqs_in_parallel_total    = 6016682
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.2005
partiton_reqs_in_parallel_util = 917620
partiton_reqs_in_parallel_util_total    = 6016682
gpu_sim_cycle_parition_util = 41710
gpu_tot_sim_cycle_parition_util    = 275175
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8827
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 233024
L2_BW  =     105.6781 GB/Sec
L2_BW_total  =      16.0496 GB/Sec
gpu_total_sim_rate=195806

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3475368
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1518
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3472254
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10752
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3475368
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
28965, 27842, 27883, 28917, 28967, 27877, 27883, 28875, 4835, 4638, 4653, 4828, 
gpgpu_n_tot_thrd_icount = 199916544
gpgpu_n_tot_w_icount = 6247392
gpgpu_n_stall_shd_mem = 127907
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 188304
gpgpu_n_mem_write_global = 90720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4597248
gpgpu_n_store_insn = 2857680
gpgpu_n_shmem_insn = 18931728
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20920
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105543
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:192354	W0_Idle:198864	W0_Scoreboard:11356261	W1:362880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2449080	W32:3435432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1506432 {8:188304,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12337920 {136:90720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 21254784 {40:45360,136:142944,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 725760 {8:90720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 522 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 1650810 
mrq_lat_table:131423 	19506 	12465 	28428 	33511 	24459 	11576 	7538 	7338 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	148598 	116853 	1741 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	6 	185414 	6058 	531 	109 	75386 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	156692 	31117 	523 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	45360 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	329 	169 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  6.639215  6.741036  6.801620  6.536965  6.522634  6.604167  7.296483  7.048543  7.591837  8.131147  5.947791  6.145228  6.795833  7.248889  6.819277  6.874494 
dram[1]:  6.683794  6.683794  7.116883  6.765432  6.171103  6.389764  6.914286  6.540541  6.825688  6.888889  6.419913  6.710407  7.095652  6.944681  6.456274  6.603113 
dram[2]:  6.671814  7.053061  6.111524  6.447059  6.624490  6.819328  7.523316  7.408163  7.153846  7.188406  6.004048  6.205021  6.974359  7.004292  6.334601  6.855967 
dram[3]:  6.671814  6.939759  6.991489  6.817427  6.315175  6.440476  6.717593  6.482143  6.413793  6.358974  6.568889  6.343348  6.915254  6.716049  6.286792  6.358778 
dram[4]:  6.939759  7.170125  6.295019  6.817427  6.555555  6.126923  7.957219  7.294117  6.763637  6.613333  6.718182  6.687783  7.030172  7.380091  6.780488  6.892562 
dram[5]:  7.045833  7.169491  7.242424  7.502242  6.150579  6.080153  7.223301  7.831579  6.526316  6.441558  6.375000  6.188284  7.153509  6.711934  6.270677  6.440155 
dram[6]:  6.741036  6.958848  7.059072  7.502242  6.704641  6.676471  7.515152  7.223301  6.413793  6.225942  6.316239  6.454148  6.934783  6.965065  6.987705  7.224576 
dram[7]:  6.930328  6.987603  6.832653  6.946058  6.485714  6.356000  7.294117  7.294117  6.256410  6.283262  6.158536  6.183673  6.697479  6.669456  6.532567  6.409774 
dram[8]:  6.962963  7.016598  7.374449  7.184549  6.645570  6.350806  7.294117  6.953271  6.256410  6.151260  6.644737  6.558442  6.870690  6.960699  6.712598  6.987705 
dram[9]:  7.140496  7.384615  6.888889  6.888889  6.877729  6.617647  7.294117  7.515152  6.715596  6.393013  6.286307  6.286307  6.532787  6.401607  6.757085  6.623016 
dram[10]:  6.995952  7.230125  7.374449  7.246753  6.432653  6.304000  7.670103  7.085714  6.256410  6.421052  6.394850  6.866359  7.550926  7.657277  6.545098  6.596838 
average row locality = 279666/41375 = 6.759299
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1135      1134      1128      1128      1078      1078       990       990      1008      1008      1007      1007      1103      1103      1137      1137 
dram[1]:      1133      1133      1110      1110      1098      1098       990       990      1008      1008      1009      1009      1104      1104      1137      1136 
dram[2]:      1152      1152      1110      1110      1098      1098       990       990      1008      1008      1009      1009      1104      1104      1120      1120 
dram[3]:      1152      1152      1109      1109      1098      1098       989       990      1008      1008      1007      1007      1104      1104      1120      1120 
dram[4]:      1152      1152      1109      1109      1083      1083      1008      1008      1008      1008      1007      1007      1103      1103      1122      1122 
dram[5]:      1133      1134      1124      1124      1083      1083      1008      1008      1008      1008      1008      1008      1103      1103      1122      1122 
dram[6]:      1134      1133      1124      1124      1079      1079      1008      1008      1008      1008      1007      1007      1085      1085      1141      1141 
dram[7]:      1133      1133      1125      1125      1079      1079      1008      1008       996       996      1026      1026      1084      1084      1141      1141 
dram[8]:      1134      1133      1125      1125      1071      1071      1008      1008       996       996      1026      1026      1084      1084      1141      1141 
dram[9]:      1152      1152      1125      1125      1071      1071      1008      1008       996       996      1026      1026      1084      1084      1123      1123 
dram[10]:      1152      1152      1125      1125      1072      1072      1008      1008       996       996      1013      1013      1103      1103      1123      1123 
total reads: 188946
bank skew: 1152/989 = 1.16
chip skew: 17184/17169 = 1.00
number of total write accesses:
dram[0]:       558       558       552       552       507       507       462       462       480       480       474       474       528       528       561       561 
dram[1]:       558       558       534       534       525       525       462       462       480       480       474       474       528       528       561       561 
dram[2]:       576       576       534       534       525       525       462       462       480       480       474       474       528       528       546       546 
dram[3]:       576       576       534       534       525       525       462       462       480       480       471       471       528       528       546       546 
dram[4]:       576       576       534       534       510       510       480       480       480       480       471       471       528       528       546       546 
dram[5]:       558       558       549       549       510       510       480       480       480       480       471       471       528       528       546       546 
dram[6]:       558       558       549       549       510       510       480       480       480       480       471       471       510       510       564       564 
dram[7]:       558       558       549       549       510       510       480       480       468       468       489       489       510       510       564       564 
dram[8]:       558       558       549       549       504       504       480       480       468       468       489       489       510       510       564       564 
dram[9]:       576       576       549       549       504       504       480       480       468       468       489       489       510       510       546       546 
dram[10]:       576       576       549       549       504       504       480       480       468       468       477       477       528       528       546       546 
total reads: 90720
bank skew: 576/462 = 1.25
chip skew: 8256/8244 = 1.00
average mf latency per bank:
dram[0]:        630       393       549       399       622       411       509       402       536       385       667       432       827       448       689       411
dram[1]:        622       392       547       392       622       410       511       404       526       388       676       428       838       447       684       408
dram[2]:        633       393       551       401       617       411       511       409       536       383       664       429       808       448       692       404
dram[3]:        623       391       552       399       622       411       513       409       528       387       690       439       829       446       678       406
dram[4]:        627       389       559       407       614       412       506       401       537       384       681       443       832       450       681       401
dram[5]:        620       391       550       395       621       416       510       402       534       386       692       441       838       446       674       404
dram[6]:        624       390       561       402       616       407       507       398       534       384       689       442       836       459       692       401
dram[7]:        610       395       556       396       611       409       512       402       533       374       697       432       831       456       697       402
dram[8]:        612       390       575       405       622       413       508       399       525       379       694       433       835       450       692       404
dram[9]:        626       395       562       398       615       414       512       401       533       376       700       440       840       454       690       401
dram[10]:        616       393       562       401       621       411       507       401       521       381       700       434       839       445       684       405
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=590307 n_nop=481205 n_act=3729 n_pre=3713 n_req=25415 n_rd=68684 n_write=32976 bw_util=0.3444
n_activity=350228 dram_eff=0.5805
bk0: 4540a 542279i bk1: 4536a 544205i bk2: 4512a 542901i bk3: 4512a 543515i bk4: 4312a 546285i bk5: 4312a 546384i bk6: 3960a 548469i bk7: 3960a 549201i bk8: 4032a 549506i bk9: 4032a 549097i bk10: 4028a 548424i bk11: 4028a 549071i bk12: 4412a 544719i bk13: 4412a 544662i bk14: 4548a 540678i bk15: 4548a 542403i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73495
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f91285b8710 :  mf: uid=3857308, sid17:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (1650810), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=590307 n_nop=481041 n_act=3800 n_pre=3784 n_req=25421 n_rd=68706 n_write=32976 bw_util=0.3445
n_activity=349716 dram_eff=0.5815
bk0: 4532a 542627i bk1: 4532a 543939i bk2: 4440a 543551i bk3: 4440a 545009i bk4: 4392a 543930i bk5: 4390a 544846i bk6: 3960a 547881i bk7: 3960a 548668i bk8: 4032a 549004i bk9: 4032a 548531i bk10: 4036a 548698i bk11: 4036a 549199i bk12: 4416a 544238i bk13: 4416a 544514i bk14: 4548a 541490i bk15: 4544a 542657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75084
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=590307 n_nop=481047 n_act=3774 n_pre=3758 n_req=25432 n_rd=68728 n_write=33000 bw_util=0.3447
n_activity=350699 dram_eff=0.5801
bk0: 4608a 541307i bk1: 4608a 543941i bk2: 4440a 543386i bk3: 4440a 544194i bk4: 4392a 544029i bk5: 4392a 545533i bk6: 3960a 548343i bk7: 3960a 548680i bk8: 4032a 548959i bk9: 4032a 549963i bk10: 4036a 548035i bk11: 4036a 548553i bk12: 4416a 544310i bk13: 4416a 544526i bk14: 4480a 542305i bk15: 4480a 544001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76672
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=590307 n_nop=480921 n_act=3863 n_pre=3847 n_req=25419 n_rd=68700 n_write=32976 bw_util=0.3445
n_activity=350398 dram_eff=0.5803
bk0: 4608a 541899i bk1: 4608a 542853i bk2: 4436a 543223i bk3: 4436a 545004i bk4: 4392a 544365i bk5: 4392a 546130i bk6: 3956a 548329i bk7: 3960a 549163i bk8: 4032a 548313i bk9: 4032a 548904i bk10: 4028a 549061i bk11: 4028a 549289i bk12: 4416a 544401i bk13: 4416a 542883i bk14: 4480a 544108i bk15: 4480a 543153i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.73557
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=590307 n_nop=481161 n_act=3713 n_pre=3697 n_req=25434 n_rd=68736 n_write=33000 bw_util=0.3447
n_activity=350617 dram_eff=0.5803
bk0: 4608a 541852i bk1: 4608a 543339i bk2: 4436a 543197i bk3: 4436a 545391i bk4: 4332a 544687i bk5: 4332a 546063i bk6: 4032a 548142i bk7: 4032a 547037i bk8: 4032a 548462i bk9: 4032a 549014i bk10: 4028a 548545i bk11: 4028a 550008i bk12: 4412a 544327i bk13: 4412a 544515i bk14: 4488a 542223i bk15: 4488a 543745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76119
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc01ef480, atomic=0 1 entries : 0x7f91285d6a40 :  mf: uid=3857306, sid17:w10, part=5, addr=0xc01ef480, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (1650810), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=590307 n_nop=481085 n_act=3773 n_pre=3757 n_req=25423 n_rd=68716 n_write=32976 bw_util=0.3445
n_activity=351232 dram_eff=0.5791
bk0: 4532a 542698i bk1: 4536a 545205i bk2: 4496a 543467i bk3: 4496a 544422i bk4: 4332a 545446i bk5: 4332a 545542i bk6: 4032a 547698i bk7: 4032a 548503i bk8: 4032a 548551i bk9: 4032a 548176i bk10: 4032a 548892i bk11: 4032a 548805i bk12: 4412a 544128i bk13: 4412a 543473i bk14: 4488a 543363i bk15: 4488a 543129i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.74131
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=590307 n_nop=481251 n_act=3706 n_pre=3690 n_req=25415 n_rd=68684 n_write=32976 bw_util=0.3444
n_activity=350631 dram_eff=0.5799
bk0: 4536a 543138i bk1: 4532a 543970i bk2: 4496a 542534i bk3: 4496a 545456i bk4: 4316a 545156i bk5: 4316a 546718i bk6: 4032a 547711i bk7: 4032a 547714i bk8: 4032a 548317i bk9: 4032a 549848i bk10: 4028a 549370i bk11: 4028a 549555i bk12: 4340a 544799i bk13: 4340a 545400i bk14: 4564a 541465i bk15: 4564a 542535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72212
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc01ef680, atomic=0 1 entries : 0x7f91285c1100 :  mf: uid=3857307, sid17:w11, part=7, addr=0xc01ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (1650806), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=590307 n_nop=480889 n_act=3837 n_pre=3821 n_req=25440 n_rd=68736 n_write=33024 bw_util=0.3448
n_activity=350275 dram_eff=0.581
bk0: 4532a 542915i bk1: 4532a 544385i bk2: 4500a 543111i bk3: 4500a 543527i bk4: 4316a 546153i bk5: 4316a 546493i bk6: 4032a 547484i bk7: 4032a 548701i bk8: 3984a 549015i bk9: 3984a 549893i bk10: 4104a 547375i bk11: 4104a 547795i bk12: 4336a 543710i bk13: 4336a 544516i bk14: 4564a 541623i bk15: 4564a 543037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.70102
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=590307 n_nop=481197 n_act=3737 n_pre=3721 n_req=25413 n_rd=68676 n_write=32976 bw_util=0.3444
n_activity=349490 dram_eff=0.5817
bk0: 4536a 543583i bk1: 4532a 544310i bk2: 4500a 543125i bk3: 4500a 544337i bk4: 4284a 546516i bk5: 4284a 547833i bk6: 4032a 547916i bk7: 4032a 547360i bk8: 3984a 548366i bk9: 3984a 548675i bk10: 4104a 547495i bk11: 4104a 548624i bk12: 4336a 545176i bk13: 4336a 544455i bk14: 4564a 541871i bk15: 4564a 542010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.75986
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=590307 n_nop=481163 n_act=3752 n_pre=3736 n_req=25414 n_rd=68680 n_write=32976 bw_util=0.3444
n_activity=349383 dram_eff=0.5819
bk0: 4608a 541889i bk1: 4608a 542921i bk2: 4500a 542850i bk3: 4500a 543034i bk4: 4284a 545666i bk5: 4284a 546653i bk6: 4032a 547093i bk7: 4032a 546799i bk8: 3984a 549932i bk9: 3984a 549396i bk10: 4104a 547643i bk11: 4104a 548273i bk12: 4336a 545346i bk13: 4336a 544272i bk14: 4492a 541793i bk15: 4492a 544040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.72655
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=590307 n_nop=481179 n_act=3692 n_pre=3676 n_req=25440 n_rd=68736 n_write=33024 bw_util=0.3448
n_activity=350077 dram_eff=0.5814
bk0: 4608a 542240i bk1: 4608a 542977i bk2: 4500a 543614i bk3: 4500a 544367i bk4: 4288a 545996i bk5: 4288a 546667i bk6: 4032a 547381i bk7: 4032a 548455i bk8: 3984a 549153i bk9: 3984a 549227i bk10: 4052a 548191i bk11: 4052a 548840i bk12: 4412a 544735i bk13: 4412a 544796i bk14: 4492a 543170i bk15: 4492a 544340i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.76421

========= L2 cache stats =========
L2_cache_bank[0]: Access = 12734, Miss = 8586, Miss_rate = 0.674, Pending_hits = 155, Reservation_fails = 2
L2_cache_bank[1]: Access = 12700, Miss = 8585, Miss_rate = 0.676, Pending_hits = 1163, Reservation_fails = 0
L2_cache_bank[2]: Access = 12706, Miss = 8589, Miss_rate = 0.676, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[3]: Access = 12684, Miss = 8588, Miss_rate = 0.677, Pending_hits = 1171, Reservation_fails = 1
L2_cache_bank[4]: Access = 12690, Miss = 8591, Miss_rate = 0.677, Pending_hits = 123, Reservation_fails = 1
L2_cache_bank[5]: Access = 12687, Miss = 8591, Miss_rate = 0.677, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[6]: Access = 12675, Miss = 8587, Miss_rate = 0.677, Pending_hits = 129, Reservation_fails = 0
L2_cache_bank[7]: Access = 12675, Miss = 8588, Miss_rate = 0.678, Pending_hits = 1175, Reservation_fails = 0
L2_cache_bank[8]: Access = 12715, Miss = 8592, Miss_rate = 0.676, Pending_hits = 156, Reservation_fails = 2
L2_cache_bank[9]: Access = 12718, Miss = 8592, Miss_rate = 0.676, Pending_hits = 1201, Reservation_fails = 0
L2_cache_bank[10]: Access = 12712, Miss = 8589, Miss_rate = 0.676, Pending_hits = 160, Reservation_fails = 2
L2_cache_bank[11]: Access = 12706, Miss = 8590, Miss_rate = 0.676, Pending_hits = 1191, Reservation_fails = 0
L2_cache_bank[12]: Access = 12700, Miss = 8586, Miss_rate = 0.676, Pending_hits = 131, Reservation_fails = 2
L2_cache_bank[13]: Access = 12706, Miss = 8585, Miss_rate = 0.676, Pending_hits = 1167, Reservation_fails = 0
L2_cache_bank[14]: Access = 12724, Miss = 8592, Miss_rate = 0.675, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[15]: Access = 12724, Miss = 8592, Miss_rate = 0.675, Pending_hits = 1172, Reservation_fails = 0
L2_cache_bank[16]: Access = 12709, Miss = 8585, Miss_rate = 0.676, Pending_hits = 128, Reservation_fails = 1
L2_cache_bank[17]: Access = 12703, Miss = 8584, Miss_rate = 0.676, Pending_hits = 1168, Reservation_fails = 1
L2_cache_bank[18]: Access = 12703, Miss = 8585, Miss_rate = 0.676, Pending_hits = 131, Reservation_fails = 0
L2_cache_bank[19]: Access = 12709, Miss = 8585, Miss_rate = 0.676, Pending_hits = 1174, Reservation_fails = 1
L2_cache_bank[20]: Access = 12724, Miss = 8592, Miss_rate = 0.675, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[21]: Access = 12724, Miss = 8592, Miss_rate = 0.675, Pending_hits = 1157, Reservation_fails = 0
L2_total_cache_accesses = 279528
L2_total_cache_misses = 188946
L2_total_cache_miss_rate = 0.6759
L2_total_cache_pending_hits = 14416
L2_total_cache_reservation_fails = 13
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75815
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14281
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 98208
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 90720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 188304
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 90720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.108

icnt_total_pkts_mem_to_simt=898624
icnt_total_pkts_simt_to_mem=642408
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59865
	minimum = 6
	maximum = 44
Network latency average = 8.38366
	minimum = 6
	maximum = 42
Slowest packet = 466928
Flit latency average = 6.7845
	minimum = 6
	maximum = 38
Slowest flit = 1286932
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0222993
	minimum = 0.0176461 (at node 0)
	maximum = 0.0264691 (at node 15)
Accepted packet rate average = 0.0222993
	minimum = 0.0176461 (at node 0)
	maximum = 0.0264691 (at node 15)
Injected flit rate average = 0.0614601
	minimum = 0.0406627 (at node 0)
	maximum = 0.0814692 (at node 42)
Accepted flit rate average= 0.0614601
	minimum = 0.0565825 (at node 0)
	maximum = 0.0848738 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.5575 (6 samples)
	minimum = 6 (6 samples)
	maximum = 253 (6 samples)
Network latency average = 9.67425 (6 samples)
	minimum = 6 (6 samples)
	maximum = 249.5 (6 samples)
Flit latency average = 8.44079 (6 samples)
	minimum = 6 (6 samples)
	maximum = 246.167 (6 samples)
Fragmentation average = 0.0838616 (6 samples)
	minimum = 0 (6 samples)
	maximum = 203.5 (6 samples)
Injected packet rate average = 0.0200758 (6 samples)
	minimum = 0.0158881 (6 samples)
	maximum = 0.0238253 (6 samples)
Accepted packet rate average = 0.0200758 (6 samples)
	minimum = 0.0158881 (6 samples)
	maximum = 0.0238253 (6 samples)
Injected flit rate average = 0.0553347 (6 samples)
	minimum = 0.0365939 (6 samples)
	maximum = 0.0734512 (6 samples)
Accepted flit rate average = 0.0553347 (6 samples)
	minimum = 0.0509684 (6 samples)
	maximum = 0.0764193 (6 samples)
Injected packet size average = 2.75629 (6 samples)
Accepted packet size average = 2.75629 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 44 sec (884 sec)
gpgpu_simulation_rate = 195806 (inst/sec)
gpgpu_simulation_rate = 1867 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 7: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 41493
gpu_sim_insn = 28848876
gpu_ipc =     695.2709
gpu_tot_sim_cycle = 1914454
gpu_tot_sim_insn = 201942132
gpu_tot_ipc =     105.4829
gpu_tot_issued_cta = 448
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 5911
partiton_reqs_in_parallel = 912846
partiton_reqs_in_parallel_total    = 6934302
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0989
partiton_reqs_in_parallel_util = 912846
partiton_reqs_in_parallel_util_total    = 6934302
gpu_sim_cycle_parition_util = 41493
gpu_tot_sim_cycle_parition_util    = 316885
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.8963
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 279528
L2_BW  =     106.2308 GB/Sec
L2_BW_total  =      16.1417 GB/Sec
gpu_total_sim_rate=202956

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4054596
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0008
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 12544
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10912
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4051482
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12544
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4054596
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
33792, 32472, 32530, 33729, 33796, 32508, 32533, 33705, 9666, 9274, 9309, 6027, 
gpgpu_n_tot_thrd_icount = 233235968
gpgpu_n_tot_w_icount = 7288624
gpgpu_n_stall_shd_mem = 127949
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 219688
gpgpu_n_mem_write_global = 105840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 5363456
gpgpu_n_store_insn = 3333960
gpgpu_n_shmem_insn = 22087016
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 401408
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20940
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:222273	W0_Idle:214213	W0_Scoreboard:12591372	W1:423360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:2857260	W32:4008004
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1757504 {8:219688,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14394240 {136:105840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24797248 {40:52920,136:166768,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 846720 {8:105840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 482 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 1914453 
mrq_lat_table:157326 	23966 	15053 	32723 	38248 	27499 	12807 	7887 	7359 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	178431 	133472 	1793 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	222470 	7186 	532 	109 	83703 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	182418 	36672 	626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	408 	172 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.234432  7.284133  7.202952  6.946619  7.057693  7.140078  7.879630  7.564445  8.296651  8.846939  6.357934  6.551331  7.324428  7.832653  7.438202  7.438202 
dram[1]:  7.227106  7.227106  7.670683  7.262357  6.663121  6.882784  7.367965  6.890688  7.378724  7.442060  6.876494  7.161826  7.804878  7.588933  6.778157  6.964912 
dram[2]:  7.277978  7.665399  6.518771  6.797153  7.171756  7.368628  8.104762  7.990610  7.775785  7.810811  6.464419  6.562737  7.619048  7.710844  6.932384  7.350944 
dram[3]:  7.225806  7.494424  7.545455  7.314176  6.710714  6.882784  7.177215  6.835341  6.800000  6.747082  7.024490  6.802372  7.559055  7.356322  6.694158  6.811189 
dram[4]:  7.439115  7.724138  6.651568  7.149813  7.096154  6.612903  8.466020  7.891403  7.316456  7.165289  7.111570  7.141079  7.676000  8.097047  7.386364  7.500000 
dram[5]:  7.588461  7.710938  7.741036  7.995885  6.542553  6.428571  7.682819  8.265403  6.908367  6.826772  6.888000  6.648649  7.737903  7.241509  6.678082  6.842105 
dram[6]:  7.284133  7.445283  7.560311  7.930612  7.364000  7.163424  8.111628  7.751111  6.800000  6.618320  6.829365  6.967611  7.568548  7.538153  7.436567  7.724806 
dram[7]:  7.530534  7.588461  7.391635  7.505792  6.869403  6.694545  7.820628  7.820628  6.586873  6.664062  6.681818  6.656604  7.271318  7.187739  6.848797  6.733108 
dram[8]:  7.505703  7.501901  7.934694  7.745020  7.300000  6.886793  7.891403  7.549784  6.638132  6.536398  7.170732  7.084337  7.564516  7.595142  7.169065  7.492481 
dram[9]:  7.753846  8.000000  7.448276  7.448276  7.358871  7.101167  7.891403  8.111628  7.317596  6.930894  6.758621  6.758621  7.052631  6.922509  7.252788  7.172794 
dram[10]:  7.550562  7.724138  7.934694  7.745020  7.023077  6.890566  8.111628  7.615721  6.686275  6.792829  6.857708  7.259414  8.271552  8.379912  6.992832  7.043321 
average row locality = 326290/44897 = 7.267523
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1324      1323      1312      1312      1251      1251      1163      1163      1174      1174      1169      1169      1295      1295      1329      1329 
dram[1]:      1322      1322      1291      1291      1274      1274      1163      1163      1174      1174      1172      1172      1296      1296      1329      1328 
dram[2]:      1344      1344      1291      1291      1274      1274      1163      1163      1174      1174      1172      1172      1296      1296      1309      1309 
dram[3]:      1344      1344      1290      1290      1274      1274      1162      1163      1174      1174      1170      1170      1296      1296      1309      1309 
dram[4]:      1344      1344      1290      1290      1257      1257      1184      1184      1174      1174      1170      1170      1295      1295      1311      1311 
dram[5]:      1322      1323      1307      1307      1257      1257      1184      1184      1174      1174      1171      1171      1295      1295      1311      1311 
dram[6]:      1323      1322      1307      1307      1253      1253      1184      1184      1174      1174      1170      1170      1274      1274      1333      1333 
dram[7]:      1322      1322      1308      1308      1253      1253      1184      1184      1160      1160      1192      1192      1273      1273      1333      1333 
dram[8]:      1323      1322      1308      1308      1244      1244      1184      1184      1160      1160      1192      1192      1273      1273      1333      1333 
dram[9]:      1344      1344      1308      1308      1244      1244      1184      1184      1159      1159      1192      1192      1273      1273      1312      1312 
dram[10]:      1344      1344      1308      1308      1245      1245      1184      1184      1159      1159      1177      1177      1295      1295      1312      1312 
total reads: 220450
bank skew: 1344/1159 = 1.16
chip skew: 20050/20032 = 1.00
number of total write accesses:
dram[0]:       651       651       640       640       584       584       539       539       560       560       554       554       624       624       657       657 
dram[1]:       651       651       619       619       605       605       539       539       560       560       554       554       624       624       657       657 
dram[2]:       672       672       619       619       605       605       539       539       560       560       554       554       624       624       639       639 
dram[3]:       672       672       619       619       605       605       539       539       560       560       551       551       624       624       639       639 
dram[4]:       672       672       619       619       588       588       560       560       560       560       551       551       624       624       639       639 
dram[5]:       651       651       636       636       588       588       560       560       560       560       551       551       624       624       639       639 
dram[6]:       651       651       636       636       588       588       560       560       560       560       551       551       603       603       660       660 
dram[7]:       651       651       636       636       588       588       560       560       546       546       572       572       603       603       660       660 
dram[8]:       651       651       636       636       581       581       560       560       546       546       572       572       603       603       660       660 
dram[9]:       672       672       636       636       581       581       560       560       546       546       572       572       603       603       639       639 
dram[10]:       672       672       636       636       581       581       560       560       546       546       558       558       624       624       639       639 
total reads: 105840
bank skew: 672/539 = 1.25
chip skew: 9632/9618 = 1.00
average mf latency per bank:
dram[0]:        576       369       508       374       573       386       473       376       496       362       608       402       741       413       626       383
dram[1]:        569       368       507       369       573       385       473       378       487       364       617       399       750       412       622       381
dram[2]:        579       368       509       377       569       386       474       382       495       360       606       400       724       413       629       377
dram[3]:        570       366       511       375       573       387       475       382       489       364       628       408       743       412       615       379
dram[4]:        574       365       516       382       566       387       469       375       497       361       620       412       744       414       619       374
dram[5]:        568       367       510       372       572       391       473       376       495       363       629       410       751       412       613       377
dram[6]:        571       366       519       378       567       383       470       372       494       361       627       411       749       422       629       375
dram[7]:        560       370       514       372       563       385       475       376       494       352       634       403       744       420       632       376
dram[8]:        561       366       531       380       573       387       471       374       486       357       631       402       748       415       628       378
dram[9]:        573       370       520       374       567       389       474       374       493       355       637       409       752       418       627       375
dram[10]:        564       368       520       377       572       386       470       375       483       358       637       403       751       410       622       379
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667352 n_nop=540694 n_act=4035 n_pre=4019 n_req=29651 n_rd=80132 n_write=38472 bw_util=0.3554
n_activity=406625 dram_eff=0.5834
bk0: 5296a 612530i bk1: 5292a 614952i bk2: 5248a 613318i bk3: 5248a 614182i bk4: 5004a 617429i bk5: 5004a 617698i bk6: 4652a 619084i bk7: 4652a 620258i bk8: 4696a 620594i bk9: 4696a 619917i bk10: 4676a 619258i bk11: 4676a 620254i bk12: 5180a 614401i bk13: 5180a 615006i bk14: 5316a 610965i bk15: 5316a 612787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f9128d28630 :  mf: uid=4499952, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (1914453), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667352 n_nop=540478 n_act=4128 n_pre=4112 n_req=29659 n_rd=80162 n_write=38472 bw_util=0.3555
n_activity=406849 dram_eff=0.5832
bk0: 5288a 613391i bk1: 5288a 614798i bk2: 5164a 614479i bk3: 5162a 615891i bk4: 5096a 614740i bk5: 5096a 616152i bk6: 4652a 619094i bk7: 4652a 619828i bk8: 4696a 620043i bk9: 4696a 619975i bk10: 4688a 619561i bk11: 4688a 620801i bk12: 5184a 614120i bk13: 5184a 614741i bk14: 5316a 611181i bk15: 5312a 612528i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56146
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667352 n_nop=540536 n_act=4076 n_pre=4060 n_req=29670 n_rd=80184 n_write=38496 bw_util=0.3557
n_activity=407634 dram_eff=0.5823
bk0: 5376a 611150i bk1: 5376a 614133i bk2: 5164a 614189i bk3: 5164a 614778i bk4: 5096a 615181i bk5: 5096a 616804i bk6: 4652a 619373i bk7: 4652a 619903i bk8: 4696a 619966i bk9: 4696a 620899i bk10: 4688a 618839i bk11: 4688a 619967i bk12: 5184a 614752i bk13: 5184a 615070i bk14: 5236a 612476i bk15: 5236a 614439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.57012
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667352 n_nop=540334 n_act=4203 n_pre=4187 n_req=29657 n_rd=80156 n_write=38472 bw_util=0.3555
n_activity=407306 dram_eff=0.5825
bk0: 5376a 611924i bk1: 5376a 613341i bk2: 5160a 614132i bk3: 5160a 615608i bk4: 5096a 615718i bk5: 5096a 616726i bk6: 4648a 619083i bk7: 4652a 620068i bk8: 4696a 619335i bk9: 4696a 619975i bk10: 4680a 620279i bk11: 4680a 620507i bk12: 5184a 614491i bk13: 5184a 613034i bk14: 5236a 614182i bk15: 5236a 613497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.54328
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667352 n_nop=540614 n_act=4025 n_pre=4009 n_req=29676 n_rd=80200 n_write=38504 bw_util=0.3557
n_activity=408078 dram_eff=0.5818
bk0: 5376a 611921i bk1: 5376a 613953i bk2: 5160a 614415i bk3: 5160a 616363i bk4: 5028a 615999i bk5: 5028a 617524i bk6: 4736a 618979i bk7: 4736a 617609i bk8: 4696a 619136i bk9: 4696a 620043i bk10: 4680a 619713i bk11: 4680a 621786i bk12: 5180a 614391i bk13: 5180a 615010i bk14: 5244a 612276i bk15: 5244a 614662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55703
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667352 n_nop=540482 n_act=4121 n_pre=4105 n_req=29661 n_rd=80172 n_write=38472 bw_util=0.3556
n_activity=408425 dram_eff=0.581
bk0: 5288a 612898i bk1: 5292a 615552i bk2: 5228a 613929i bk3: 5228a 615102i bk4: 5028a 616549i bk5: 5028a 616678i bk6: 4736a 618824i bk7: 4736a 619391i bk8: 4696a 619317i bk9: 4696a 619307i bk10: 4684a 620001i bk11: 4684a 620029i bk12: 5180a 613718i bk13: 5180a 613200i bk14: 5244a 613662i bk15: 5244a 613727i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.55454
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667352 n_nop=540708 n_act=4024 n_pre=4008 n_req=29653 n_rd=80140 n_write=38472 bw_util=0.3555
n_activity=407660 dram_eff=0.5819
bk0: 5292a 613206i bk1: 5288a 614366i bk2: 5228a 612513i bk3: 5228a 616443i bk4: 5012a 616476i bk5: 5012a 618222i bk6: 4736a 618786i bk7: 4736a 618911i bk8: 4696a 619180i bk9: 4696a 620926i bk10: 4680a 620479i bk11: 4680a 620705i bk12: 5096a 614952i bk13: 5096a 615721i bk14: 5332a 611547i bk15: 5332a 612675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.5272
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667352 n_nop=540274 n_act=4183 n_pre=4167 n_req=29682 n_rd=80200 n_write=38528 bw_util=0.3558
n_activity=407543 dram_eff=0.5827
bk0: 5288a 613044i bk1: 5288a 615387i bk2: 5232a 614140i bk3: 5232a 614803i bk4: 5012a 617363i bk5: 5012a 617845i bk6: 4736a 618430i bk7: 4736a 619491i bk8: 4640a 620061i bk9: 4640a 620813i bk10: 4768a 618369i bk11: 4768a 618439i bk12: 5092a 613728i bk13: 5092a 614875i bk14: 5332a 611985i bk15: 5332a 613212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51306
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667352 n_nop=540682 n_act=4041 n_pre=4025 n_req=29651 n_rd=80132 n_write=38472 bw_util=0.3554
n_activity=406656 dram_eff=0.5833
bk0: 5292a 614164i bk1: 5288a 614787i bk2: 5232a 613623i bk3: 5232a 615190i bk4: 4976a 617822i bk5: 4976a 619411i bk6: 4736a 618847i bk7: 4736a 618510i bk8: 4640a 619440i bk9: 4640a 619947i bk10: 4768a 618863i bk11: 4768a 620356i bk12: 5092a 615810i bk13: 5092a 615016i bk14: 5332a 611594i bk15: 5332a 611901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56988
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667352 n_nop=540660 n_act=4054 n_pre=4038 n_req=29650 n_rd=80128 n_write=38472 bw_util=0.3554
n_activity=406547 dram_eff=0.5835
bk0: 5376a 612232i bk1: 5376a 613477i bk2: 5232a 613918i bk3: 5232a 613575i bk4: 4976a 616672i bk5: 4976a 617899i bk6: 4736a 617716i bk7: 4736a 617770i bk8: 4636a 621415i bk9: 4636a 620650i bk10: 4768a 618371i bk11: 4768a 618929i bk12: 5092a 615382i bk13: 5092a 614218i bk14: 5248a 611912i bk15: 5248a 614604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53372
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=667352 n_nop=540632 n_act=4008 n_pre=3992 n_req=29680 n_rd=80192 n_write=38528 bw_util=0.3558
n_activity=407035 dram_eff=0.5833
bk0: 5376a 612742i bk1: 5376a 613470i bk2: 5232a 614460i bk3: 5232a 615228i bk4: 4980a 617138i bk5: 4980a 618397i bk6: 4736a 618499i bk7: 4736a 619556i bk8: 4636a 620827i bk9: 4636a 620892i bk10: 4708a 619166i bk11: 4708a 620578i bk12: 5180a 614940i bk13: 5180a 615055i bk14: 5248a 613394i bk15: 5248a 614794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.56395

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14847, Miss = 10017, Miss_rate = 0.675, Pending_hits = 210, Reservation_fails = 2
L2_cache_bank[1]: Access = 14812, Miss = 10016, Miss_rate = 0.676, Pending_hits = 1361, Reservation_fails = 0
L2_cache_bank[2]: Access = 14819, Miss = 10021, Miss_rate = 0.676, Pending_hits = 180, Reservation_fails = 0
L2_cache_bank[3]: Access = 14798, Miss = 10020, Miss_rate = 0.677, Pending_hits = 1358, Reservation_fails = 1
L2_cache_bank[4]: Access = 14805, Miss = 10023, Miss_rate = 0.677, Pending_hits = 174, Reservation_fails = 1
L2_cache_bank[5]: Access = 14802, Miss = 10023, Miss_rate = 0.677, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[6]: Access = 14788, Miss = 10019, Miss_rate = 0.678, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[7]: Access = 14787, Miss = 10020, Miss_rate = 0.678, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[8]: Access = 14829, Miss = 10025, Miss_rate = 0.676, Pending_hits = 206, Reservation_fails = 2
L2_cache_bank[9]: Access = 14833, Miss = 10025, Miss_rate = 0.676, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[10]: Access = 14826, Miss = 10021, Miss_rate = 0.676, Pending_hits = 211, Reservation_fails = 2
L2_cache_bank[11]: Access = 14819, Miss = 10022, Miss_rate = 0.676, Pending_hits = 1384, Reservation_fails = 0
L2_cache_bank[12]: Access = 14812, Miss = 10018, Miss_rate = 0.676, Pending_hits = 192, Reservation_fails = 2
L2_cache_bank[13]: Access = 14819, Miss = 10017, Miss_rate = 0.676, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[14]: Access = 14840, Miss = 10025, Miss_rate = 0.676, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[15]: Access = 14840, Miss = 10025, Miss_rate = 0.676, Pending_hits = 1363, Reservation_fails = 0
L2_cache_bank[16]: Access = 14823, Miss = 10017, Miss_rate = 0.676, Pending_hits = 181, Reservation_fails = 1
L2_cache_bank[17]: Access = 14816, Miss = 10016, Miss_rate = 0.676, Pending_hits = 1356, Reservation_fails = 1
L2_cache_bank[18]: Access = 14815, Miss = 10016, Miss_rate = 0.676, Pending_hits = 188, Reservation_fails = 0
L2_cache_bank[19]: Access = 14822, Miss = 10016, Miss_rate = 0.676, Pending_hits = 1371, Reservation_fails = 1
L2_cache_bank[20]: Access = 14840, Miss = 10024, Miss_rate = 0.675, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[21]: Access = 14840, Miss = 10024, Miss_rate = 0.675, Pending_hits = 1349, Reservation_fails = 0
L2_total_cache_accesses = 326032
L2_total_cache_misses = 220450
L2_total_cache_miss_rate = 0.6762
L2_total_cache_pending_hits = 17129
L2_total_cache_reservation_fails = 13
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88102
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16994
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 114592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 105840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 219688
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 105840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.030
L2_cache_fill_port_util = 0.112

icnt_total_pkts_mem_to_simt=1047984
icnt_total_pkts_simt_to_mem=749392
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61815
	minimum = 6
	maximum = 44
Network latency average = 8.42795
	minimum = 6
	maximum = 39
Slowest packet = 559837
Flit latency average = 6.8629
	minimum = 6
	maximum = 36
Slowest flit = 1570866
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0224159
	minimum = 0.0177384 (at node 1)
	maximum = 0.0266075 (at node 23)
Accepted packet rate average = 0.0224159
	minimum = 0.0177384 (at node 1)
	maximum = 0.0266075 (at node 23)
Injected flit rate average = 0.0617815
	minimum = 0.0408753 (at node 1)
	maximum = 0.0818953 (at node 42)
Accepted flit rate average= 0.0617815
	minimum = 0.0568784 (at node 1)
	maximum = 0.0853177 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.2804 (7 samples)
	minimum = 6 (7 samples)
	maximum = 223.143 (7 samples)
Network latency average = 9.49621 (7 samples)
	minimum = 6 (7 samples)
	maximum = 219.429 (7 samples)
Flit latency average = 8.21537 (7 samples)
	minimum = 6 (7 samples)
	maximum = 216.143 (7 samples)
Fragmentation average = 0.0718814 (7 samples)
	minimum = 0 (7 samples)
	maximum = 174.429 (7 samples)
Injected packet rate average = 0.0204101 (7 samples)
	minimum = 0.0161524 (7 samples)
	maximum = 0.0242228 (7 samples)
Accepted packet rate average = 0.0204101 (7 samples)
	minimum = 0.0161524 (7 samples)
	maximum = 0.0242228 (7 samples)
Injected flit rate average = 0.0562556 (7 samples)
	minimum = 0.0372056 (7 samples)
	maximum = 0.0746575 (7 samples)
Accepted flit rate average = 0.0562556 (7 samples)
	minimum = 0.0518127 (7 samples)
	maximum = 0.0776905 (7 samples)
Injected packet size average = 2.75627 (7 samples)
Accepted packet size average = 2.75627 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 35 sec (995 sec)
gpgpu_simulation_rate = 202956 (inst/sec)
gpgpu_simulation_rate = 1924 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 8: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 8 
gpu_sim_cycle = 39354
gpu_sim_insn = 28848876
gpu_ipc =     733.0609
gpu_tot_sim_cycle = 2175958
gpu_tot_sim_insn = 230791008
gpu_tot_ipc =     106.0641
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 6163
partiton_reqs_in_parallel = 865788
partiton_reqs_in_parallel_total    = 7847148
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       4.0042
partiton_reqs_in_parallel_util = 865788
partiton_reqs_in_parallel_util_total    = 7847148
gpu_sim_cycle_parition_util = 39354
gpu_tot_sim_cycle_parition_util    = 358378
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9065
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 326032
L2_BW  =     112.0048 GB/Sec
L2_BW_total  =      16.2275 GB/Sec
gpu_total_sim_rate=209239

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4633824
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1138
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12704
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4630710
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4633824
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
38618, 37113, 37176, 38545, 38622, 37151, 37179, 38520, 9666, 9274, 9309, 6027, 
gpgpu_n_tot_thrd_icount = 266555392
gpgpu_n_tot_w_icount = 8329856
gpgpu_n_stall_shd_mem = 127973
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 251072
gpgpu_n_mem_write_global = 120960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6129664
gpgpu_n_store_insn = 3810240
gpgpu_n_shmem_insn = 25242304
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:252060	W0_Idle:229436	W0_Scoreboard:13736076	W1:483840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3265440	W32:4580576
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2008576 {8:251072,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16450560 {136:120960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28339712 {40:60480,136:190592,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 967680 {8:120960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 450 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 2175957 
mrq_lat_table:176934 	26470 	17131 	38462 	45512 	32802 	15750 	9054 	7377 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	207127 	151262 	1811 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	9 	266356 	9280 	539 	109 	84219 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	209158 	41262 	680 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	15120 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	485 	173 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  6.944615  6.857143  7.066246  6.934985  6.606250  6.668770  7.333333  6.989170  7.841897  8.266666  6.171875  6.210692  7.038835  7.397959  6.923547  6.881459 
dram[1]:  6.938461  6.854104  7.234324  6.914826  6.182857  6.272464  7.250937  6.698962  7.060498  7.162455  6.299363  6.593333  7.229236  6.974359  6.718101  6.795796 
dram[2]:  6.960725  7.408360  6.504451  6.662614  6.597561  6.741433  7.622047  7.197026  7.719844  7.572519  6.259494  6.299363  7.181518  7.205298  6.516129  6.753799 
dram[3]:  6.796460  7.045872  7.183607  7.000000  6.327486  6.498498  7.036364  6.698962  6.547855  6.462541  6.658784  6.483552  7.134426  6.974359  6.403458  6.459302 
dram[4]:  7.314286  7.603961  6.540298  7.000000  6.596273  6.156522  7.873016  7.375465  7.162455  6.985916  6.681356  6.843750  6.993569  7.397959  6.658683  6.780488 
dram[5]:  6.917178  7.050000  7.411960  7.614335  6.103448  6.085960  7.267399  7.904383  6.635451  6.526316  6.639730  6.280255  7.372881  7.107843  6.354286  6.521994 
dram[6]:  7.116719  7.250804  7.127796  7.363036  6.580745  6.363363  7.719844  7.321033  6.680135  6.569536  6.420196  6.704082  7.210169  7.284246  6.929878  7.147799 
dram[7]:  7.003106  6.917178  7.041009  6.953271  6.540123  6.325373  7.543726  7.486793  6.317152  6.421052  6.495177  6.433121  7.063123  7.039735  6.402817  6.313889 
dram[8]:  7.161905  7.158730  7.415282  7.270358  6.606918  6.347432  7.601532  7.162455  6.528428  6.358306  6.622951  6.778523  7.110368  7.182433  6.805389  7.015432 
dram[9]:  7.384615  7.529412  7.085714  6.867692  6.821429  6.669841  7.486793  7.719844  6.754325  6.550335  6.688742  6.558442  6.880259  6.902597  6.641791  6.505848 
dram[10]:  7.222570  7.314286  7.270358  7.130991  6.487654  6.312312  7.780392  7.375465  6.485050  6.528428  6.368590  6.667785  7.474227  7.552083  6.762918  6.641791 
average row locality = 372914/54177 = 6.883253
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1513      1512      1504      1504      1438      1438      1320      1320      1344      1344      1343      1343      1471      1471      1516      1516 
dram[1]:      1511      1511      1480      1480      1464      1464      1320      1320      1344      1344      1346      1346      1472      1472      1516      1515 
dram[2]:      1536      1536      1480      1480      1464      1464      1320      1320      1344      1344      1346      1346      1472      1472      1494      1494 
dram[3]:      1536      1536      1479      1479      1464      1464      1319      1320      1344      1344      1343      1343      1472      1472      1494      1494 
dram[4]:      1536      1536      1479      1479      1444      1444      1344      1344      1344      1344      1343      1343      1471      1471      1496      1496 
dram[5]:      1511      1512      1499      1499      1444      1444      1344      1344      1344      1344      1344      1344      1471      1471      1496      1496 
dram[6]:      1512      1511      1499      1499      1439      1439      1344      1344      1344      1344      1343      1343      1447      1447      1521      1521 
dram[7]:      1511      1511      1500      1500      1439      1439      1344      1344      1328      1328      1368      1368      1446      1446      1521      1521 
dram[8]:      1512      1511      1500      1500      1429      1429      1344      1344      1328      1328      1368      1368      1446      1446      1521      1521 
dram[9]:      1536      1536      1500      1500      1429      1429      1344      1344      1328      1328      1368      1368      1446      1446      1497      1497 
dram[10]:      1536      1536      1500      1500      1430      1430      1344      1344      1328      1328      1351      1351      1471      1471      1497      1497 
total reads: 251954
bank skew: 1536/1319 = 1.16
chip skew: 22914/22895 = 1.00
number of total write accesses:
dram[0]:       744       744       736       736       676       676       616       616       640       640       632       632       704       704       748       748 
dram[1]:       744       744       712       712       700       700       616       616       640       640       632       632       704       704       748       748 
dram[2]:       768       768       712       712       700       700       616       616       640       640       632       632       704       704       728       728 
dram[3]:       768       768       712       712       700       700       616       616       640       640       628       628       704       704       728       728 
dram[4]:       768       768       712       712       680       680       640       640       640       640       628       628       704       704       728       728 
dram[5]:       744       744       732       732       680       680       640       640       640       640       628       628       704       704       728       728 
dram[6]:       744       744       732       732       680       680       640       640       640       640       628       628       680       680       752       752 
dram[7]:       744       744       732       732       680       680       640       640       624       624       652       652       680       680       752       752 
dram[8]:       744       744       732       732       672       672       640       640       624       624       652       652       680       680       752       752 
dram[9]:       768       768       732       732       672       672       640       640       624       624       652       652       680       680       728       728 
dram[10]:       768       768       732       732       672       672       640       640       624       624       636       636       704       704       728       728 
total reads: 120960
bank skew: 768/616 = 1.25
chip skew: 11008/10992 = 1.00
average mf latency per bank:
dram[0]:        532       351       472       355       526       363       443       357       462       344       560       379       681       391       576       363
dram[1]:        526       350       471       349       527       362       443       359       454       346       568       376       690       391       573       362
dram[2]:        535       350       473       357       522       364       444       362       462       343       559       377       667       392       579       358
dram[3]:        527       349       474       354       526       364       445       363       456       346       578       384       683       390       567       360
dram[4]:        531       347       479       361       521       363       439       357       463       343       571       387       684       393       570       356
dram[5]:        524       349       474       352       526       368       442       357       461       345       579       386       690       390       565       358
dram[6]:        528       348       482       357       522       360       440       354       461       343       577       386       688       399       579       357
dram[7]:        518       352       477       352       518       362       444       357       460       336       583       380       684       398       582       357
dram[8]:        519       348       492       359       526       364       441       355       454       339       580       379       687       393       579       359
dram[9]:        529       351       482       354       521       366       444       356       460       337       585       385       691       396       577       356
dram[10]:        522       350       481       356       526       363       440       356       451       341       586       380       691       390       573       360
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740425 n_nop=595159 n_act=4863 n_pre=4847 n_req=33889 n_rd=91588 n_write=43968 bw_util=0.3662
n_activity=465978 dram_eff=0.5818
bk0: 6052a 678282i bk1: 6048a 680627i bk2: 6016a 678737i bk3: 6016a 680345i bk4: 5752a 683084i bk5: 5752a 683660i bk6: 5280a 685695i bk7: 5280a 687205i bk8: 5376a 687000i bk9: 5376a 686757i bk10: 5372a 685878i bk11: 5372a 687256i bk12: 5884a 680864i bk13: 5884a 681839i bk14: 6064a 676602i bk15: 6064a 678635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50903
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740425 n_nop=594893 n_act=4980 n_pre=4964 n_req=33897 n_rd=91620 n_write=43968 bw_util=0.3662
n_activity=466373 dram_eff=0.5815
bk0: 6044a 678837i bk1: 6044a 680587i bk2: 5920a 680272i bk3: 5920a 681658i bk4: 5856a 679970i bk5: 5856a 681649i bk6: 5280a 686201i bk7: 5280a 686866i bk8: 5376a 686804i bk9: 5376a 686976i bk10: 5384a 685829i bk11: 5384a 687632i bk12: 5888a 680174i bk13: 5888a 681163i bk14: 6064a 676971i bk15: 6060a 678647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51839
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740425 n_nop=594985 n_act=4904 n_pre=4888 n_req=33912 n_rd=91648 n_write=44000 bw_util=0.3664
n_activity=467317 dram_eff=0.5805
bk0: 6144a 677009i bk1: 6144a 680069i bk2: 5920a 679896i bk3: 5920a 680576i bk4: 5856a 680908i bk5: 5856a 682498i bk6: 5280a 686232i bk7: 5280a 686936i bk8: 5376a 686842i bk9: 5376a 688053i bk10: 5384a 685185i bk11: 5384a 687181i bk12: 5888a 681135i bk13: 5888a 681508i bk14: 5976a 678283i bk15: 5976a 680168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52875
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740425 n_nop=594779 n_act=5041 n_pre=5025 n_req=33895 n_rd=91612 n_write=43968 bw_util=0.3662
n_activity=466570 dram_eff=0.5812
bk0: 6144a 677340i bk1: 6144a 678836i bk2: 5916a 679798i bk3: 5916a 681403i bk4: 5856a 681275i bk5: 5856a 682209i bk6: 5276a 685940i bk7: 5280a 687163i bk8: 5376a 685949i bk9: 5376a 686890i bk10: 5372a 686456i bk11: 5372a 687457i bk12: 5888a 680456i bk13: 5888a 679517i bk14: 5976a 680010i bk15: 5976a 679342i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50888
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740425 n_nop=595055 n_act=4865 n_pre=4849 n_req=33914 n_rd=91656 n_write=44000 bw_util=0.3664
n_activity=467734 dram_eff=0.5801
bk0: 6144a 677270i bk1: 6144a 680231i bk2: 5916a 680373i bk3: 5916a 682487i bk4: 5776a 681469i bk5: 5776a 683502i bk6: 5376a 685538i bk7: 5376a 684548i bk8: 5376a 686085i bk9: 5376a 686637i bk10: 5372a 686263i bk11: 5372a 688898i bk12: 5884a 680503i bk13: 5884a 681737i bk14: 5984a 677878i bk15: 5984a 680200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.51987
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740425 n_nop=594911 n_act=4967 n_pre=4951 n_req=33899 n_rd=91628 n_write=43968 bw_util=0.3663
n_activity=467826 dram_eff=0.5797
bk0: 6044a 678660i bk1: 6048a 681157i bk2: 5996a 679383i bk3: 5996a 681114i bk4: 5776a 682574i bk5: 5776a 682550i bk6: 5376a 685309i bk7: 5376a 686249i bk8: 5376a 685923i bk9: 5376a 686355i bk10: 5376a 686700i bk11: 5376a 686789i bk12: 5884a 680176i bk13: 5884a 679937i bk14: 5984a 679160i bk15: 5984a 679519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52565
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740425 n_nop=595165 n_act=4860 n_pre=4844 n_req=33889 n_rd=91588 n_write=43968 bw_util=0.3662
n_activity=466407 dram_eff=0.5813
bk0: 6048a 678820i bk1: 6044a 680484i bk2: 5996a 677486i bk3: 5996a 682057i bk4: 5756a 681811i bk5: 5756a 683847i bk6: 5376a 685648i bk7: 5376a 686252i bk8: 5376a 685721i bk9: 5376a 687671i bk10: 5372a 686851i bk11: 5372a 687926i bk12: 5788a 681467i bk13: 5788a 682607i bk14: 6084a 677138i bk15: 6084a 677771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.50187
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740425 n_nop=594695 n_act=5029 n_pre=5013 n_req=33922 n_rd=91656 n_write=44032 bw_util=0.3665
n_activity=466938 dram_eff=0.5812
bk0: 6044a 678896i bk1: 6044a 681095i bk2: 6000a 679595i bk3: 6000a 680260i bk4: 5756a 682974i bk5: 5756a 683807i bk6: 5376a 685164i bk7: 5376a 686271i bk8: 5312a 686726i bk9: 5312a 688164i bk10: 5472a 685078i bk11: 5472a 684962i bk12: 5784a 680451i bk13: 5784a 681730i bk14: 6084a 677564i bk15: 6084a 678864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47526
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740425 n_nop=595119 n_act=4887 n_pre=4871 n_req=33887 n_rd=91580 n_write=43968 bw_util=0.3661
n_activity=466080 dram_eff=0.5817
bk0: 6048a 679800i bk1: 6044a 680654i bk2: 6000a 679430i bk3: 6000a 680706i bk4: 5716a 683194i bk5: 5716a 685245i bk6: 5376a 685520i bk7: 5376a 685384i bk8: 5312a 686018i bk9: 5312a 686776i bk10: 5472a 685168i bk11: 5472a 687499i bk12: 5784a 682295i bk13: 5784a 681920i bk14: 6084a 677265i bk15: 6084a 677644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.53129
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740425 n_nop=595101 n_act=4894 n_pre=4878 n_req=33888 n_rd=91584 n_write=43968 bw_util=0.3661
n_activity=465454 dram_eff=0.5825
bk0: 6144a 677942i bk1: 6144a 679128i bk2: 6000a 679258i bk3: 6000a 679252i bk4: 5716a 682467i bk5: 5716a 683956i bk6: 5376a 684584i bk7: 5376a 684570i bk8: 5312a 687898i bk9: 5312a 687562i bk10: 5472a 685222i bk11: 5472a 685827i bk12: 5784a 681723i bk13: 5784a 681268i bk14: 5988a 677802i bk15: 5988a 680265i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.49405
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f912955c090 :  mf: uid=5142596, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2175957), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=740425 n_nop=594979 n_act=4888 n_pre=4872 n_req=33922 n_rd=91654 n_write=44032 bw_util=0.3665
n_activity=466766 dram_eff=0.5814
bk0: 6144a 678257i bk1: 6144a 678919i bk2: 6000a 679681i bk3: 6000a 680955i bk4: 5720a 682829i bk5: 5718a 684221i bk6: 5376a 685072i bk7: 5376a 686631i bk8: 5312a 687534i bk9: 5312a 687724i bk10: 5404a 685789i bk11: 5404a 687568i bk12: 5884a 680960i bk13: 5884a 681223i bk14: 5988a 679333i bk15: 5988a 680628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.52283

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16960, Miss = 11449, Miss_rate = 0.675, Pending_hits = 216, Reservation_fails = 2
L2_cache_bank[1]: Access = 16924, Miss = 11448, Miss_rate = 0.676, Pending_hits = 1367, Reservation_fails = 0
L2_cache_bank[2]: Access = 16932, Miss = 11453, Miss_rate = 0.676, Pending_hits = 185, Reservation_fails = 0
L2_cache_bank[3]: Access = 16912, Miss = 11452, Miss_rate = 0.677, Pending_hits = 1365, Reservation_fails = 1
L2_cache_bank[4]: Access = 16920, Miss = 11456, Miss_rate = 0.677, Pending_hits = 180, Reservation_fails = 1
L2_cache_bank[5]: Access = 16916, Miss = 11456, Miss_rate = 0.677, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[6]: Access = 16900, Miss = 11451, Miss_rate = 0.678, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[7]: Access = 16900, Miss = 11452, Miss_rate = 0.678, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[8]: Access = 16944, Miss = 11457, Miss_rate = 0.676, Pending_hits = 212, Reservation_fails = 2
L2_cache_bank[9]: Access = 16948, Miss = 11457, Miss_rate = 0.676, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[10]: Access = 16940, Miss = 11453, Miss_rate = 0.676, Pending_hits = 218, Reservation_fails = 2
L2_cache_bank[11]: Access = 16932, Miss = 11454, Miss_rate = 0.676, Pending_hits = 1392, Reservation_fails = 0
L2_cache_bank[12]: Access = 16924, Miss = 11449, Miss_rate = 0.676, Pending_hits = 195, Reservation_fails = 2
L2_cache_bank[13]: Access = 16932, Miss = 11448, Miss_rate = 0.676, Pending_hits = 1375, Reservation_fails = 0
L2_cache_bank[14]: Access = 16956, Miss = 11457, Miss_rate = 0.676, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[15]: Access = 16956, Miss = 11457, Miss_rate = 0.676, Pending_hits = 1368, Reservation_fails = 0
L2_cache_bank[16]: Access = 16936, Miss = 11448, Miss_rate = 0.676, Pending_hits = 187, Reservation_fails = 1
L2_cache_bank[17]: Access = 16928, Miss = 11447, Miss_rate = 0.676, Pending_hits = 1363, Reservation_fails = 1
L2_cache_bank[18]: Access = 16928, Miss = 11448, Miss_rate = 0.676, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[19]: Access = 16936, Miss = 11448, Miss_rate = 0.676, Pending_hits = 1377, Reservation_fails = 1
L2_cache_bank[20]: Access = 16956, Miss = 11457, Miss_rate = 0.676, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[21]: Access = 16956, Miss = 11457, Miss_rate = 0.676, Pending_hits = 1354, Reservation_fails = 0
L2_total_cache_accesses = 372536
L2_total_cache_misses = 251954
L2_total_cache_miss_rate = 0.6763
L2_total_cache_pending_hits = 17254
L2_total_cache_reservation_fails = 13
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 102977
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17119
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130976
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 120960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 13
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 251072
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 120960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.031
L2_cache_fill_port_util = 0.115

icnt_total_pkts_mem_to_simt=1197344
icnt_total_pkts_simt_to_mem=856376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.50314
	minimum = 6
	maximum = 53
Network latency average = 8.38053
	minimum = 6
	maximum = 47
Slowest packet = 653185
Flit latency average = 6.83188
	minimum = 6
	maximum = 43
Slowest flit = 1800433
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236343
	minimum = 0.0187025 (at node 0)
	maximum = 0.0280538 (at node 3)
Accepted packet rate average = 0.0236343
	minimum = 0.0187025 (at node 0)
	maximum = 0.0280538 (at node 3)
Injected flit rate average = 0.0651396
	minimum = 0.0430971 (at node 0)
	maximum = 0.0863467 (at node 42)
Accepted flit rate average= 0.0651396
	minimum = 0.05997 (at node 0)
	maximum = 0.089955 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.0583 (8 samples)
	minimum = 6 (8 samples)
	maximum = 201.875 (8 samples)
Network latency average = 9.35675 (8 samples)
	minimum = 6 (8 samples)
	maximum = 197.875 (8 samples)
Flit latency average = 8.04244 (8 samples)
	minimum = 6 (8 samples)
	maximum = 194.5 (8 samples)
Fragmentation average = 0.0628962 (8 samples)
	minimum = 0 (8 samples)
	maximum = 152.625 (8 samples)
Injected packet rate average = 0.0208131 (8 samples)
	minimum = 0.0164712 (8 samples)
	maximum = 0.0247017 (8 samples)
Accepted packet rate average = 0.0208131 (8 samples)
	minimum = 0.0164712 (8 samples)
	maximum = 0.0247017 (8 samples)
Injected flit rate average = 0.0573661 (8 samples)
	minimum = 0.037942 (8 samples)
	maximum = 0.0761186 (8 samples)
Accepted flit rate average = 0.0573661 (8 samples)
	minimum = 0.0528324 (8 samples)
	maximum = 0.0792236 (8 samples)
Injected packet size average = 2.75625 (8 samples)
Accepted packet size average = 2.75625 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 23 sec (1103 sec)
gpgpu_simulation_rate = 209239 (inst/sec)
gpgpu_simulation_rate = 1972 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 9: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 38970
gpu_sim_insn = 28848876
gpu_ipc =     740.2842
gpu_tot_sim_cycle = 2437078
gpu_tot_sim_insn = 259639884
gpu_tot_ipc =     106.5374
gpu_tot_issued_cta = 576
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 6367
partiton_reqs_in_parallel = 857340
partiton_reqs_in_parallel_total    = 8712936
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.9269
partiton_reqs_in_parallel_util = 857340
partiton_reqs_in_parallel_util_total    = 8712936
gpu_sim_cycle_parition_util = 38970
gpu_tot_sim_cycle_parition_util    = 397732
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9149
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 372536
L2_BW  =     113.1084 GB/Sec
L2_BW_total  =      16.2975 GB/Sec
gpu_total_sim_rate=214224

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5213052
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 16128
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.1012
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14496
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5209938
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 16128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5213052
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
43444, 41748, 41822, 43362, 43448, 41791, 41826, 43340, 9666, 9274, 9309, 6027, 
gpgpu_n_tot_thrd_icount = 299874816
gpgpu_n_tot_w_icount = 9371088
gpgpu_n_stall_shd_mem = 128018
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 282456
gpgpu_n_mem_write_global = 136080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 6895872
gpgpu_n_store_insn = 4286520
gpgpu_n_shmem_insn = 28397592
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 516096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21009
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:282394	W0_Idle:244192	W0_Scoreboard:14863244	W1:544320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:3673620	W32:5153148
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2259648 {8:282456,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18506880 {136:136080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31882176 {40:68040,136:214416,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1088640 {8:136080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 424 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 2437077 
mrq_lat_table:199019 	30598 	19625 	42973 	50897 	37061 	18426 	10025 	7492 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	240092 	164769 	1843 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	10 	310246 	11359 	557 	109 	84735 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	235708 	46037 	739 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	30240 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	560 	175 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.534125  7.442815  7.589124  7.454006  7.141994  7.207317  7.949091  7.590278  8.446970  8.884462  6.677711  6.718182  7.672897  8.049020  7.440233  7.397101 
dram[1]:  7.528190  7.439883  7.753943  7.381382  6.703601  6.797753  7.863309  7.286667  7.636986  7.689655  6.812883  7.118590  7.822222  7.558282  7.188733  7.267806 
dram[2]:  7.556851  8.024768  7.002849  7.166181  7.138643  7.289156  8.249057  7.807143  8.320895  8.168498  6.771341  6.812883  7.822222  7.847134  7.014006  7.257971 
dram[3]:  7.384615  7.646018  7.702194  7.513762  6.855524  7.034883  7.639860  7.286667  7.012578  6.925466  7.188312  7.006329  7.724138  7.558282  6.898072  6.955555 
dram[4]:  7.926606  8.228572  7.040114  7.513762  7.135135  6.674157  8.517110  8.000000  7.689655  7.508418  7.211726  7.380000  7.625387  8.049020  7.201149  7.327486 
dram[5]:  7.505917  7.644578  7.939682  8.146580  6.618384  6.600000  7.887324  8.549619  7.101911  6.990596  7.168285  6.794478  7.970874  7.696875  6.846994  7.019608 
dram[6]:  7.714286  7.854489  7.695385  7.889590  7.120120  6.892442  8.358209  7.943263  7.193548  7.079365  6.940439  7.235294  7.796116  7.872549  7.488304  7.713855 
dram[7]:  7.595809  7.505917  7.558912  7.468657  7.077612  6.852601  8.175182  8.115942  6.771605  6.877743  7.024768  6.960123  7.644444  7.620253  6.902965  6.811170 
dram[8]:  7.761468  7.758410  7.993610  7.794393  7.145896  6.874269  8.235294  7.777778  7.032051  6.856250  7.157729  7.319355  7.693291  7.767742  7.359195  7.576923 
dram[9]:  8.000000  8.150944  7.604863  7.380531  7.369906  7.211657  8.115942  8.358209  7.213816  7.006390  7.226115  7.090625  7.455108  7.478261  7.101983  7.002793 
dram[10]:  7.830816  7.926606  7.843260  7.651376  7.020895  6.837209  8.421053  8.000000  6.984076  7.028846  6.888889  7.200000  8.075410  8.155629  7.266667  7.142450 
average row locality = 419538/56427 = 7.435058
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1702      1701      1688      1688      1611      1611      1493      1493      1510      1510      1505      1505      1663      1663      1708      1708 
dram[1]:      1700      1700      1661      1661      1640      1640      1493      1493      1510      1510      1509      1509      1664      1664      1708      1707 
dram[2]:      1728      1728      1661      1661      1640      1640      1493      1493      1510      1510      1509      1509      1664      1664      1683      1683 
dram[3]:      1728      1728      1660      1660      1640      1640      1492      1493      1510      1510      1506      1506      1664      1664      1683      1683 
dram[4]:      1728      1728      1660      1660      1618      1618      1520      1520      1510      1510      1506      1506      1663      1663      1685      1685 
dram[5]:      1700      1701      1682      1682      1618      1618      1520      1520      1510      1510      1507      1507      1663      1663      1685      1685 
dram[6]:      1701      1700      1682      1682      1613      1613      1520      1520      1510      1510      1506      1506      1636      1636      1713      1713 
dram[7]:      1700      1700      1683      1683      1613      1613      1520      1520      1492      1492      1534      1534      1635      1635      1713      1713 
dram[8]:      1701      1700      1683      1683      1602      1602      1520      1520      1492      1492      1534      1534      1635      1635      1713      1713 
dram[9]:      1728      1728      1683      1683      1602      1602      1520      1520      1491      1491      1534      1534      1635      1635      1686      1686 
dram[10]:      1728      1728      1683      1683      1603      1603      1520      1520      1491      1491      1515      1515      1663      1663      1686      1686 
total reads: 283458
bank skew: 1728/1491 = 1.16
chip skew: 25780/25758 = 1.00
number of total write accesses:
dram[0]:       837       837       824       824       753       753       693       693       720       720       712       712       800       800       844       844 
dram[1]:       837       837       797       797       780       780       693       693       720       720       712       712       800       800       844       844 
dram[2]:       864       864       797       797       780       780       693       693       720       720       712       712       800       800       821       821 
dram[3]:       864       864       797       797       780       780       693       693       720       720       708       708       800       800       821       821 
dram[4]:       864       864       797       797       758       758       720       720       720       720       708       708       800       800       821       821 
dram[5]:       837       837       819       819       758       758       720       720       720       720       708       708       800       800       821       821 
dram[6]:       837       837       819       819       758       758       720       720       720       720       708       708       773       773       848       848 
dram[7]:       837       837       819       819       758       758       720       720       702       702       735       735       773       773       848       848 
dram[8]:       837       837       819       819       749       749       720       720       702       702       735       735       773       773       848       848 
dram[9]:       864       864       819       819       749       749       720       720       702       702       735       735       773       773       821       821 
dram[10]:       864       864       819       819       749       749       720       720       702       702       717       717       800       800       821       821 
total reads: 136080
bank skew: 864/693 = 1.25
chip skew: 12384/12366 = 1.00
average mf latency per bank:
dram[0]:        498       336       445       340       495       349       418       341       436       330       523       361       628       370       536       346
dram[1]:        492       335       444       335       495       348       418       343       429       332       530       358       635       370       533       345
dram[2]:        500       336       446       342       491       349       419       346       435       329       521       359       615       371       538       342
dram[3]:        493       334       447       340       494       349       419       346       431       332       538       365       630       370       528       344
dram[4]:        496       333       451       346       489       348       415       341       436       329       532       368       630       372       531       340
dram[5]:        491       334       447       338       494       352       418       341       435       331       540       367       636       370       526       342
dram[6]:        494       334       454       343       491       346       415       338       434       329       537       367       634       377       538       341
dram[7]:        485       337       450       338       487       347       419       341       434       322       543       361       630       377       541       341
dram[8]:        486       333       463       345       495       349       417       339       428       326       540       361       633       372       538       343
dram[9]:        495       337       454       340       490       351       419       340       434       324       545       366       637       375       537       340
dram[10]:        488       335       454       342       494       348       415       340       425       327       545       362       636       369       533       344
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents
MSHR: tag=0xc03ef280, atomic=0 1 entries : 0x7f9129ce3fa0 :  mf: uid=5785238, sid13:w09, part=0, addr=0xc03ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (2437073), 

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812785 n_nop=650179 n_act=5061 n_pre=5045 n_req=38125 n_rd=103036 n_write=49464 bw_util=0.3753
n_activity=521809 dram_eff=0.5845
bk0: 6808a 743637i bk1: 6804a 746964i bk2: 6752a 744529i bk3: 6752a 746571i bk4: 6444a 749738i bk5: 6444a 750363i bk6: 5972a 752355i bk7: 5972a 754514i bk8: 6040a 753542i bk9: 6040a 753438i bk10: 6020a 752644i bk11: 6020a 754367i bk12: 6652a 746545i bk13: 6652a 747499i bk14: 6832a 741610i bk15: 6832a 744095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45764
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812785 n_nop=649881 n_act=5190 n_pre=5174 n_req=38135 n_rd=103076 n_write=49464 bw_util=0.3754
n_activity=522339 dram_eff=0.5841
bk0: 6800a 744164i bk1: 6800a 746551i bk2: 6644a 746594i bk3: 6644a 747995i bk4: 6560a 746599i bk5: 6560a 748069i bk6: 5972a 752773i bk7: 5972a 753764i bk8: 6040a 753283i bk9: 6040a 753631i bk10: 6036a 753026i bk11: 6036a 754695i bk12: 6656a 745813i bk13: 6656a 746832i bk14: 6832a 741723i bk15: 6828a 744484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46723
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7f914ba27070 :  mf: uid=5785240, sid13:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_DRAM (2437077), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812785 n_nop=649999 n_act=5102 n_pre=5086 n_req=38150 n_rd=103102 n_write=49496 bw_util=0.3755
n_activity=522806 dram_eff=0.5838
bk0: 6912a 742456i bk1: 6912a 745711i bk2: 6644a 745987i bk3: 6642a 747317i bk4: 6560a 747665i bk5: 6560a 749143i bk6: 5972a 752591i bk7: 5972a 753921i bk8: 6040a 753525i bk9: 6040a 754192i bk10: 6036a 751688i bk11: 6036a 754249i bk12: 6656a 746678i bk13: 6656a 747138i bk14: 6732a 743882i bk15: 6732a 745552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46932
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812785 n_nop=649767 n_act=5251 n_pre=5235 n_req=38133 n_rd=103068 n_write=49464 bw_util=0.3753
n_activity=522352 dram_eff=0.584
bk0: 6912a 743154i bk1: 6912a 745090i bk2: 6640a 746079i bk3: 6640a 747560i bk4: 6560a 747758i bk5: 6560a 748929i bk6: 5968a 752975i bk7: 5972a 753623i bk8: 6040a 752395i bk9: 6040a 753771i bk10: 6024a 753513i bk11: 6024a 754626i bk12: 6656a 745564i bk13: 6656a 745222i bk14: 6732a 745747i bk15: 6732a 745108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45462
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812785 n_nop=650051 n_act=5063 n_pre=5047 n_req=38156 n_rd=103120 n_write=49504 bw_util=0.3756
n_activity=523227 dram_eff=0.5834
bk0: 6912a 742425i bk1: 6912a 746287i bk2: 6640a 746342i bk3: 6640a 748618i bk4: 6472a 748153i bk5: 6472a 750661i bk6: 6080a 752074i bk7: 6080a 751334i bk8: 6040a 752641i bk9: 6040a 753161i bk10: 6024a 752752i bk11: 6024a 755941i bk12: 6652a 745993i bk13: 6652a 747690i bk14: 6740a 743478i bk15: 6740a 746124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45915
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812785 n_nop=649899 n_act=5177 n_pre=5161 n_req=38137 n_rd=103084 n_write=49464 bw_util=0.3754
n_activity=523865 dram_eff=0.5824
bk0: 6800a 744585i bk1: 6804a 747753i bk2: 6728a 745849i bk3: 6728a 747362i bk4: 6472a 749190i bk5: 6472a 749366i bk6: 6080a 751991i bk7: 6080a 752918i bk8: 6040a 752552i bk9: 6040a 752556i bk10: 6028a 753363i bk11: 6028a 753364i bk12: 6652a 745645i bk13: 6652a 746069i bk14: 6740a 745126i bk15: 6740a 745311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.46969
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812785 n_nop=650173 n_act=5060 n_pre=5044 n_req=38127 n_rd=103044 n_write=49464 bw_util=0.3753
n_activity=522211 dram_eff=0.5841
bk0: 6804a 744192i bk1: 6800a 746624i bk2: 6728a 743574i bk3: 6728a 748166i bk4: 6452a 748594i bk5: 6452a 750724i bk6: 6080a 752270i bk7: 6080a 753271i bk8: 6040a 752481i bk9: 6040a 754278i bk10: 6024a 753266i bk11: 6024a 754608i bk12: 6544a 746959i bk13: 6544a 748822i bk14: 6852a 742973i bk15: 6852a 743424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45275
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812785 n_nop=649667 n_act=5239 n_pre=5223 n_req=38164 n_rd=103120 n_write=49536 bw_util=0.3756
n_activity=523166 dram_eff=0.5836
bk0: 6800a 744806i bk1: 6800a 747637i bk2: 6732a 745815i bk3: 6732a 746760i bk4: 6452a 749282i bk5: 6452a 750560i bk6: 6080a 751738i bk7: 6080a 753086i bk8: 5968a 753450i bk9: 5968a 754966i bk10: 6136a 751307i bk11: 6136a 751558i bk12: 6540a 745855i bk13: 6540a 747545i bk14: 6852a 742973i bk15: 6852a 744674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41961
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812785 n_nop=650127 n_act=5087 n_pre=5071 n_req=38125 n_rd=103036 n_write=49464 bw_util=0.3753
n_activity=522039 dram_eff=0.5842
bk0: 6804a 745845i bk1: 6800a 746851i bk2: 6732a 745321i bk3: 6732a 747131i bk4: 6408a 750342i bk5: 6408a 751853i bk6: 6080a 752088i bk7: 6080a 752073i bk8: 5968a 752638i bk9: 5968a 753840i bk10: 6136a 751626i bk11: 6136a 754017i bk12: 6540a 747721i bk13: 6540a 747637i bk14: 6852a 742225i bk15: 6852a 743020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.47933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9129a64420 :  mf: uid=5785239, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (2437075), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812785 n_nop=650093 n_act=5106 n_pre=5090 n_req=38124 n_rd=103032 n_write=49464 bw_util=0.3752
n_activity=521344 dram_eff=0.585
bk0: 6912a 743501i bk1: 6912a 745094i bk2: 6732a 745179i bk3: 6732a 745400i bk4: 6408a 749088i bk5: 6408a 750532i bk6: 6080a 750852i bk7: 6080a 751234i bk8: 5964a 754854i bk9: 5964a 754256i bk10: 6136a 751638i bk11: 6136a 752545i bk12: 6540a 746919i bk13: 6540a 747229i bk14: 6744a 743315i bk15: 6744a 746431i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4435
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=812785 n_nop=649969 n_act=5092 n_pre=5076 n_req=38162 n_rd=103112 n_write=49536 bw_util=0.3756
n_activity=522669 dram_eff=0.5841
bk0: 6912a 743977i bk1: 6912a 744901i bk2: 6732a 745709i bk3: 6732a 747393i bk4: 6412a 749768i bk5: 6412a 751037i bk6: 6080a 751575i bk7: 6080a 753460i bk8: 5964a 754205i bk9: 5964a 754742i bk10: 6060a 752401i bk11: 6060a 754159i bk12: 6652a 746121i bk13: 6652a 746759i bk14: 6744a 744706i bk15: 6744a 746442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4663

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19073, Miss = 12880, Miss_rate = 0.675, Pending_hits = 219, Reservation_fails = 2
L2_cache_bank[1]: Access = 19036, Miss = 12879, Miss_rate = 0.677, Pending_hits = 1371, Reservation_fails = 0
L2_cache_bank[2]: Access = 19045, Miss = 12885, Miss_rate = 0.677, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[3]: Access = 19026, Miss = 12884, Miss_rate = 0.677, Pending_hits = 1369, Reservation_fails = 1
L2_cache_bank[4]: Access = 19035, Miss = 12888, Miss_rate = 0.677, Pending_hits = 183, Reservation_fails = 1
L2_cache_bank[5]: Access = 19031, Miss = 12888, Miss_rate = 0.677, Pending_hits = 1399, Reservation_fails = 0
L2_cache_bank[6]: Access = 19013, Miss = 12883, Miss_rate = 0.678, Pending_hits = 193, Reservation_fails = 1
L2_cache_bank[7]: Access = 19012, Miss = 12884, Miss_rate = 0.678, Pending_hits = 1376, Reservation_fails = 0
L2_cache_bank[8]: Access = 19058, Miss = 12890, Miss_rate = 0.676, Pending_hits = 215, Reservation_fails = 2
L2_cache_bank[9]: Access = 19063, Miss = 12890, Miss_rate = 0.676, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[10]: Access = 19054, Miss = 12885, Miss_rate = 0.676, Pending_hits = 221, Reservation_fails = 2
L2_cache_bank[11]: Access = 19045, Miss = 12886, Miss_rate = 0.677, Pending_hits = 1396, Reservation_fails = 0
L2_cache_bank[12]: Access = 19036, Miss = 12881, Miss_rate = 0.677, Pending_hits = 198, Reservation_fails = 2
L2_cache_bank[13]: Access = 19045, Miss = 12880, Miss_rate = 0.676, Pending_hits = 1380, Reservation_fails = 0
L2_cache_bank[14]: Access = 19072, Miss = 12890, Miss_rate = 0.676, Pending_hits = 187, Reservation_fails = 0
L2_cache_bank[15]: Access = 19072, Miss = 12890, Miss_rate = 0.676, Pending_hits = 1372, Reservation_fails = 0
L2_cache_bank[16]: Access = 19050, Miss = 12880, Miss_rate = 0.676, Pending_hits = 190, Reservation_fails = 1
L2_cache_bank[17]: Access = 19041, Miss = 12879, Miss_rate = 0.676, Pending_hits = 1366, Reservation_fails = 1
L2_cache_bank[18]: Access = 19040, Miss = 12879, Miss_rate = 0.676, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[19]: Access = 19049, Miss = 12879, Miss_rate = 0.676, Pending_hits = 1381, Reservation_fails = 1
L2_cache_bank[20]: Access = 19072, Miss = 12889, Miss_rate = 0.676, Pending_hits = 177, Reservation_fails = 0
L2_cache_bank[21]: Access = 19072, Miss = 12889, Miss_rate = 0.676, Pending_hits = 1356, Reservation_fails = 0
L2_total_cache_accesses = 419040
L2_total_cache_misses = 283458
L2_total_cache_miss_rate = 0.6764
L2_total_cache_pending_hits = 17329
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 147360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 136080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 282456
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 136080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.118

icnt_total_pkts_mem_to_simt=1346704
icnt_total_pkts_simt_to_mem=963360
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54022
	minimum = 6
	maximum = 43
Network latency average = 8.41986
	minimum = 6
	maximum = 42
Slowest packet = 746108
Flit latency average = 6.87309
	minimum = 6
	maximum = 39
Slowest flit = 2223995
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238672
	minimum = 0.0188868 (at node 0)
	maximum = 0.0283302 (at node 11)
Accepted packet rate average = 0.0238672
	minimum = 0.0188868 (at node 0)
	maximum = 0.0283302 (at node 11)
Injected flit rate average = 0.0657815
	minimum = 0.0435218 (at node 0)
	maximum = 0.0871975 (at node 42)
Accepted flit rate average= 0.0657815
	minimum = 0.060561 (at node 0)
	maximum = 0.0908414 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.8896 (9 samples)
	minimum = 6 (9 samples)
	maximum = 184.222 (9 samples)
Network latency average = 9.25265 (9 samples)
	minimum = 6 (9 samples)
	maximum = 180.556 (9 samples)
Flit latency average = 7.91251 (9 samples)
	minimum = 6 (9 samples)
	maximum = 177.222 (9 samples)
Fragmentation average = 0.0559077 (9 samples)
	minimum = 0 (9 samples)
	maximum = 135.667 (9 samples)
Injected packet rate average = 0.0211524 (9 samples)
	minimum = 0.0167396 (9 samples)
	maximum = 0.0251048 (9 samples)
Accepted packet rate average = 0.0211524 (9 samples)
	minimum = 0.0167396 (9 samples)
	maximum = 0.0251048 (9 samples)
Injected flit rate average = 0.0583012 (9 samples)
	minimum = 0.038562 (9 samples)
	maximum = 0.0773496 (9 samples)
Accepted flit rate average = 0.0583012 (9 samples)
	minimum = 0.0536911 (9 samples)
	maximum = 0.0805145 (9 samples)
Injected packet size average = 2.75624 (9 samples)
Accepted packet size average = 2.75624 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 20 min, 12 sec (1212 sec)
gpgpu_simulation_rate = 214224 (inst/sec)
gpgpu_simulation_rate = 2010 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 10: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 39391
gpu_sim_insn = 28848876
gpu_ipc =     732.3723
gpu_tot_sim_cycle = 2698619
gpu_tot_sim_insn = 288488760
gpu_tot_ipc =     106.9024
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 6701
partiton_reqs_in_parallel = 866602
partiton_reqs_in_parallel_total    = 9570276
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8675
partiton_reqs_in_parallel_util = 866602
partiton_reqs_in_parallel_util_total    = 9570276
gpu_sim_cycle_parition_util = 39391
gpu_tot_sim_cycle_parition_util    = 436702
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9219
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 419040
L2_BW  =     111.8995 GB/Sec
L2_BW_total  =      16.3514 GB/Sec
gpu_total_sim_rate=218552

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5792280
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 17920
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0911
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 16288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5789166
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 17920
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5792280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
48270, 46380, 46468, 48185, 48274, 46432, 46473, 48149, 9666, 9274, 9309, 6027, 
gpgpu_n_tot_thrd_icount = 333194240
gpgpu_n_tot_w_icount = 10412320
gpgpu_n_stall_shd_mem = 128044
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 313840
gpgpu_n_mem_write_global = 151200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7662080
gpgpu_n_store_insn = 4762800
gpgpu_n_shmem_insn = 31552880
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 573440
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21035
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:312248	W0_Idle:259519	W0_Scoreboard:16009826	W1:604800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4081800	W32:5725720
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2510720 {8:313840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20563200 {136:151200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 35424640 {40:75600,136:238240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209600 {8:151200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 404 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 2698618 
mrq_lat_table:218557 	33205 	21728 	48587 	58210 	42511 	21207 	11232 	7503 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	268802 	182552 	1854 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	354160 	13423 	564 	109 	85251 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	262189 	50861 	818 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	45360 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	637 	176 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.178117  7.067669  7.310705  7.197943  6.829457  6.918848  7.446154  7.202381  8.157895  8.406779  6.514512  6.412987  7.309140  7.616247  7.057357  7.022333 
dram[1]:  7.065163  7.029925  7.267904  7.043702  6.276102  6.440476  7.515528  7.034883  7.469880  7.515152  6.423377  6.775342  7.555555  7.292225  6.919315  6.883212 
dram[2]:  7.441861  7.762803  6.901763  7.116883  6.848101  6.935897  7.781351  7.423313  7.898089  7.584098  6.630027  6.630027  7.472528  7.452055  6.693976  6.825553 
dram[3]:  7.076167  7.111111  7.382750  7.226913  6.486811  6.662561  7.375000  6.954023  6.850829  6.813187  6.863510  6.605898  7.431694  7.292225  6.536470  6.614286 
dram[4]:  7.680000  7.933884  6.969466  7.343163  6.790281  6.321429  7.923323  7.654321  7.294117  7.065527  7.080460  7.225806  7.348649  7.659155  6.813725  6.881188 
dram[5]:  7.191327  7.050000  7.725762  7.991404  6.247059  6.321429  7.654321  8.051948  6.888889  6.757493  6.885475  6.469816  7.637640  7.490358  6.556604  6.634845 
dram[6]:  7.362924  7.517334  7.358839  7.558266  6.706329  6.460976  7.848101  7.607362  6.927374  6.831956  6.769231  6.980170  7.386111  7.448179  7.138191  7.247449 
dram[7]:  7.303109  7.118687  7.361477  7.322834  6.740458  6.589552  7.948718  7.750000  6.455027  6.472148  6.787634  6.733333  7.383333  7.487324  6.622377  6.546083 
dram[8]:  7.440633  7.477454  7.602180  7.440000  6.684478  6.534826  7.798742  7.425150  6.892655  6.703297  6.751337  6.842818  7.424581  7.403900  6.862319  6.963235 
dram[9]:  7.619048  7.700535  7.361477  7.099236  7.080863  6.913158  7.750000  7.948718  6.853932  6.684931  7.112676  6.880109  7.183784  7.242507  6.799511  6.558962 
dram[10]:  7.365729  7.519582  7.400530  7.361477  6.653164  6.441176  8.000000  7.750000  6.815642  6.777778  6.588860  6.842975  7.813219  7.881159  6.832924  6.637231 
average row locality = 466162/65569 = 7.109488
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1891      1890      1880      1880      1798      1798      1650      1650      1680      1680      1679      1679      1839      1839      1895      1895 
dram[1]:      1889      1889      1850      1850      1830      1830      1650      1650      1680      1680      1683      1683      1840      1840      1895      1894 
dram[2]:      1920      1920      1850      1850      1830      1830      1650      1650      1680      1680      1683      1683      1840      1840      1868      1868 
dram[3]:      1920      1920      1849      1849      1830      1830      1649      1650      1680      1680      1679      1679      1840      1840      1868      1868 
dram[4]:      1920      1920      1849      1849      1805      1805      1680      1680      1680      1680      1679      1679      1839      1839      1870      1870 
dram[5]:      1889      1890      1874      1874      1805      1805      1680      1680      1680      1680      1680      1680      1839      1839      1870      1870 
dram[6]:      1890      1889      1874      1874      1799      1799      1680      1680      1680      1680      1679      1679      1809      1809      1901      1901 
dram[7]:      1889      1889      1875      1875      1799      1799      1680      1680      1660      1660      1710      1710      1808      1808      1901      1901 
dram[8]:      1890      1889      1875      1875      1787      1787      1680      1680      1660      1660      1710      1710      1808      1808      1901      1901 
dram[9]:      1920      1920      1875      1875      1787      1787      1680      1680      1660      1660      1710      1710      1808      1808      1871      1871 
dram[10]:      1920      1920      1875      1875      1788      1788      1680      1680      1660      1660      1689      1689      1839      1839      1871      1871 
total reads: 314962
bank skew: 1920/1649 = 1.16
chip skew: 28644/28621 = 1.00
number of total write accesses:
dram[0]:       930       930       920       920       845       845       770       770       800       800       790       790       880       880       935       935 
dram[1]:       930       930       890       890       875       875       770       770       800       800       790       790       880       880       935       935 
dram[2]:       960       960       890       890       875       875       770       770       800       800       790       790       880       880       910       910 
dram[3]:       960       960       890       890       875       875       770       770       800       800       785       785       880       880       910       910 
dram[4]:       960       960       890       890       850       850       800       800       800       800       785       785       880       880       910       910 
dram[5]:       930       930       915       915       850       850       800       800       800       800       785       785       880       880       910       910 
dram[6]:       930       930       915       915       850       850       800       800       800       800       785       785       850       850       940       940 
dram[7]:       930       930       915       915       850       850       800       800       780       780       815       815       850       850       940       940 
dram[8]:       930       930       915       915       840       840       800       800       780       780       815       815       850       850       940       940 
dram[9]:       960       960       915       915       840       840       800       800       780       780       815       815       850       850       910       910 
dram[10]:       960       960       915       915       840       840       800       800       780       780       795       795       880       880       910       910 
total reads: 151200
bank skew: 960/770 = 1.25
chip skew: 13760/13740 = 1.00
average mf latency per bank:
dram[0]:        471       324       422       327       466       334       399       329       415       320       493       347       590       357       506       335
dram[1]:        465       324       422       323       466       334       398       331       409       320       500       344       598       357       503       333
dram[2]:        473       325       423       329       463       334       400       334       414       318       492       345       579       358       508       331
dram[3]:        467       323       425       328       465       334       400       334       410       320       507       350       593       357       498       332
dram[4]:        469       322       428       333       461       334       397       329       415       319       501       353       593       358       501       329
dram[5]:        464       323       424       326       466       338       398       329       414       320       509       352       598       356       496       330
dram[6]:        468       323       431       330       463       331       397       327       414       318       506       353       596       364       508       329
dram[7]:        459       325       427       325       459       333       400       329       413       312       512       347       593       363       510       329
dram[8]:        460       322       439       332       466       335       398       328       408       315       509       347       596       359       508       331
dram[9]:        468       325       431       327       461       336       400       329       414       314       513       351       599       361       506       328
dram[10]:        462       324       430       329       465       334       397       328       406       316       514       348       599       356       503       332
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885927 n_nop=704709 n_act=5891 n_pre=5875 n_req=42363 n_rd=114492 n_write=54960 bw_util=0.3825
n_activity=580831 dram_eff=0.5835
bk0: 7564a 809278i bk1: 7560a 812671i bk2: 7520a 810236i bk3: 7520a 812745i bk4: 7192a 815463i bk5: 7192a 816684i bk6: 6600a 819626i bk7: 6600a 821534i bk8: 6720a 820347i bk9: 6720a 820038i bk10: 6716a 819124i bk11: 6716a 821136i bk12: 7356a 813206i bk13: 7356a 814344i bk14: 7580a 807231i bk15: 7580a 809984i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42896
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885927 n_nop=704355 n_act=6048 n_pre=6032 n_req=42373 n_rd=114532 n_write=54960 bw_util=0.3826
n_activity=582033 dram_eff=0.5824
bk0: 7556a 810112i bk1: 7556a 812707i bk2: 7400a 812144i bk3: 7400a 813880i bk4: 7320a 811979i bk5: 7320a 813966i bk6: 6600a 819993i bk7: 6600a 820799i bk8: 6720a 819845i bk9: 6720a 821097i bk10: 6732a 819278i bk11: 6732a 821405i bk12: 7360a 811825i bk13: 7360a 813177i bk14: 7580a 807085i bk15: 7576a 810293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44077
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885927 n_nop=704575 n_act=5900 n_pre=5884 n_req=42392 n_rd=114568 n_write=55000 bw_util=0.3828
n_activity=581712 dram_eff=0.583
bk0: 7680a 807683i bk1: 7680a 811651i bk2: 7400a 812014i bk3: 7400a 813686i bk4: 7320a 813673i bk5: 7320a 815425i bk6: 6600a 819394i bk7: 6600a 820624i bk8: 6720a 819858i bk9: 6720a 821099i bk10: 6732a 818065i bk11: 6732a 821370i bk12: 7360a 813188i bk13: 7360a 813965i bk14: 7472a 809275i bk15: 7472a 810878i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44959
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885927 n_nop=704253 n_act=6103 n_pre=6087 n_req=42371 n_rd=114524 n_write=54960 bw_util=0.3826
n_activity=581987 dram_eff=0.5824
bk0: 7680a 808870i bk1: 7680a 811004i bk2: 7396a 811860i bk3: 7396a 813506i bk4: 7320a 813309i bk5: 7320a 814608i bk6: 6596a 820141i bk7: 6600a 820457i bk8: 6720a 819150i bk9: 6720a 820873i bk10: 6716a 819929i bk11: 6716a 821713i bk12: 7360a 811519i bk13: 7360a 811740i bk14: 7472a 811137i bk15: 7472a 810860i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42804
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f912a313810 :  mf: uid=6427884, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2698618), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885927 n_nop=704631 n_act=5869 n_pre=5853 n_req=42394 n_rd=114574 n_write=55000 bw_util=0.3828
n_activity=582065 dram_eff=0.5827
bk0: 7680a 807870i bk1: 7680a 811994i bk2: 7396a 812454i bk3: 7396a 814922i bk4: 7220a 814132i bk5: 7218a 816793i bk6: 6720a 818515i bk7: 6720a 818221i bk8: 6720a 819331i bk9: 6720a 819745i bk10: 6716a 819470i bk11: 6716a 823368i bk12: 7356a 812716i bk13: 7356a 814523i bk14: 7480a 809137i bk15: 7480a 811671i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43864
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885927 n_nop=704429 n_act=6007 n_pre=5991 n_req=42375 n_rd=114540 n_write=54960 bw_util=0.3827
n_activity=583411 dram_eff=0.5811
bk0: 7556a 810504i bk1: 7560a 813359i bk2: 7496a 811692i bk3: 7496a 813303i bk4: 7220a 814622i bk5: 7220a 815175i bk6: 6720a 819091i bk7: 6720a 819955i bk8: 6720a 819191i bk9: 6720a 819490i bk10: 6720a 820056i bk11: 6720a 820603i bk12: 7356a 812616i bk13: 7356a 812925i bk14: 7480a 811098i bk15: 7480a 810995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.43263
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885927 n_nop=704695 n_act=5898 n_pre=5882 n_req=42363 n_rd=114492 n_write=54960 bw_util=0.3825
n_activity=581621 dram_eff=0.5827
bk0: 7560a 809729i bk1: 7556a 812219i bk2: 7496a 809594i bk3: 7496a 814257i bk4: 7196a 814481i bk5: 7196a 816870i bk6: 6720a 819016i bk7: 6720a 820000i bk8: 6720a 819136i bk9: 6720a 821016i bk10: 6716a 820131i bk11: 6716a 821524i bk12: 7236a 813509i bk13: 7236a 815705i bk14: 7604a 808631i bk15: 7604a 809186i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42827
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885927 n_nop=704229 n_act=6049 n_pre=6033 n_req=42404 n_rd=114576 n_write=55040 bw_util=0.3829
n_activity=582568 dram_eff=0.5823
bk0: 7556a 810682i bk1: 7556a 813139i bk2: 7500a 811890i bk3: 7500a 812653i bk4: 7196a 814397i bk5: 7196a 816713i bk6: 6720a 818912i bk7: 6720a 820150i bk8: 6640a 819930i bk9: 6640a 821545i bk10: 6840a 817307i bk11: 6840a 818331i bk12: 7232a 812480i bk13: 7232a 814341i bk14: 7604a 808852i bk15: 7604a 810750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39996
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f91328969a0 :  mf: uid=6427882, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (2698618), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885927 n_nop=704609 n_act=5945 n_pre=5929 n_req=42361 n_rd=114484 n_write=54960 bw_util=0.3825
n_activity=581278 dram_eff=0.583
bk0: 7560a 811420i bk1: 7556a 813030i bk2: 7500a 811121i bk3: 7500a 813261i bk4: 7148a 816332i bk5: 7148a 818028i bk6: 6720a 818966i bk7: 6720a 818683i bk8: 6640a 819338i bk9: 6640a 820667i bk10: 6840a 818260i bk11: 6840a 820527i bk12: 7232a 814243i bk13: 7232a 814414i bk14: 7604a 807293i bk15: 7604a 808598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.45945
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885927 n_nop=704655 n_act=5920 n_pre=5904 n_req=42362 n_rd=114488 n_write=54960 bw_util=0.3825
n_activity=580574 dram_eff=0.5837
bk0: 7680a 809451i bk1: 7680a 810828i bk2: 7500a 810915i bk3: 7500a 811241i bk4: 7148a 815119i bk5: 7148a 816856i bk6: 6720a 817703i bk7: 6720a 818103i bk8: 6640a 821277i bk9: 6640a 820834i bk10: 6840a 818731i bk11: 6840a 819474i bk12: 7232a 813664i bk13: 7232a 814102i bk14: 7484a 809327i bk15: 7484a 812594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41436
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f912a37c650 :  mf: uid=6427883, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2698614), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=885927 n_nop=704447 n_act=5940 n_pre=5924 n_req=42404 n_rd=114576 n_write=55040 bw_util=0.3829
n_activity=582234 dram_eff=0.5826
bk0: 7680a 809173i bk1: 7680a 810795i bk2: 7500a 811418i bk3: 7500a 813251i bk4: 7152a 815897i bk5: 7152a 817354i bk6: 6720a 818395i bk7: 6720a 820198i bk8: 6640a 821099i bk9: 6640a 821852i bk10: 6756a 818806i bk11: 6756a 820994i bk12: 7356a 812489i bk13: 7356a 813358i bk14: 7484a 809911i bk15: 7484a 811997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.44714

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21186, Miss = 14312, Miss_rate = 0.676, Pending_hits = 225, Reservation_fails = 2
L2_cache_bank[1]: Access = 21148, Miss = 14311, Miss_rate = 0.677, Pending_hits = 1378, Reservation_fails = 0
L2_cache_bank[2]: Access = 21158, Miss = 14317, Miss_rate = 0.677, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[3]: Access = 21140, Miss = 14316, Miss_rate = 0.677, Pending_hits = 1377, Reservation_fails = 1
L2_cache_bank[4]: Access = 21150, Miss = 14321, Miss_rate = 0.677, Pending_hits = 190, Reservation_fails = 1
L2_cache_bank[5]: Access = 21145, Miss = 14321, Miss_rate = 0.677, Pending_hits = 1409, Reservation_fails = 0
L2_cache_bank[6]: Access = 21125, Miss = 14315, Miss_rate = 0.678, Pending_hits = 197, Reservation_fails = 1
L2_cache_bank[7]: Access = 21125, Miss = 14316, Miss_rate = 0.678, Pending_hits = 1383, Reservation_fails = 0
L2_cache_bank[8]: Access = 21173, Miss = 14322, Miss_rate = 0.676, Pending_hits = 221, Reservation_fails = 2
L2_cache_bank[9]: Access = 21178, Miss = 14322, Miss_rate = 0.676, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[10]: Access = 21168, Miss = 14317, Miss_rate = 0.676, Pending_hits = 228, Reservation_fails = 2
L2_cache_bank[11]: Access = 21158, Miss = 14318, Miss_rate = 0.677, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[12]: Access = 21148, Miss = 14312, Miss_rate = 0.677, Pending_hits = 203, Reservation_fails = 2
L2_cache_bank[13]: Access = 21158, Miss = 14311, Miss_rate = 0.676, Pending_hits = 1386, Reservation_fails = 0
L2_cache_bank[14]: Access = 21188, Miss = 14322, Miss_rate = 0.676, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[15]: Access = 21188, Miss = 14322, Miss_rate = 0.676, Pending_hits = 1379, Reservation_fails = 0
L2_cache_bank[16]: Access = 21163, Miss = 14311, Miss_rate = 0.676, Pending_hits = 197, Reservation_fails = 1
L2_cache_bank[17]: Access = 21153, Miss = 14310, Miss_rate = 0.676, Pending_hits = 1373, Reservation_fails = 1
L2_cache_bank[18]: Access = 21153, Miss = 14311, Miss_rate = 0.677, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[19]: Access = 21163, Miss = 14311, Miss_rate = 0.676, Pending_hits = 1390, Reservation_fails = 1
L2_cache_bank[20]: Access = 21188, Miss = 14322, Miss_rate = 0.676, Pending_hits = 182, Reservation_fails = 0
L2_cache_bank[21]: Access = 21188, Miss = 14322, Miss_rate = 0.676, Pending_hits = 1365, Reservation_fails = 0
L2_total_cache_accesses = 465544
L2_total_cache_misses = 314962
L2_total_cache_miss_rate = 0.6765
L2_total_cache_pending_hits = 17477
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132754
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 163744
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 313840
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 151200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.120

icnt_total_pkts_mem_to_simt=1496064
icnt_total_pkts_simt_to_mem=1070344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54953
	minimum = 6
	maximum = 52
Network latency average = 8.4266
	minimum = 6
	maximum = 47
Slowest packet = 841037
Flit latency average = 6.88907
	minimum = 6
	maximum = 43
Slowest flit = 2318616
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236121
	minimum = 0.0186849 (at node 0)
	maximum = 0.0280274 (at node 19)
Accepted packet rate average = 0.0236121
	minimum = 0.0186849 (at node 0)
	maximum = 0.0280274 (at node 19)
Injected flit rate average = 0.0650784
	minimum = 0.0430566 (at node 0)
	maximum = 0.0862655 (at node 42)
Accepted flit rate average= 0.0650784
	minimum = 0.0599137 (at node 0)
	maximum = 0.0898705 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.75559 (10 samples)
	minimum = 6 (10 samples)
	maximum = 171 (10 samples)
Network latency average = 9.17004 (10 samples)
	minimum = 6 (10 samples)
	maximum = 167.2 (10 samples)
Flit latency average = 7.81017 (10 samples)
	minimum = 6 (10 samples)
	maximum = 163.8 (10 samples)
Fragmentation average = 0.050317 (10 samples)
	minimum = 0 (10 samples)
	maximum = 122.1 (10 samples)
Injected packet rate average = 0.0213984 (10 samples)
	minimum = 0.0169341 (10 samples)
	maximum = 0.0253971 (10 samples)
Accepted packet rate average = 0.0213984 (10 samples)
	minimum = 0.0169341 (10 samples)
	maximum = 0.0253971 (10 samples)
Injected flit rate average = 0.0589789 (10 samples)
	minimum = 0.0390114 (10 samples)
	maximum = 0.0782412 (10 samples)
Accepted flit rate average = 0.0589789 (10 samples)
	minimum = 0.0543134 (10 samples)
	maximum = 0.0814501 (10 samples)
Injected packet size average = 2.75623 (10 samples)
Accepted packet size average = 2.75623 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 22 min, 0 sec (1320 sec)
gpgpu_simulation_rate = 218552 (inst/sec)
gpgpu_simulation_rate = 2044 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 11: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 39066
gpu_sim_insn = 28848876
gpu_ipc =     738.4651
gpu_tot_sim_cycle = 2959835
gpu_tot_sim_insn = 317337636
gpu_tot_ipc =     107.2146
gpu_tot_issued_cta = 704
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 7200
partiton_reqs_in_parallel = 859452
partiton_reqs_in_parallel_total    = 10436878
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.8165
partiton_reqs_in_parallel_util = 859452
partiton_reqs_in_parallel_util_total    = 10436878
gpu_sim_cycle_parition_util = 39066
gpu_tot_sim_cycle_parition_util    = 476093
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9279
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 465544
L2_BW  =     112.8305 GB/Sec
L2_BW_total  =      16.3975 GB/Sec
gpu_total_sim_rate=222225

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6371508
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0828
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 18080
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6368394
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 19712
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6371508
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
53098, 51017, 51116, 52998, 53106, 51070, 51125, 52979, 14507, 13924, 13972, 10858, 
gpgpu_n_tot_thrd_icount = 366513664
gpgpu_n_tot_w_icount = 11453552
gpgpu_n_stall_shd_mem = 128081
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 345224
gpgpu_n_mem_write_global = 166320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 8428288
gpgpu_n_store_insn = 5239080
gpgpu_n_shmem_insn = 34708168
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 630784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21072
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:342646	W0_Idle:274379	W0_Scoreboard:17138627	W1:665280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4489980	W32:6298292
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2761792 {8:345224,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22619520 {136:166320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 38967104 {40:83160,136:262064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1330560 {8:166320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 388 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 2959834 
mrq_lat_table:239866 	37218 	24242 	53094 	63757 	47050 	24170 	12367 	7600 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	301368 	196458 	1886 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	13 	397989 	15569 	577 	109 	85767 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	288434 	55903 	911 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	60480 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	713 	178 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.661728  7.547445  7.738035  7.622829  7.268844  7.361323  7.946429  7.694524  8.653968  8.908497  6.933504  6.828715  7.830729  8.149052  7.477218  7.441527 
dram[1]:  7.545012  7.508474  7.687980  7.459057  6.699095  6.870070  8.018018  7.521127  7.901449  7.947522  6.841310  7.204244  8.042781  7.772610  7.302108  7.265734 
dram[2]:  7.939850  8.271541  7.313869  7.533834  7.293103  7.384040  8.291925  7.922849  8.387692  8.065089  7.054545  7.054545  8.000000  7.978780  7.099768  7.234043 
dram[3]:  7.560859  7.597122  7.805195  7.646310  6.918224  7.100719  7.873157  7.437326  7.230769  7.192612  7.296496  7.031169  7.915790  7.772610  6.938776  7.018349 
dram[4]:  8.186047  8.448000  7.383292  7.764858  7.231343  6.744780  8.444445  8.167164  7.722380  7.489011  7.519444  7.668555  7.871728  8.193460  7.255924  7.325359 
dram[5]:  7.675743  7.529126  8.157333  8.426997  6.667431  6.744780  8.167164  8.576802  7.308311  7.136126  7.318919  6.890585  8.127027  7.976127  6.959091  7.039081 
dram[6]:  7.853165  8.012919  7.823529  7.986945  7.145320  6.890737  8.316110  8.070796  7.347709  7.211640  7.199468  7.416439  7.863636  7.927224  7.594660  7.706897 
dram[7]:  7.791457  7.600490  7.786260  7.746835  7.180693  7.024213  8.470589  8.265861  6.824428  6.841837  7.223958  7.167959  7.860962  7.967480  7.031461  6.953333 
dram[8]:  7.933504  7.971723  8.073878  7.866324  7.121287  6.966102  8.316110  7.930435  7.268293  7.076517  7.186529  7.280840  7.903226  7.882038  7.310748  7.414692 
dram[9]:  8.123077  8.207253  7.786260  7.518427  7.531414  7.358056  8.265861  8.470589  7.226415  7.055263  7.558583  7.319261  7.696335  7.757256  7.173302  6.961364 
dram[10]:  7.861042  8.020253  7.866324  7.826087  7.088670  6.868735  8.523364  8.265861  7.187667  7.149333  7.015424  7.277333  8.306630  8.376044  7.241135  7.041379 
average row locality = 512786/67825 = 7.560428
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2080      2079      2064      2064      1971      1971      1823      1823      1846      1846      1841      1841      2031      2031      2087      2087 
dram[1]:      2078      2078      2031      2031      2006      2006      1823      1823      1846      1846      1846      1846      2032      2032      2087      2086 
dram[2]:      2112      2112      2031      2031      2006      2006      1823      1823      1846      1846      1846      1846      2032      2032      2057      2057 
dram[3]:      2112      2112      2030      2030      2006      2006      1822      1823      1846      1846      1842      1842      2032      2032      2057      2057 
dram[4]:      2112      2112      2030      2030      1979      1979      1856      1856      1846      1846      1842      1842      2031      2031      2059      2059 
dram[5]:      2078      2079      2057      2057      1979      1979      1856      1856      1846      1846      1843      1843      2031      2031      2059      2059 
dram[6]:      2079      2078      2057      2057      1973      1973      1856      1856      1846      1846      1842      1842      1998      1998      2093      2093 
dram[7]:      2078      2078      2058      2058      1973      1973      1856      1856      1824      1824      1876      1876      1997      1997      2093      2093 
dram[8]:      2079      2078      2058      2058      1960      1960      1856      1856      1824      1824      1876      1876      1997      1997      2093      2093 
dram[9]:      2112      2112      2058      2058      1960      1960      1856      1856      1823      1823      1876      1876      1997      1997      2060      2060 
dram[10]:      2112      2112      2058      2058      1961      1961      1856      1856      1823      1823      1853      1853      2031      2031      2060      2060 
total reads: 346466
bank skew: 2112/1822 = 1.16
chip skew: 31510/31484 = 1.00
number of total write accesses:
dram[0]:      1023      1023      1008      1008       922       922       847       847       880       880       870       870       976       976      1031      1031 
dram[1]:      1023      1023       975       975       955       955       847       847       880       880       870       870       976       976      1031      1031 
dram[2]:      1056      1056       975       975       955       955       847       847       880       880       870       870       976       976      1003      1003 
dram[3]:      1056      1056       975       975       955       955       847       847       880       880       865       865       976       976      1003      1003 
dram[4]:      1056      1056       975       975       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[5]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       976       976      1003      1003 
dram[6]:      1023      1023      1002      1002       928       928       880       880       880       880       865       865       943       943      1036      1036 
dram[7]:      1023      1023      1002      1002       928       928       880       880       858       858       898       898       943       943      1036      1036 
dram[8]:      1023      1023      1002      1002       917       917       880       880       858       858       898       898       943       943      1036      1036 
dram[9]:      1056      1056      1002      1002       917       917       880       880       858       858       898       898       943       943      1003      1003 
dram[10]:      1056      1056      1002      1002       917       917       880       880       858       858       876       876       976       976      1003      1003 
total reads: 166320
bank skew: 1056/847 = 1.25
chip skew: 15136/15114 = 1.00
average mf latency per bank:
dram[0]:        448       315       405       318       445       325       383       318       398       310       469       335       555       343       480       324
dram[1]:        444       314       405       314       446       324       382       321       392       311       475       333       562       344       477       322
dram[2]:        450       315       406       320       442       325       384       323       397       309       467       333       545       344       481       320
dram[3]:        444       313       407       318       445       325       384       323       394       311       481       338       558       343       472       321
dram[4]:        447       313       410       323       441       324       381       319       398       309       476       341       558       344       476       318
dram[5]:        442       313       406       317       445       328       383       319       397       311       483       340       562       343       471       320
dram[6]:        445       313       413       321       442       322       381       317       396       309       480       340       561       349       481       319
dram[7]:        437       316       409       316       439       324       384       319       396       304       486       335       557       349       483       319
dram[8]:        438       313       421       322       445       325       382       318       391       306       483       335       561       345       481       320
dram[9]:        446       315       413       318       441       326       384       318       396       305       486       339       563       347       480       318
dram[10]:        440       314       412       319       445       324       381       318       389       307       487       335       563       343       477       322
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958465 n_nop=759907 n_act=6089 n_pre=6073 n_req=46599 n_rd=125940 n_write=60456 bw_util=0.3889
n_activity=636556 dram_eff=0.5856
bk0: 8320a 874912i bk1: 8316a 879236i bk2: 8256a 876647i bk3: 8256a 879059i bk4: 7884a 882320i bk5: 7884a 883377i bk6: 7292a 886491i bk7: 7292a 888575i bk8: 7384a 887064i bk9: 7384a 887115i bk10: 7364a 886038i bk11: 7364a 888262i bk12: 8124a 879039i bk13: 8124a 880528i bk14: 8348a 872297i bk15: 8348a 875261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40506
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f912ab06d90 :  mf: uid=7070528, sid27:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (2959834), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958465 n_nop=759523 n_act=6258 n_pre=6242 n_req=46611 n_rd=125986 n_write=60456 bw_util=0.389
n_activity=638227 dram_eff=0.5842
bk0: 8312a 876127i bk1: 8312a 879572i bk2: 8124a 878518i bk3: 8122a 880515i bk4: 8024a 878385i bk5: 8024a 880862i bk6: 7292a 886705i bk7: 7292a 887920i bk8: 7384a 886060i bk9: 7384a 887917i bk10: 7384a 886403i bk11: 7384a 889206i bk12: 8128a 877846i bk13: 8128a 878945i bk14: 8348a 872286i bk15: 8344a 876079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41721
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958465 n_nop=759765 n_act=6098 n_pre=6082 n_req=46630 n_rd=126024 n_write=60496 bw_util=0.3892
n_activity=637081 dram_eff=0.5855
bk0: 8448a 873450i bk1: 8448a 877556i bk2: 8124a 878333i bk3: 8124a 879934i bk4: 8024a 880417i bk5: 8024a 882073i bk6: 7292a 886087i bk7: 7292a 887610i bk8: 7384a 886625i bk9: 7384a 887936i bk10: 7384a 884778i bk11: 7384a 888591i bk12: 8128a 878994i bk13: 8128a 880056i bk14: 8228a 874627i bk15: 8228a 876506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41447
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958465 n_nop=759419 n_act=6313 n_pre=6297 n_req=46609 n_rd=125980 n_write=60456 bw_util=0.389
n_activity=637457 dram_eff=0.5849
bk0: 8448a 874708i bk1: 8448a 877476i bk2: 8120a 878214i bk3: 8120a 879937i bk4: 8024a 879936i bk5: 8024a 881883i bk6: 7288a 886794i bk7: 7292a 887414i bk8: 7384a 885475i bk9: 7384a 887793i bk10: 7368a 886969i bk11: 7368a 888749i bk12: 8128a 877135i bk13: 8128a 877719i bk14: 8228a 876837i bk15: 8228a 876567i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39765
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958465 n_nop=759803 n_act=6067 n_pre=6051 n_req=46636 n_rd=126040 n_write=60504 bw_util=0.3893
n_activity=637385 dram_eff=0.5853
bk0: 8448a 873589i bk1: 8448a 877667i bk2: 8120a 878814i bk3: 8120a 881605i bk4: 7916a 881179i bk5: 7916a 883796i bk6: 7424a 885014i bk7: 7424a 885051i bk8: 7384a 885938i bk9: 7384a 886736i bk10: 7368a 886098i bk11: 7368a 890664i bk12: 8124a 878463i bk13: 8124a 880341i bk14: 8236a 874659i bk15: 8236a 877692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40249
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0xc03eec80, atomic=0 1 entries : 0x7f912aafe470 :  mf: uid=7070526, sid27:w10, part=5, addr=0xc03eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (2959829), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958465 n_nop=759599 n_act=6215 n_pre=6199 n_req=46613 n_rd=125996 n_write=60456 bw_util=0.3891
n_activity=638978 dram_eff=0.5836
bk0: 8312a 876454i bk1: 8316a 880226i bk2: 8228a 878127i bk3: 8228a 879754i bk4: 7916a 881537i bk5: 7916a 882155i bk6: 7424a 885433i bk7: 7424a 886832i bk8: 7384a 886048i bk9: 7384a 885936i bk10: 7372a 887052i bk11: 7372a 887641i bk12: 8124a 878484i bk13: 8124a 878674i bk14: 8236a 876769i bk15: 8236a 877046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41001
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958465 n_nop=759869 n_act=6104 n_pre=6088 n_req=46601 n_rd=125948 n_write=60456 bw_util=0.389
n_activity=637108 dram_eff=0.5852
bk0: 8316a 875392i bk1: 8312a 878631i bk2: 8228a 875812i bk3: 8228a 880428i bk4: 7892a 881209i bk5: 7892a 883842i bk6: 7424a 885762i bk7: 7424a 886823i bk8: 7384a 885729i bk9: 7384a 887701i bk10: 7368a 886982i bk11: 7368a 888848i bk12: 7992a 879138i bk13: 7992a 881480i bk14: 8372a 874253i bk15: 8372a 875312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40277
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f912aa02580 :  mf: uid=7070527, sid27:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (2959833), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958465 n_nop=759379 n_act=6259 n_pre=6243 n_req=46646 n_rd=126040 n_write=60544 bw_util=0.3893
n_activity=638133 dram_eff=0.5848
bk0: 8312a 876718i bk1: 8312a 879911i bk2: 8232a 878131i bk3: 8232a 879098i bk4: 7892a 881147i bk5: 7892a 884020i bk6: 7424a 885368i bk7: 7424a 887237i bk8: 7296a 886603i bk9: 7296a 888815i bk10: 7504a 883872i bk11: 7504a 885406i bk12: 7988a 878522i bk13: 7988a 880521i bk14: 8372a 874058i bk15: 8372a 876311i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36756
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958465 n_nop=759787 n_act=6149 n_pre=6133 n_req=46599 n_rd=125940 n_write=60456 bw_util=0.3889
n_activity=636831 dram_eff=0.5854
bk0: 8316a 877163i bk1: 8312a 879230i bk2: 8232a 877224i bk3: 8232a 879519i bk4: 7840a 883055i bk5: 7840a 885119i bk6: 7424a 885477i bk7: 7424a 885581i bk8: 7296a 886119i bk9: 7296a 887593i bk10: 7504a 884979i bk11: 7504a 887956i bk12: 7988a 879872i bk13: 7988a 880454i bk14: 8372a 872938i bk15: 8372a 874573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.4314
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958465 n_nop=759833 n_act=6128 n_pre=6112 n_req=46598 n_rd=125936 n_write=60456 bw_util=0.3889
n_activity=636262 dram_eff=0.5859
bk0: 8448a 874732i bk1: 8448a 877282i bk2: 8232a 877244i bk3: 8232a 877604i bk4: 7840a 881926i bk5: 7840a 883669i bk6: 7424a 884111i bk7: 7424a 885293i bk8: 7292a 888193i bk9: 7292a 887975i bk10: 7504a 885138i bk11: 7504a 886472i bk12: 7988a 879741i bk13: 7988a 880019i bk14: 8240a 874876i bk15: 8240a 878670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38386
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=958465 n_nop=759613 n_act=6146 n_pre=6130 n_req=46644 n_rd=126032 n_write=60544 bw_util=0.3893
n_activity=638088 dram_eff=0.5848
bk0: 8448a 875164i bk1: 8448a 876878i bk2: 8232a 877618i bk3: 8232a 879767i bk4: 7844a 882837i bk5: 7844a 884468i bk6: 7424a 885331i bk7: 7424a 887204i bk8: 7292a 887880i bk9: 7292a 888705i bk10: 7412a 885459i bk11: 7412a 888093i bk12: 8124a 878160i bk13: 8124a 879186i bk14: 8240a 875602i bk15: 8240a 878124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.41462

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23299, Miss = 15743, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 2
L2_cache_bank[1]: Access = 23260, Miss = 15742, Miss_rate = 0.677, Pending_hits = 1382, Reservation_fails = 0
L2_cache_bank[2]: Access = 23271, Miss = 15749, Miss_rate = 0.677, Pending_hits = 198, Reservation_fails = 0
L2_cache_bank[3]: Access = 23254, Miss = 15748, Miss_rate = 0.677, Pending_hits = 1380, Reservation_fails = 1
L2_cache_bank[4]: Access = 23265, Miss = 15753, Miss_rate = 0.677, Pending_hits = 193, Reservation_fails = 1
L2_cache_bank[5]: Access = 23260, Miss = 15753, Miss_rate = 0.677, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[6]: Access = 23238, Miss = 15747, Miss_rate = 0.678, Pending_hits = 200, Reservation_fails = 1
L2_cache_bank[7]: Access = 23237, Miss = 15748, Miss_rate = 0.678, Pending_hits = 1388, Reservation_fails = 0
L2_cache_bank[8]: Access = 23287, Miss = 15755, Miss_rate = 0.677, Pending_hits = 224, Reservation_fails = 2
L2_cache_bank[9]: Access = 23293, Miss = 15755, Miss_rate = 0.676, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[10]: Access = 23282, Miss = 15749, Miss_rate = 0.676, Pending_hits = 231, Reservation_fails = 2
L2_cache_bank[11]: Access = 23271, Miss = 15750, Miss_rate = 0.677, Pending_hits = 1406, Reservation_fails = 0
L2_cache_bank[12]: Access = 23260, Miss = 15744, Miss_rate = 0.677, Pending_hits = 207, Reservation_fails = 2
L2_cache_bank[13]: Access = 23271, Miss = 15743, Miss_rate = 0.677, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[14]: Access = 23304, Miss = 15755, Miss_rate = 0.676, Pending_hits = 195, Reservation_fails = 0
L2_cache_bank[15]: Access = 23304, Miss = 15755, Miss_rate = 0.676, Pending_hits = 1381, Reservation_fails = 0
L2_cache_bank[16]: Access = 23277, Miss = 15743, Miss_rate = 0.676, Pending_hits = 200, Reservation_fails = 1
L2_cache_bank[17]: Access = 23266, Miss = 15742, Miss_rate = 0.677, Pending_hits = 1376, Reservation_fails = 1
L2_cache_bank[18]: Access = 23265, Miss = 15742, Miss_rate = 0.677, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[19]: Access = 23276, Miss = 15742, Miss_rate = 0.676, Pending_hits = 1393, Reservation_fails = 1
L2_cache_bank[20]: Access = 23304, Miss = 15754, Miss_rate = 0.676, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[21]: Access = 23304, Miss = 15754, Miss_rate = 0.676, Pending_hits = 1369, Reservation_fails = 0
L2_total_cache_accesses = 512048
L2_total_cache_misses = 346466
L2_total_cache_miss_rate = 0.6766
L2_total_cache_pending_hits = 17549
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 147682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 180128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 166320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 345224
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 166320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.122

icnt_total_pkts_mem_to_simt=1645424
icnt_total_pkts_simt_to_mem=1177328
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58924
	minimum = 6
	maximum = 66
Network latency average = 8.46188
	minimum = 6
	maximum = 61
Slowest packet = 932159
Flit latency average = 6.93715
	minimum = 6
	maximum = 57
Slowest flit = 2569379
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238085
	minimum = 0.0188404 (at node 5)
	maximum = 0.0282606 (at node 0)
Accepted packet rate average = 0.0238085
	minimum = 0.0188404 (at node 5)
	maximum = 0.0282606 (at node 0)
Injected flit rate average = 0.0656199
	minimum = 0.0434148 (at node 5)
	maximum = 0.0869832 (at node 42)
Accepted flit rate average= 0.0656199
	minimum = 0.0604121 (at node 5)
	maximum = 0.0906182 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.64956 (11 samples)
	minimum = 6 (11 samples)
	maximum = 161.455 (11 samples)
Network latency average = 9.10567 (11 samples)
	minimum = 6 (11 samples)
	maximum = 157.545 (11 samples)
Flit latency average = 7.7308 (11 samples)
	minimum = 6 (11 samples)
	maximum = 154.091 (11 samples)
Fragmentation average = 0.0457427 (11 samples)
	minimum = 0 (11 samples)
	maximum = 111 (11 samples)
Injected packet rate average = 0.0216175 (11 samples)
	minimum = 0.0171074 (11 samples)
	maximum = 0.0256574 (11 samples)
Accepted packet rate average = 0.0216175 (11 samples)
	minimum = 0.0171074 (11 samples)
	maximum = 0.0256574 (11 samples)
Injected flit rate average = 0.0595826 (11 samples)
	minimum = 0.0394117 (11 samples)
	maximum = 0.0790359 (11 samples)
Accepted flit rate average = 0.0595826 (11 samples)
	minimum = 0.0548678 (11 samples)
	maximum = 0.0822835 (11 samples)
Injected packet size average = 2.75622 (11 samples)
Accepted packet size average = 2.75622 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 48 sec (1428 sec)
gpgpu_simulation_rate = 222225 (inst/sec)
gpgpu_simulation_rate = 2072 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 12: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 39482
gpu_sim_insn = 28848876
gpu_ipc =     730.6843
gpu_tot_sim_cycle = 3221467
gpu_tot_sim_insn = 346186512
gpu_tot_ipc =     107.4624
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 7482
partiton_reqs_in_parallel = 868604
partiton_reqs_in_parallel_total    = 11296330
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7762
partiton_reqs_in_parallel_util = 868604
partiton_reqs_in_parallel_util_total    = 11296330
gpu_sim_cycle_parition_util = 39482
gpu_tot_sim_cycle_parition_util    = 515159
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9330
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 512048
L2_BW  =     111.6416 GB/Sec
L2_BW_total  =      16.4341 GB/Sec
gpu_total_sim_rate=225088

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6950736
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 21504
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0759
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19872
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6947622
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 21504
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6950736
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
57924, 55657, 55762, 57813, 57933, 55711, 55771, 57786, 14507, 13924, 13972, 10858, 
gpgpu_n_tot_thrd_icount = 399833088
gpgpu_n_tot_w_icount = 12494784
gpgpu_n_stall_shd_mem = 128108
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 376608
gpgpu_n_mem_write_global = 181440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9194496
gpgpu_n_store_insn = 5715360
gpgpu_n_shmem_insn = 37863456
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 688128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21099
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:372438	W0_Idle:290076	W0_Scoreboard:18284629	W1:725760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:4898160	W32:6870864
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3012864 {8:376608,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24675840 {136:181440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 42509568 {40:90720,136:285888,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1451520 {8:181440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 374 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 3221466 
mrq_lat_table:259648 	39724 	26254 	58676 	70812 	52325 	27287 	13638 	7624 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	329971 	214338 	1907 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	441861 	17676 	583 	109 	86283 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	314964 	60691 	977 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	75600 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	790 	179 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.342733  7.215352  7.550562  7.384615  7.048889  7.128090  7.523316  7.278195  8.430594  8.406779  6.795872  6.643498  7.641686  7.843750  7.179704  7.089770 
dram[1]:  7.435165  7.435165  7.226374  7.070968  6.315175  6.505010  7.956164  7.503876  7.611253  7.729870  6.684685  6.870370  7.644028  7.318386  7.089770  6.942740 
dram[2]:  7.697104  7.944828  7.163399  7.388764  7.087336  7.134066  7.848649  7.542857  8.153424  7.709845  6.838710  6.807340  7.644028  7.626168  6.762678  6.845996 
dram[3]:  7.275789  7.368870  7.419865  7.386517  6.544355  6.776618  7.700265  7.278195  7.068883  7.002353  6.974057  6.690045  7.573086  7.384615  6.845996  6.776423 
dram[4]:  7.872437  7.944828  7.192560  7.556322  6.896104  6.488798  8.000000  7.770235  7.534177  7.294117  7.411027  7.543367  7.399093  7.623832  6.864198  6.950000 
dram[5]:  7.259656  7.139241  7.838408  7.988067  6.502041  6.542094  7.936000  8.336135  7.136691  6.953271  6.992908  6.544248  7.750594  7.695755  6.753036  6.822086 
dram[6]:  7.638826  7.706151  7.555305  7.694253  6.792735  6.554639  7.978552  7.611253  7.136691  7.018868  7.091127  7.212195  7.268793  7.490610  7.253191  7.284188 
dram[7]:  7.386463  7.228632  7.489933  7.390728  6.880952  6.749469  8.153424  8.021564  6.639456  6.594594  7.062937  6.886364  7.723971  7.818627  6.777336  6.684314 
dram[8]:  7.673470  7.671202  7.767982  7.557562  6.596234  6.555094  8.021564  7.689922  7.055422  6.921986  6.997691  7.112676  7.367206  7.523585  6.985656  7.014403 
dram[9]:  7.680000  7.783784  7.456570  7.200000  7.332558  7.117382  7.936000  8.108992  7.021583  6.841122  7.318841  7.079439  7.401392  7.453271  6.852156  6.674000 
dram[10]:  7.697104  7.836735  7.489933  7.557562  6.543569  6.476386  8.289694  8.108992  6.954869  6.921986  6.805936  6.964953  7.862650  7.881642  7.084926  6.741414 
average row locality = 559410/76955 = 7.269313
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2269      2268      2256      2256      2158      2158      1980      1980      2016      2016      2015      2015      2207      2207      2274      2274 
dram[1]:      2267      2267      2220      2220      2196      2196      1980      1980      2016      2016      2020      2020      2208      2208      2274      2273 
dram[2]:      2304      2304      2220      2220      2196      2196      1980      1980      2016      2016      2020      2020      2208      2208      2242      2242 
dram[3]:      2304      2304      2219      2219      2196      2196      1979      1980      2016      2016      2015      2015      2208      2208      2242      2242 
dram[4]:      2304      2304      2219      2219      2166      2166      2016      2016      2016      2016      2015      2015      2207      2207      2244      2244 
dram[5]:      2267      2268      2249      2249      2166      2166      2016      2016      2016      2016      2016      2016      2207      2207      2244      2244 
dram[6]:      2268      2267      2249      2249      2159      2159      2016      2016      2016      2016      2015      2015      2171      2171      2281      2281 
dram[7]:      2267      2267      2250      2250      2159      2159      2016      2016      1992      1992      2052      2052      2170      2170      2281      2281 
dram[8]:      2268      2267      2250      2250      2145      2145      2016      2016      1992      1992      2052      2052      2170      2170      2281      2281 
dram[9]:      2304      2304      2250      2250      2145      2145      2016      2016      1992      1992      2052      2052      2170      2170      2245      2245 
dram[10]:      2304      2304      2250      2250      2146      2146      2016      2016      1992      1992      2027      2027      2207      2207      2245      2245 
total reads: 377970
bank skew: 2304/1979 = 1.16
chip skew: 34374/34347 = 1.00
number of total write accesses:
dram[0]:      1116      1116      1104      1104      1014      1014       924       924       960       960       948       948      1056      1056      1122      1122 
dram[1]:      1116      1116      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1122      1122 
dram[2]:      1152      1152      1068      1068      1050      1050       924       924       960       960       948       948      1056      1056      1092      1092 
dram[3]:      1152      1152      1068      1068      1050      1050       924       924       960       960       942       942      1056      1056      1092      1092 
dram[4]:      1152      1152      1068      1068      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[5]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1056      1056      1092      1092 
dram[6]:      1116      1116      1098      1098      1020      1020       960       960       960       960       942       942      1020      1020      1128      1128 
dram[7]:      1116      1116      1098      1098      1020      1020       960       960       936       936       978       978      1020      1020      1128      1128 
dram[8]:      1116      1116      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1128      1128 
dram[9]:      1152      1152      1098      1098      1008      1008       960       960       936       936       978       978      1020      1020      1092      1092 
dram[10]:      1152      1152      1098      1098      1008      1008       960       960       936       936       954       954      1056      1056      1092      1092 
total reads: 181440
bank skew: 1152/924 = 1.25
chip skew: 16512/16488 = 1.00
average mf latency per bank:
dram[0]:        430       307       390       310       425       315       370       310       384       303       449       325       530       334       459       316
dram[1]:        425       307       389       306       426       314       369       313       378       303       454       323       536       335       457       314
dram[2]:        432       308       390       311       423       315       371       315       383       302       447       324       521       335       461       312
dram[3]:        426       306       392       310       425       315       371       315       380       303       460       328       533       335       452       313
dram[4]:        429       305       394       314       422       315       368       311       384       302       455       331       532       336       455       310
dram[5]:        424       306       391       308       425       318       370       311       383       304       461       329       537       334       451       312
dram[6]:        427       306       397       312       423       312       368       309       382       302       459       330       535       340       461       311
dram[7]:        419       308       393       308       420       314       371       311       382       297       464       326       532       340       462       311
dram[8]:        420       306       404       313       425       315       369       310       378       300       462       326       535       336       461       313
dram[9]:        427       308       397       309       422       316       371       311       383       298       465       329       537       338       460       310
dram[10]:        422       307       396       311       425       314       368       310       376       300       466       326       537       334       457       314
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031776 n_nop=814654 n_act=6895 n_pre=6879 n_req=50837 n_rd=137396 n_write=65952 bw_util=0.3942
n_activity=695604 dram_eff=0.5847
bk0: 9076a 940903i bk1: 9072a 945263i bk2: 9024a 942284i bk3: 9024a 945023i bk4: 8632a 948202i bk5: 8632a 949999i bk6: 7920a 953702i bk7: 7920a 955368i bk8: 8064a 954092i bk9: 8064a 954186i bk10: 8060a 952673i bk11: 8060a 955811i bk12: 8828a 945526i bk13: 8828a 947205i bk14: 9096a 938065i bk15: 9096a 941001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3983
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031776 n_nop=814220 n_act=7088 n_pre=7072 n_req=50849 n_rd=137444 n_write=65952 bw_util=0.3943
n_activity=697825 dram_eff=0.5829
bk0: 9068a 942509i bk1: 9068a 945992i bk2: 8880a 944404i bk3: 8880a 946221i bk4: 8784a 944101i bk5: 8784a 947045i bk6: 7920a 953666i bk7: 7920a 955022i bk8: 8064a 953145i bk9: 8064a 955275i bk10: 8080a 953539i bk11: 8080a 956531i bk12: 8832a 944154i bk13: 8832a 945489i bk14: 9096a 938169i bk15: 9092a 942249i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39817
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031776 n_nop=814480 n_act=6912 n_pre=6896 n_req=50872 n_rd=137488 n_write=66000 bw_util=0.3944
n_activity=696315 dram_eff=0.5845
bk0: 9216a 939482i bk1: 9216a 943401i bk2: 8880a 943903i bk3: 8880a 945769i bk4: 8784a 946454i bk5: 8784a 948176i bk6: 7920a 953277i bk7: 7920a 954977i bk8: 8064a 953783i bk9: 8064a 954977i bk10: 8080a 951422i bk11: 8080a 955957i bk12: 8832a 945287i bk13: 8832a 946819i bk14: 8968a 940391i bk15: 8968a 942543i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.40319
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031776 n_nop=814110 n_act=7147 n_pre=7131 n_req=50847 n_rd=137436 n_write=65952 bw_util=0.3942
n_activity=696803 dram_eff=0.5838
bk0: 9216a 940575i bk1: 9216a 943453i bk2: 8876a 943976i bk3: 8876a 946067i bk4: 8784a 945416i bk5: 8784a 948220i bk6: 7916a 954201i bk7: 7920a 954765i bk8: 8064a 952412i bk9: 8064a 954899i bk10: 8060a 953914i bk11: 8060a 955751i bk12: 8832a 943498i bk13: 8832a 944114i bk14: 8968a 942492i bk15: 8968a 942181i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f912b1c9dd0 :  mf: uid=7713171, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3221465), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031776 n_nop=814490 n_act=6903 n_pre=6887 n_req=50874 n_rd=137496 n_write=66000 bw_util=0.3945
n_activity=696496 dram_eff=0.5843
bk0: 9216a 939227i bk1: 9216a 943589i bk2: 8876a 944482i bk3: 8876a 947690i bk4: 8664a 947115i bk5: 8664a 949823i bk6: 8064a 951653i bk7: 8064a 951763i bk8: 8064a 952686i bk9: 8064a 953719i bk10: 8060a 953008i bk11: 8060a 958245i bk12: 8828a 944996i bk13: 8828a 946684i bk14: 8976a 940103i bk15: 8976a 943957i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39767
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031776 n_nop=814302 n_act=7043 n_pre=7027 n_req=50851 n_rd=137452 n_write=65952 bw_util=0.3943
n_activity=698262 dram_eff=0.5826
bk0: 9068a 942466i bk1: 9072a 945954i bk2: 8996a 943938i bk3: 8996a 945723i bk4: 8664a 947457i bk5: 8664a 948195i bk6: 8064a 952701i bk7: 8064a 953799i bk8: 8064a 952757i bk9: 8064a 952951i bk10: 8064a 953873i bk11: 8064a 954637i bk12: 8828a 944858i bk13: 8828a 945648i bk14: 8976a 942751i bk15: 8976a 943072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39364
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7f912b291b10 :  mf: uid=7713170, sid07:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (3221461), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031776 n_nop=814548 n_act=6948 n_pre=6932 n_req=50837 n_rd=137396 n_write=65952 bw_util=0.3942
n_activity=696282 dram_eff=0.5841
bk0: 9072a 941393i bk1: 9068a 944711i bk2: 8996a 941555i bk3: 8996a 946312i bk4: 8636a 947396i bk5: 8636a 950088i bk6: 8064a 952332i bk7: 8064a 953510i bk8: 8064a 952686i bk9: 8064a 954647i bk10: 8060a 953870i bk11: 8060a 956220i bk12: 8684a 945532i bk13: 8684a 948232i bk14: 9124a 939700i bk15: 9124a 941107i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39291
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031776 n_nop=814082 n_act=7083 n_pre=7067 n_req=50886 n_rd=137496 n_write=66048 bw_util=0.3946
n_activity=697224 dram_eff=0.5839
bk0: 9068a 942608i bk1: 9068a 945835i bk2: 9000a 943855i bk3: 9000a 945045i bk4: 8636a 946684i bk5: 8636a 950346i bk6: 8064a 952295i bk7: 8064a 954389i bk8: 7968a 953661i bk9: 7968a 955783i bk10: 8208a 951046i bk11: 8208a 952801i bk12: 8680a 945088i bk13: 8680a 947779i bk14: 9124a 939898i bk15: 9124a 942087i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35745
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031776 n_nop=814450 n_act=7001 n_pre=6985 n_req=50835 n_rd=137388 n_write=65952 bw_util=0.3942
n_activity=696872 dram_eff=0.5836
bk0: 9072a 943407i bk1: 9068a 945418i bk2: 9000a 943354i bk3: 9000a 945599i bk4: 8580a 949044i bk5: 8580a 951577i bk6: 8064a 952291i bk7: 8064a 952723i bk8: 7968a 952738i bk9: 7968a 954515i bk10: 8208a 951741i bk11: 8208a 955104i bk12: 8680a 946394i bk13: 8680a 947420i bk14: 9124a 938458i bk15: 9124a 940397i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.42362
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031776 n_nop=814536 n_act=6956 n_pre=6940 n_req=50836 n_rd=137392 n_write=65952 bw_util=0.3942
n_activity=695000 dram_eff=0.5852
bk0: 9216a 940566i bk1: 9216a 942998i bk2: 9000a 942624i bk3: 9000a 943674i bk4: 8580a 947839i bk5: 8580a 950098i bk6: 8064a 951161i bk7: 8064a 952184i bk8: 7968a 955250i bk9: 7968a 955295i bk10: 8208a 952152i bk11: 8208a 953784i bk12: 8680a 946349i bk13: 8680a 946961i bk14: 8980a 940629i bk15: 8980a 944718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37177
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f912b1de170 :  mf: uid=7713172, sid07:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3221466), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1031776 n_nop=814290 n_act=6980 n_pre=6964 n_req=50886 n_rd=137494 n_write=66048 bw_util=0.3945
n_activity=697742 dram_eff=0.5834
bk0: 9216a 941352i bk1: 9216a 943061i bk2: 9000a 943136i bk3: 9000a 945553i bk4: 8584a 948703i bk5: 8582a 950638i bk6: 8064a 951941i bk7: 8064a 954644i bk8: 7968a 954747i bk9: 7968a 955914i bk10: 8108a 952747i bk11: 8108a 955291i bk12: 8828a 944405i bk13: 8828a 945389i bk14: 8980a 941626i bk15: 8980a 944453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.39572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 25412, Miss = 17175, Miss_rate = 0.676, Pending_hits = 234, Reservation_fails = 2
L2_cache_bank[1]: Access = 25372, Miss = 17174, Miss_rate = 0.677, Pending_hits = 1394, Reservation_fails = 0
L2_cache_bank[2]: Access = 25384, Miss = 17181, Miss_rate = 0.677, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[3]: Access = 25368, Miss = 17180, Miss_rate = 0.677, Pending_hits = 1392, Reservation_fails = 1
L2_cache_bank[4]: Access = 25380, Miss = 17186, Miss_rate = 0.677, Pending_hits = 199, Reservation_fails = 1
L2_cache_bank[5]: Access = 25374, Miss = 17186, Miss_rate = 0.677, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[6]: Access = 25350, Miss = 17179, Miss_rate = 0.678, Pending_hits = 207, Reservation_fails = 1
L2_cache_bank[7]: Access = 25350, Miss = 17180, Miss_rate = 0.678, Pending_hits = 1400, Reservation_fails = 0
L2_cache_bank[8]: Access = 25402, Miss = 17187, Miss_rate = 0.677, Pending_hits = 231, Reservation_fails = 2
L2_cache_bank[9]: Access = 25408, Miss = 17187, Miss_rate = 0.676, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[10]: Access = 25396, Miss = 17181, Miss_rate = 0.677, Pending_hits = 237, Reservation_fails = 2
L2_cache_bank[11]: Access = 25384, Miss = 17182, Miss_rate = 0.677, Pending_hits = 1415, Reservation_fails = 0
L2_cache_bank[12]: Access = 25372, Miss = 17175, Miss_rate = 0.677, Pending_hits = 213, Reservation_fails = 2
L2_cache_bank[13]: Access = 25384, Miss = 17174, Miss_rate = 0.677, Pending_hits = 1404, Reservation_fails = 0
L2_cache_bank[14]: Access = 25420, Miss = 17187, Miss_rate = 0.676, Pending_hits = 201, Reservation_fails = 0
L2_cache_bank[15]: Access = 25420, Miss = 17187, Miss_rate = 0.676, Pending_hits = 1391, Reservation_fails = 0
L2_cache_bank[16]: Access = 25390, Miss = 17174, Miss_rate = 0.676, Pending_hits = 207, Reservation_fails = 1
L2_cache_bank[17]: Access = 25378, Miss = 17173, Miss_rate = 0.677, Pending_hits = 1389, Reservation_fails = 1
L2_cache_bank[18]: Access = 25378, Miss = 17174, Miss_rate = 0.677, Pending_hits = 210, Reservation_fails = 0
L2_cache_bank[19]: Access = 25390, Miss = 17174, Miss_rate = 0.676, Pending_hits = 1407, Reservation_fails = 1
L2_cache_bank[20]: Access = 25420, Miss = 17187, Miss_rate = 0.676, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[21]: Access = 25420, Miss = 17187, Miss_rate = 0.676, Pending_hits = 1380, Reservation_fails = 0
L2_total_cache_accesses = 558552
L2_total_cache_misses = 377970
L2_total_cache_miss_rate = 0.6767
L2_total_cache_pending_hits = 17750
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 162481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17615
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 196512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 181440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 376608
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 181440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.124

icnt_total_pkts_mem_to_simt=1794784
icnt_total_pkts_simt_to_mem=1284312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.53031
	minimum = 6
	maximum = 42
Network latency average = 8.40691
	minimum = 6
	maximum = 40
Slowest packet = 1025178
Flit latency average = 6.86406
	minimum = 6
	maximum = 36
Slowest flit = 2825694
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235577
	minimum = 0.0186419 (at node 0)
	maximum = 0.0279628 (at node 7)
Accepted packet rate average = 0.0235577
	minimum = 0.0186419 (at node 0)
	maximum = 0.0279628 (at node 7)
Injected flit rate average = 0.0649284
	minimum = 0.0429574 (at node 0)
	maximum = 0.0860667 (at node 42)
Accepted flit rate average= 0.0649284
	minimum = 0.0597756 (at node 0)
	maximum = 0.0896634 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.55629 (12 samples)
	minimum = 6 (12 samples)
	maximum = 151.5 (12 samples)
Network latency average = 9.04744 (12 samples)
	minimum = 6 (12 samples)
	maximum = 147.75 (12 samples)
Flit latency average = 7.65857 (12 samples)
	minimum = 6 (12 samples)
	maximum = 144.25 (12 samples)
Fragmentation average = 0.0419308 (12 samples)
	minimum = 0 (12 samples)
	maximum = 101.75 (12 samples)
Injected packet rate average = 0.0217792 (12 samples)
	minimum = 0.0172353 (12 samples)
	maximum = 0.0258495 (12 samples)
Accepted packet rate average = 0.0217792 (12 samples)
	minimum = 0.0172353 (12 samples)
	maximum = 0.0258495 (12 samples)
Injected flit rate average = 0.0600281 (12 samples)
	minimum = 0.0397072 (12 samples)
	maximum = 0.0796218 (12 samples)
Accepted flit rate average = 0.0600281 (12 samples)
	minimum = 0.0552768 (12 samples)
	maximum = 0.0828985 (12 samples)
Injected packet size average = 2.75622 (12 samples)
Accepted packet size average = 2.75622 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 38 sec (1538 sec)
gpgpu_simulation_rate = 225088 (inst/sec)
gpgpu_simulation_rate = 2094 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 13: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 39109
gpu_sim_insn = 28848876
gpu_ipc =     737.6531
gpu_tot_sim_cycle = 3482726
gpu_tot_sim_insn = 375035388
gpu_tot_ipc =     107.6844
gpu_tot_issued_cta = 832
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 8073
partiton_reqs_in_parallel = 860398
partiton_reqs_in_parallel_total    = 12164934
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7400
partiton_reqs_in_parallel_util = 860398
partiton_reqs_in_parallel_util_total    = 12164934
gpu_sim_cycle_parition_util = 39109
gpu_tot_sim_cycle_parition_util    = 554641
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9374
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 558552
L2_BW  =     112.7064 GB/Sec
L2_BW_total  =      16.4669 GB/Sec
gpu_total_sim_rate=227708

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7529964
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 23296
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0701
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 21664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7526850
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 23296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 7529964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
62750, 60296, 60408, 62626, 62759, 60353, 60418, 62595, 14507, 13924, 13972, 10858, 
gpgpu_n_tot_thrd_icount = 433152512
gpgpu_n_tot_w_icount = 13536016
gpgpu_n_stall_shd_mem = 128148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 407992
gpgpu_n_mem_write_global = 196560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9960704
gpgpu_n_store_insn = 6191640
gpgpu_n_shmem_insn = 41018744
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 745472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21139
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:402925	W0_Idle:305347	W0_Scoreboard:19413383	W1:786240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5306340	W32:7443436
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3263936 {8:407992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26732160 {136:196560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46052032 {40:98280,136:309712,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572480 {8:196560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 362 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 3482725 
mrq_lat_table:281422 	43776 	28823 	63117 	76179 	56679 	30065 	14823 	7728 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	362771 	228009 	1940 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	485782 	19730 	596 	109 	86799 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	341197 	65740 	1079 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	90720 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	866 	181 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.752643  7.621622  7.912854  7.744136  7.422994  7.504386  7.944584  7.692683  8.851648  8.827397  7.154018  6.997817  8.088839  8.296729  7.533742  7.442424 
dram[1]:  7.847966  7.847966  7.577825  7.419624  6.670476  6.866667  8.388298  7.924623  7.975247  8.095477  7.041667  7.231982  8.054421  7.721739  7.412475  7.293069 
dram[2]:  8.121475  8.375839  7.513742  7.742919  7.466951  7.515021  8.278215  7.964646  8.569149  8.115869  7.199552  7.167411  8.091116  8.072727  7.104125  7.188867 
dram[3]:  7.687885  7.783784  7.774617  7.740741  6.907298  7.146939  8.126288  7.655340  7.423963  7.322727  7.339449  7.048458  7.982022  7.789474  7.217565  7.118110 
dram[4]:  8.301552  8.375839  7.543524  7.913140  7.268499  6.848606  8.438643  8.203046  7.897059  7.653207  7.785888  7.920792  7.838852  8.070455  7.236000  7.294355 
dram[5]:  7.667364  7.543210  8.201814  8.353349  6.862276  6.903615  8.373057  8.782609  7.493023  7.273138  7.358621  6.898707  8.163218  8.107306  7.094118  7.164356 
dram[6]:  8.057143  8.126386  7.914661  8.055679  7.162839  6.917339  8.416667  8.039801  7.493023  7.372998  7.459208  7.582938  7.666667  7.893182  7.638430  7.670125 
dram[7]:  7.797873  7.635417  7.848156  7.747324  7.253700  7.118257  8.595745  8.460733  6.982379  6.906318  7.435374  7.254425  8.131147  8.227489  7.123314  7.028517 
dram[8]:  8.092715  8.090508  8.167043  7.916849  6.959100  6.916667  8.460733  8.120603  7.406542  7.237443  7.368539  7.486301  7.767338  7.926940  7.364542  7.394000 
dram[9]:  8.103896  8.210526  7.814255  7.553236  7.716553  7.495595  8.373057  8.550264  7.335648  7.153499  7.697183  7.452273  7.802247  7.855204  7.194831  7.013566 
dram[10]:  8.121475  8.264900  7.882353  7.916849  6.904665  6.835341  8.735135  8.550264  7.301843  7.235160  7.168889  7.331818  8.277390  8.296729  7.431211  7.110020 
average row locality = 606034/79201 = 7.651848
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2458      2457      2440      2440      2331      2331      2153      2153      2182      2182      2177      2177      2399      2399      2466      2466 
dram[1]:      2456      2456      2401      2401      2372      2372      2153      2153      2182      2182      2183      2183      2400      2400      2466      2465 
dram[2]:      2496      2496      2401      2401      2372      2372      2153      2153      2182      2182      2183      2183      2400      2400      2431      2431 
dram[3]:      2496      2496      2400      2400      2372      2372      2152      2153      2182      2182      2178      2178      2400      2400      2431      2431 
dram[4]:      2496      2496      2400      2400      2340      2340      2192      2192      2182      2182      2178      2178      2399      2399      2433      2433 
dram[5]:      2456      2457      2432      2432      2340      2340      2192      2192      2182      2182      2179      2179      2399      2399      2433      2433 
dram[6]:      2457      2456      2432      2432      2333      2333      2192      2192      2182      2182      2178      2178      2360      2360      2473      2473 
dram[7]:      2456      2456      2433      2433      2333      2333      2192      2192      2156      2156      2218      2218      2359      2359      2473      2473 
dram[8]:      2457      2456      2433      2433      2318      2318      2192      2192      2156      2156      2218      2218      2359      2359      2473      2473 
dram[9]:      2496      2496      2433      2433      2318      2318      2192      2192      2155      2155      2218      2218      2359      2359      2434      2434 
dram[10]:      2496      2496      2433      2433      2319      2319      2192      2192      2155      2155      2191      2191      2399      2399      2434      2434 
total reads: 409474
bank skew: 2496/2152 = 1.16
chip skew: 37240/37210 = 1.00
number of total write accesses:
dram[0]:      1209      1209      1192      1192      1091      1091      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[1]:      1209      1209      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1218      1218 
dram[2]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1028      1028      1152      1152      1185      1185 
dram[3]:      1248      1248      1153      1153      1130      1130      1001      1001      1040      1040      1022      1022      1152      1152      1185      1185 
dram[4]:      1248      1248      1153      1153      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[5]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1152      1152      1185      1185 
dram[6]:      1209      1209      1185      1185      1098      1098      1040      1040      1040      1040      1022      1022      1113      1113      1224      1224 
dram[7]:      1209      1209      1185      1185      1098      1098      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[8]:      1209      1209      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1224      1224 
dram[9]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1061      1061      1113      1113      1185      1185 
dram[10]:      1248      1248      1185      1185      1085      1085      1040      1040      1014      1014      1035      1035      1152      1152      1185      1185 
total reads: 196560
bank skew: 1248/1001 = 1.25
chip skew: 17888/17862 = 1.00
average mf latency per bank:
dram[0]:        414       300       377       303       411       308       359       303       372       296       431       316       505       325       441       308
dram[1]:        410       300       377       300       412       308       358       305       366       297       436       315       511       325       438       307
dram[2]:        416       301       378       305       408       308       360       307       371       295       430       315       497       325       442       305
dram[3]:        410       299       379       303       411       308       359       308       368       297       442       319       508       325       434       306
dram[4]:        413       299       382       308       407       308       357       304       372       296       437       322       507       326       437       303
dram[5]:        408       299       379       302       411       311       358       303       371       297       443       320       511       324       432       304
dram[6]:        411       299       384       305       409       306       357       302       370       295       441       321       510       330       442       304
dram[7]:        404       301       381       302       406       308       360       303       370       291       445       317       507       330       443       304
dram[8]:        405       299       390       306       411       308       358       302       366       293       443       317       510       326       442       305
dram[9]:        411       301       384       303       407       309       359       303       371       292       446       320       512       328       441       302
dram[10]:        407       300       384       304       411       307       357       302       364       294       447       317       512       325       438       306
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104394 n_nop=869932 n_act=7093 n_pre=7077 n_req=55073 n_rd=148844 n_write=71448 bw_util=0.3989
n_activity=751163 dram_eff=0.5865
bk0: 9832a 1006617i bk1: 9828a 1011762i bk2: 9760a 1008347i bk3: 9760a 1011388i bk4: 9324a 1015254i bk5: 9324a 1017120i bk6: 8612a 1020323i bk7: 8612a 1022262i bk8: 8728a 1021404i bk9: 8728a 1021436i bk10: 8708a 1019449i bk11: 8708a 1022942i bk12: 9596a 1011416i bk13: 9596a 1013335i bk14: 9864a 1003806i bk15: 9864a 1006802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37386
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f912b879d50 :  mf: uid=8355815, sid15:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3482721), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104394 n_nop=869470 n_act=7296 n_pre=7280 n_req=55087 n_rd=148900 n_write=71448 bw_util=0.399
n_activity=753484 dram_eff=0.5849
bk0: 9824a 1008107i bk1: 9824a 1012447i bk2: 9604a 1010674i bk3: 9604a 1012899i bk4: 9488a 1010925i bk5: 9488a 1013917i bk6: 8612a 1020684i bk7: 8612a 1022106i bk8: 8728a 1020111i bk9: 8728a 1022050i bk10: 8732a 1020465i bk11: 8732a 1023418i bk12: 9600a 1010423i bk13: 9600a 1011262i bk14: 9864a 1003621i bk15: 9860a 1008066i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37597
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104394 n_nop=869750 n_act=7110 n_pre=7094 n_req=55110 n_rd=148944 n_write=71496 bw_util=0.3992
n_activity=751505 dram_eff=0.5867
bk0: 9984a 1004923i bk1: 9984a 1009684i bk2: 9604a 1009679i bk3: 9604a 1012119i bk4: 9488a 1013272i bk5: 9488a 1015125i bk6: 8612a 1020057i bk7: 8612a 1021846i bk8: 8728a 1020625i bk9: 8728a 1021922i bk10: 8732a 1018492i bk11: 8732a 1023306i bk12: 9600a 1011106i bk13: 9600a 1012854i bk14: 9724a 1006289i bk15: 9724a 1008390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37209
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104394 n_nop=869360 n_act=7355 n_pre=7339 n_req=55085 n_rd=148892 n_write=71448 bw_util=0.399
n_activity=752561 dram_eff=0.5856
bk0: 9984a 1006066i bk1: 9984a 1009987i bk2: 9600a 1010189i bk3: 9600a 1012871i bk4: 9488a 1012168i bk5: 9488a 1015076i bk6: 8608a 1020821i bk7: 8612a 1021699i bk8: 8728a 1019259i bk9: 8728a 1021954i bk10: 8712a 1021057i bk11: 8712a 1023211i bk12: 9600a 1008946i bk13: 9600a 1009991i bk14: 9724a 1007979i bk15: 9724a 1007781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35756
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104394 n_nop=869740 n_act=7103 n_pre=7087 n_req=55116 n_rd=148960 n_write=71504 bw_util=0.3992
n_activity=752079 dram_eff=0.5863
bk0: 9984a 1005008i bk1: 9984a 1009811i bk2: 9600a 1010730i bk3: 9600a 1014190i bk4: 9360a 1014129i bk5: 9360a 1016685i bk6: 8768a 1018219i bk7: 8768a 1018425i bk8: 8728a 1019362i bk9: 8728a 1020771i bk10: 8712a 1019764i bk11: 8712a 1025611i bk12: 9596a 1011037i bk13: 9596a 1012927i bk14: 9732a 1006099i bk15: 9732a 1010099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37135
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104394 n_nop=869552 n_act=7251 n_pre=7235 n_req=55089 n_rd=148908 n_write=71448 bw_util=0.3991
n_activity=753879 dram_eff=0.5846
bk0: 9824a 1008089i bk1: 9828a 1012441i bk2: 9728a 1010273i bk3: 9728a 1012079i bk4: 9360a 1014492i bk5: 9360a 1015217i bk6: 8768a 1019634i bk7: 8768a 1020340i bk8: 8728a 1019700i bk9: 8728a 1019740i bk10: 8716a 1020732i bk11: 8716a 1021726i bk12: 9596a 1010545i bk13: 9596a 1011744i bk14: 9732a 1008918i bk15: 9732a 1009034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36868
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104394 n_nop=869810 n_act=7150 n_pre=7134 n_req=55075 n_rd=148852 n_write=71448 bw_util=0.399
n_activity=751817 dram_eff=0.586
bk0: 9828a 1007284i bk1: 9824a 1011152i bk2: 9728a 1007687i bk3: 9728a 1012606i bk4: 9332a 1014266i bk5: 9332a 1016893i bk6: 8768a 1019246i bk7: 8768a 1020238i bk8: 8728a 1019658i bk9: 8728a 1021659i bk10: 8712a 1020819i bk11: 8712a 1023275i bk12: 9440a 1011514i bk13: 9440a 1014477i bk14: 9892a 1005552i bk15: 9892a 1006942i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37155
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents
MSHR: tag=0xc03eee80, atomic=0 1 entries : 0x7f912b96c6d0 :  mf: uid=8355816, sid15:w11, part=7, addr=0xc03eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (3482725), 

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104394 n_nop=869318 n_act=7291 n_pre=7275 n_req=55128 n_rd=148958 n_write=71552 bw_util=0.3993
n_activity=753105 dram_eff=0.5856
bk0: 9824a 1008368i bk1: 9824a 1012437i bk2: 9732a 1010260i bk3: 9730a 1011526i bk4: 9332a 1013655i bk5: 9332a 1017676i bk6: 8768a 1019009i bk7: 8768a 1021100i bk8: 8624a 1020654i bk9: 8624a 1022941i bk10: 8872a 1017713i bk11: 8872a 1019897i bk12: 9436a 1011096i bk13: 9436a 1013951i bk14: 9892a 1005450i bk15: 9892a 1008005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3352
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104394 n_nop=869712 n_act=7203 n_pre=7187 n_req=55073 n_rd=148844 n_write=71448 bw_util=0.3989
n_activity=752891 dram_eff=0.5852
bk0: 9828a 1009376i bk1: 9824a 1011945i bk2: 9732a 1009750i bk3: 9732a 1012431i bk4: 9272a 1016213i bk5: 9272a 1018350i bk6: 8768a 1018943i bk7: 8768a 1019576i bk8: 8624a 1019811i bk9: 8624a 1021613i bk10: 8872a 1018694i bk11: 8872a 1022419i bk12: 9436a 1012103i bk13: 9436a 1013873i bk14: 9892a 1004151i bk15: 9892a 1005691i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3942
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104394 n_nop=869790 n_act=7166 n_pre=7150 n_req=55072 n_rd=148840 n_write=71448 bw_util=0.3989
n_activity=750894 dram_eff=0.5867
bk0: 9984a 1006161i bk1: 9984a 1009285i bk2: 9732a 1008555i bk3: 9732a 1010382i bk4: 9272a 1014739i bk5: 9272a 1017225i bk6: 8768a 1018058i bk7: 8768a 1019050i bk8: 8620a 1022129i bk9: 8620a 1022257i bk10: 8872a 1019075i bk11: 8872a 1020739i bk12: 9436a 1012299i bk13: 9436a 1013383i bk14: 9736a 1006290i bk15: 9736a 1010960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34567
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1104394 n_nop=869538 n_act=7184 n_pre=7168 n_req=55126 n_rd=148952 n_write=71552 bw_util=0.3993
n_activity=753379 dram_eff=0.5854
bk0: 9984a 1006767i bk1: 9984a 1009432i bk2: 9732a 1009092i bk3: 9732a 1011900i bk4: 9276a 1015976i bk5: 9276a 1017609i bk6: 8768a 1018569i bk7: 8768a 1021525i bk8: 8620a 1021515i bk9: 8620a 1022717i bk10: 8764a 1019907i bk11: 8764a 1022223i bk12: 9596a 1010360i bk13: 9596a 1011305i bk14: 9736a 1007441i bk15: 9736a 1010001i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37363

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27525, Miss = 18606, Miss_rate = 0.676, Pending_hits = 237, Reservation_fails = 2
L2_cache_bank[1]: Access = 27484, Miss = 18605, Miss_rate = 0.677, Pending_hits = 1397, Reservation_fails = 0
L2_cache_bank[2]: Access = 27497, Miss = 18613, Miss_rate = 0.677, Pending_hits = 207, Reservation_fails = 0
L2_cache_bank[3]: Access = 27482, Miss = 18612, Miss_rate = 0.677, Pending_hits = 1395, Reservation_fails = 1
L2_cache_bank[4]: Access = 27495, Miss = 18618, Miss_rate = 0.677, Pending_hits = 203, Reservation_fails = 1
L2_cache_bank[5]: Access = 27489, Miss = 18618, Miss_rate = 0.677, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[6]: Access = 27463, Miss = 18611, Miss_rate = 0.678, Pending_hits = 210, Reservation_fails = 1
L2_cache_bank[7]: Access = 27462, Miss = 18612, Miss_rate = 0.678, Pending_hits = 1403, Reservation_fails = 0
L2_cache_bank[8]: Access = 27516, Miss = 18620, Miss_rate = 0.677, Pending_hits = 234, Reservation_fails = 2
L2_cache_bank[9]: Access = 27523, Miss = 18620, Miss_rate = 0.677, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[10]: Access = 27510, Miss = 18613, Miss_rate = 0.677, Pending_hits = 241, Reservation_fails = 2
L2_cache_bank[11]: Access = 27497, Miss = 18614, Miss_rate = 0.677, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[12]: Access = 27484, Miss = 18607, Miss_rate = 0.677, Pending_hits = 216, Reservation_fails = 2
L2_cache_bank[13]: Access = 27497, Miss = 18606, Miss_rate = 0.677, Pending_hits = 1407, Reservation_fails = 0
L2_cache_bank[14]: Access = 27536, Miss = 18620, Miss_rate = 0.676, Pending_hits = 204, Reservation_fails = 0
L2_cache_bank[15]: Access = 27536, Miss = 18620, Miss_rate = 0.676, Pending_hits = 1395, Reservation_fails = 0
L2_cache_bank[16]: Access = 27504, Miss = 18606, Miss_rate = 0.676, Pending_hits = 210, Reservation_fails = 1
L2_cache_bank[17]: Access = 27491, Miss = 18605, Miss_rate = 0.677, Pending_hits = 1392, Reservation_fails = 1
L2_cache_bank[18]: Access = 27490, Miss = 18605, Miss_rate = 0.677, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[19]: Access = 27503, Miss = 18605, Miss_rate = 0.676, Pending_hits = 1410, Reservation_fails = 1
L2_cache_bank[20]: Access = 27536, Miss = 18619, Miss_rate = 0.676, Pending_hits = 194, Reservation_fails = 0
L2_cache_bank[21]: Access = 27536, Miss = 18619, Miss_rate = 0.676, Pending_hits = 1384, Reservation_fails = 0
L2_total_cache_accesses = 605056
L2_total_cache_misses = 409474
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 17822
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 177409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 212896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 407992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.035
L2_cache_fill_port_util = 0.125

icnt_total_pkts_mem_to_simt=1944144
icnt_total_pkts_simt_to_mem=1391296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58086
	minimum = 6
	maximum = 50
Network latency average = 8.45604
	minimum = 6
	maximum = 46
Slowest packet = 1118115
Flit latency average = 6.9308
	minimum = 6
	maximum = 42
Slowest flit = 3081855
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237823
	minimum = 0.0188197 (at node 0)
	maximum = 0.0282295 (at node 15)
Accepted packet rate average = 0.0237823
	minimum = 0.0188197 (at node 0)
	maximum = 0.0282295 (at node 15)
Injected flit rate average = 0.0655477
	minimum = 0.0433671 (at node 0)
	maximum = 0.0868876 (at node 42)
Accepted flit rate average= 0.0655477
	minimum = 0.0603457 (at node 0)
	maximum = 0.0905186 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.48126 (13 samples)
	minimum = 6 (13 samples)
	maximum = 143.692 (13 samples)
Network latency average = 9.00194 (13 samples)
	minimum = 6 (13 samples)
	maximum = 139.923 (13 samples)
Flit latency average = 7.60259 (13 samples)
	minimum = 6 (13 samples)
	maximum = 136.385 (13 samples)
Fragmentation average = 0.0387054 (13 samples)
	minimum = 0 (13 samples)
	maximum = 93.9231 (13 samples)
Injected packet rate average = 0.0219333 (13 samples)
	minimum = 0.0173572 (13 samples)
	maximum = 0.0260326 (13 samples)
Accepted packet rate average = 0.0219333 (13 samples)
	minimum = 0.0173572 (13 samples)
	maximum = 0.0260326 (13 samples)
Injected flit rate average = 0.0604527 (13 samples)
	minimum = 0.0399887 (13 samples)
	maximum = 0.0801807 (13 samples)
Accepted flit rate average = 0.0604527 (13 samples)
	minimum = 0.0556667 (13 samples)
	maximum = 0.0834847 (13 samples)
Injected packet size average = 2.75621 (13 samples)
Accepted packet size average = 2.75621 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 27 sec (1647 sec)
gpgpu_simulation_rate = 227708 (inst/sec)
gpgpu_simulation_rate = 2114 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 14: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 39361
gpu_sim_insn = 28848876
gpu_ipc =     732.9305
gpu_tot_sim_cycle = 3744237
gpu_tot_sim_insn = 403884264
gpu_tot_ipc =     107.8682
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 8213
partiton_reqs_in_parallel = 865942
partiton_reqs_in_parallel_total    = 13025332
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.7100
partiton_reqs_in_parallel_util = 865942
partiton_reqs_in_parallel_util_total    = 13025332
gpu_sim_cycle_parition_util = 39361
gpu_tot_sim_cycle_parition_util    = 593750
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9413
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 605056
L2_BW  =     111.9848 GB/Sec
L2_BW_total  =      16.4940 GB/Sec
gpu_total_sim_rate=230133

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8109192
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 25088
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0651
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23456
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8106078
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 25088
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8109192
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
67576, 64926, 65055, 67444, 67587, 64984, 65065, 67415, 19340, 18563, 18627, 12056, 
gpgpu_n_tot_thrd_icount = 466471936
gpgpu_n_tot_w_icount = 14577248
gpgpu_n_stall_shd_mem = 128182
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439376
gpgpu_n_mem_write_global = 211680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10726912
gpgpu_n_store_insn = 6667920
gpgpu_n_shmem_insn = 44174032
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 802816
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21173
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:432865	W0_Idle:321042	W0_Scoreboard:20560349	W1:846720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:5714520	W32:8016008
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3515008 {8:439376,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28788480 {136:211680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 49594496 {40:105840,136:333536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1693440 {8:211680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 352 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 3744236 
mrq_lat_table:301029 	46336 	30884 	68823 	83369 	62145 	32812 	16096 	7742 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	391397 	245873 	1954 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	529813 	21682 	601 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	368021 	70248 	1131 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	105840 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	943 	182 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.409006  7.351955  7.701375  7.582205  7.131021  7.285433  7.682539  7.528889  8.386474  8.366265  6.900199  6.738791  7.865703  7.947808  7.138739  7.087656 
dram[1]:  7.546845  7.575816  7.419729  7.224105  6.301165  6.529310  8.183575  7.806452  7.750000  7.855204  6.776908  6.884692  7.835391  7.481336  7.190563  7.060606 
dram[2]:  7.829126  7.952663  7.419729  7.566075  7.105066  7.118421  8.009457  7.735160  8.227489  7.802247  7.052953  6.939880  7.835391  7.755601  6.788831  6.958855 
dram[3]:  7.344262  7.452865  7.564103  7.475634  6.540587  6.738434  7.950704  7.495575  7.144033  7.085714  7.202505  6.886228  7.708502  7.510848  6.934046  6.800699 
dram[4]:  8.080160  8.080160  7.504892  7.747475  6.921788  6.521053  8.131147  7.855204  7.614035  7.371550  7.500000  7.549234  7.644578  7.849484  6.900709  7.000000 
dram[5]:  7.391386  7.230769  7.888889  8.051546  6.486911  6.567138  8.188680  8.509804  7.294117  7.100204  7.130165  6.649326  7.931250  7.881988  6.950000  6.912966 
dram[6]:  7.943662  7.846919  7.641879  7.702169  6.707052  6.461672  8.074419  7.750000  7.355932  7.188406  7.247899  7.293869  7.567073  7.740125  7.283883  7.364815 
dram[7]:  7.619691  7.419173  7.673871  7.526011  6.932710  6.793040  8.386474  8.227489  6.777778  6.607350  7.214286  7.027833  7.852321  8.038877  6.892548  6.740678 
dram[8]:  7.911824  7.941650  7.922921  7.614035  6.652803  6.593190  8.150235  7.855204  7.237288  7.028807  7.098393  7.027833  7.627049  7.706004  7.076512  7.001760 
dram[9]:  7.636364  7.783784  7.584466  7.355932  7.402414  7.270751  7.963303  8.266666  7.057851  6.845691  7.473573  7.170385  7.658436  7.642711  6.964222  6.735294 
dram[10]:  7.829126  7.921414  7.704142  7.673871  6.536412  6.548043  8.468292  8.427184  7.206751  7.057851  6.914513  6.997988  8.065678  8.048626  7.117002  6.794066 
average row locality = 652658/88395 = 7.383427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2647      2646      2632      2632      2518      2518      2310      2310      2352      2352      2351      2351      2575      2575      2653      2653 
dram[1]:      2645      2645      2590      2590      2562      2562      2310      2310      2352      2352      2357      2357      2576      2576      2653      2652 
dram[2]:      2688      2688      2590      2590      2562      2562      2310      2310      2352      2352      2357      2357      2576      2576      2616      2616 
dram[3]:      2688      2688      2589      2589      2562      2562      2309      2310      2352      2352      2351      2351      2576      2576      2616      2616 
dram[4]:      2688      2688      2589      2589      2527      2527      2352      2352      2352      2352      2351      2351      2575      2575      2618      2618 
dram[5]:      2645      2646      2624      2624      2527      2527      2352      2352      2352      2352      2352      2352      2575      2575      2618      2618 
dram[6]:      2646      2645      2624      2624      2519      2519      2352      2352      2352      2352      2351      2351      2533      2533      2661      2661 
dram[7]:      2645      2645      2625      2625      2519      2519      2352      2352      2324      2324      2394      2394      2532      2532      2661      2661 
dram[8]:      2646      2645      2625      2625      2503      2503      2352      2352      2324      2324      2394      2394      2532      2532      2661      2661 
dram[9]:      2688      2688      2625      2625      2503      2503      2352      2352      2324      2324      2394      2394      2532      2532      2619      2619 
dram[10]:      2688      2688      2625      2625      2504      2504      2352      2352      2324      2324      2365      2365      2575      2575      2619      2619 
total reads: 440978
bank skew: 2688/2309 = 1.16
chip skew: 40104/40073 = 1.00
number of total write accesses:
dram[0]:      1302      1302      1288      1288      1183      1183      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[1]:      1302      1302      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1309      1309 
dram[2]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1106      1106      1232      1232      1274      1274 
dram[3]:      1344      1344      1246      1246      1225      1225      1078      1078      1120      1120      1099      1099      1232      1232      1274      1274 
dram[4]:      1344      1344      1246      1246      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[5]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1232      1232      1274      1274 
dram[6]:      1302      1302      1281      1281      1190      1190      1120      1120      1120      1120      1099      1099      1190      1190      1316      1316 
dram[7]:      1302      1302      1281      1281      1190      1190      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[8]:      1302      1302      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1316      1316 
dram[9]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1141      1141      1190      1190      1274      1274 
dram[10]:      1344      1344      1281      1281      1176      1176      1120      1120      1092      1092      1113      1113      1232      1232      1274      1274 
total reads: 211680
bank skew: 1344/1078 = 1.25
chip skew: 19264/19236 = 1.00
average mf latency per bank:
dram[0]:        400       295       366       297       397       301       349       297       361       291       417       310       487       318       426       302
dram[1]:        396       294       366       294       397       301       349       300       357       291       421       308       492       319       423       301
dram[2]:        402       295       367       298       394       301       350       301       360       290       415       309       479       319       427       299
dram[3]:        398       294       368       297       396       301       349       302       358       291       427       312       489       319       419       300
dram[4]:        399       293       370       301       394       301       348       298       361       290       422       314       489       319       422       297
dram[5]:        395       293       367       296       396       304       349       298       361       292       428       313       493       318       418       299
dram[6]:        398       294       373       299       395       299       348       296       360       290       426       314       492       323       427       298
dram[7]:        392       296       369       295       392       300       350       297       360       285       430       310       489       323       428       298
dram[8]:        392       294       378       300       397       301       349       297       356       288       428       310       492       320       427       300
dram[9]:        398       295       373       297       393       302       350       297       360       287       430       313       493       321       426       297
dram[10]:        394       294       372       298       396       300       348       297       354       288       432       310       493       318       423       300
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177480 n_nop=924382 n_act=7935 n_pre=7919 n_req=59311 n_rd=160300 n_write=76944 bw_util=0.403
n_activity=810389 dram_eff=0.5855
bk0: 10588a 1072122i bk1: 10584a 1077602i bk2: 10528a 1074006i bk3: 10528a 1077228i bk4: 10072a 1080911i bk5: 10072a 1083418i bk6: 9240a 1087409i bk7: 9240a 1089357i bk8: 9408a 1087888i bk9: 9408a 1087829i bk10: 9404a 1085621i bk11: 9404a 1089684i bk12: 10300a 1077656i bk13: 10300a 1079894i bk14: 10612a 1068998i bk15: 10612a 1072162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36239
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177480 n_nop=923932 n_act=8132 n_pre=8116 n_req=59325 n_rd=160356 n_write=76944 bw_util=0.4031
n_activity=812791 dram_eff=0.5839
bk0: 10580a 1073750i bk1: 10580a 1078721i bk2: 10360a 1076553i bk3: 10360a 1078698i bk4: 10248a 1075842i bk5: 10248a 1079342i bk6: 9240a 1087583i bk7: 9240a 1088990i bk8: 9408a 1086760i bk9: 9408a 1088816i bk10: 9428a 1086905i bk11: 9428a 1090091i bk12: 10304a 1076802i bk13: 10304a 1077809i bk14: 10612a 1069480i bk15: 10608a 1074073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177480 n_nop=924212 n_act=7938 n_pre=7922 n_req=59352 n_rd=160408 n_write=77000 bw_util=0.4032
n_activity=810543 dram_eff=0.5858
bk0: 10752a 1070273i bk1: 10752a 1075374i bk2: 10360a 1074933i bk3: 10360a 1077941i bk4: 10248a 1078820i bk5: 10248a 1080960i bk6: 9240a 1087165i bk7: 9240a 1088914i bk8: 9408a 1086942i bk9: 9408a 1088785i bk10: 9428a 1084845i bk11: 9428a 1090011i bk12: 10304a 1077437i bk13: 10304a 1079174i bk14: 10464a 1071538i bk15: 10464a 1073892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177480 n_nop=923766 n_act=8219 n_pre=8203 n_req=59323 n_rd=160348 n_write=76944 bw_util=0.4031
n_activity=811414 dram_eff=0.5849
bk0: 10752a 1071180i bk1: 10752a 1075819i bk2: 10356a 1075556i bk3: 10356a 1078784i bk4: 10248a 1077303i bk5: 10248a 1080606i bk6: 9236a 1087745i bk7: 9240a 1088467i bk8: 9408a 1085712i bk9: 9408a 1088438i bk10: 9404a 1087230i bk11: 9404a 1090304i bk12: 10304a 1075299i bk13: 10304a 1076417i bk14: 10464a 1073370i bk15: 10464a 1073407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35097
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9136a59230 :  mf: uid=8998460, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (3744236), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177480 n_nop=924228 n_act=7927 n_pre=7911 n_req=59354 n_rd=160414 n_write=77000 bw_util=0.4033
n_activity=811144 dram_eff=0.5854
bk0: 10752a 1070308i bk1: 10752a 1075697i bk2: 10356a 1076554i bk3: 10356a 1080118i bk4: 10108a 1079561i bk5: 10106a 1082354i bk6: 9408a 1084700i bk7: 9408a 1085702i bk8: 9408a 1085781i bk9: 9408a 1087293i bk10: 9404a 1086124i bk11: 9404a 1092278i bk12: 10300a 1077164i bk13: 10300a 1079723i bk14: 10472a 1071496i bk15: 10472a 1075673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35619
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177480 n_nop=924018 n_act=8085 n_pre=8069 n_req=59327 n_rd=160364 n_write=76944 bw_util=0.4031
n_activity=813218 dram_eff=0.5836
bk0: 10580a 1073657i bk1: 10584a 1078505i bk2: 10496a 1075867i bk3: 10496a 1077970i bk4: 10108a 1080186i bk5: 10108a 1080779i bk6: 9408a 1086099i bk7: 9408a 1087342i bk8: 9408a 1086335i bk9: 9408a 1086622i bk10: 9408a 1087300i bk11: 9408a 1088688i bk12: 10300a 1076637i bk13: 10300a 1078297i bk14: 10472a 1074798i bk15: 10472a 1074602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35944
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177480 n_nop=924280 n_act=7986 n_pre=7970 n_req=59311 n_rd=160300 n_write=76944 bw_util=0.403
n_activity=811233 dram_eff=0.5849
bk0: 10584a 1072940i bk1: 10580a 1077147i bk2: 10496a 1073204i bk3: 10496a 1078406i bk4: 10076a 1079321i bk5: 10076a 1082450i bk6: 9408a 1085875i bk7: 9408a 1087335i bk8: 9408a 1086486i bk9: 9408a 1088331i bk10: 9404a 1087200i bk11: 9404a 1089863i bk12: 10132a 1077867i bk13: 10132a 1081278i bk14: 10644a 1070926i bk15: 10644a 1072549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35904
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177480 n_nop=923798 n_act=8113 n_pre=8097 n_req=59368 n_rd=160416 n_write=77056 bw_util=0.4034
n_activity=812146 dram_eff=0.5848
bk0: 10580a 1073917i bk1: 10580a 1078315i bk2: 10500a 1075895i bk3: 10500a 1077423i bk4: 10076a 1079212i bk5: 10076a 1083430i bk6: 9408a 1085730i bk7: 9408a 1088180i bk8: 9296a 1087217i bk9: 9296a 1089569i bk10: 9576a 1084002i bk11: 9576a 1087079i bk12: 10128a 1077582i bk13: 10128a 1080910i bk14: 10644a 1071103i bk15: 10644a 1073219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3296
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177480 n_nop=924178 n_act=8041 n_pre=8025 n_req=59309 n_rd=160292 n_write=76944 bw_util=0.403
n_activity=812540 dram_eff=0.5839
bk0: 10584a 1075044i bk1: 10580a 1078151i bk2: 10500a 1075422i bk3: 10500a 1078312i bk4: 10012a 1081801i bk5: 10012a 1084181i bk6: 9408a 1085630i bk7: 9408a 1086419i bk8: 9296a 1086600i bk9: 9296a 1088081i bk10: 9576a 1084998i bk11: 9576a 1088671i bk12: 10128a 1078559i bk13: 10128a 1080599i bk14: 10644a 1069518i bk15: 10644a 1071187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.38332
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177480 n_nop=924236 n_act=8010 n_pre=7994 n_req=59310 n_rd=160296 n_write=76944 bw_util=0.403
n_activity=809677 dram_eff=0.586
bk0: 10752a 1071187i bk1: 10752a 1075158i bk2: 10500a 1074144i bk3: 10500a 1075950i bk4: 10012a 1080505i bk5: 10012a 1083380i bk6: 9408a 1084628i bk7: 9408a 1085875i bk8: 9296a 1088287i bk9: 9296a 1088567i bk10: 9576a 1085481i bk11: 9576a 1087711i bk12: 10128a 1078798i bk13: 10128a 1080337i bk14: 10476a 1071994i bk15: 10476a 1076293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33814
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1177480 n_nop=924004 n_act=8010 n_pre=7994 n_req=59368 n_rd=160416 n_write=77056 bw_util=0.4034
n_activity=812503 dram_eff=0.5845
bk0: 10752a 1072193i bk1: 10752a 1075376i bk2: 10500a 1074312i bk3: 10500a 1077926i bk4: 10016a 1081665i bk5: 10016a 1083883i bk6: 9408a 1085206i bk7: 9408a 1088344i bk8: 9296a 1088418i bk9: 9296a 1089371i bk10: 9460a 1086311i bk11: 9460a 1089142i bk12: 10300a 1076824i bk13: 10300a 1078135i bk14: 10476a 1072880i bk15: 10476a 1076230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35508

========= L2 cache stats =========
L2_cache_bank[0]: Access = 29638, Miss = 20038, Miss_rate = 0.676, Pending_hits = 243, Reservation_fails = 2
L2_cache_bank[1]: Access = 29596, Miss = 20037, Miss_rate = 0.677, Pending_hits = 1409, Reservation_fails = 0
L2_cache_bank[2]: Access = 29610, Miss = 20045, Miss_rate = 0.677, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[3]: Access = 29596, Miss = 20044, Miss_rate = 0.677, Pending_hits = 1402, Reservation_fails = 1
L2_cache_bank[4]: Access = 29610, Miss = 20051, Miss_rate = 0.677, Pending_hits = 209, Reservation_fails = 1
L2_cache_bank[5]: Access = 29603, Miss = 20051, Miss_rate = 0.677, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[6]: Access = 29575, Miss = 20043, Miss_rate = 0.678, Pending_hits = 216, Reservation_fails = 1
L2_cache_bank[7]: Access = 29575, Miss = 20044, Miss_rate = 0.678, Pending_hits = 1413, Reservation_fails = 0
L2_cache_bank[8]: Access = 29631, Miss = 20052, Miss_rate = 0.677, Pending_hits = 239, Reservation_fails = 2
L2_cache_bank[9]: Access = 29638, Miss = 20052, Miss_rate = 0.677, Pending_hits = 1433, Reservation_fails = 0
L2_cache_bank[10]: Access = 29624, Miss = 20045, Miss_rate = 0.677, Pending_hits = 247, Reservation_fails = 2
L2_cache_bank[11]: Access = 29610, Miss = 20046, Miss_rate = 0.677, Pending_hits = 1427, Reservation_fails = 0
L2_cache_bank[12]: Access = 29596, Miss = 20038, Miss_rate = 0.677, Pending_hits = 221, Reservation_fails = 2
L2_cache_bank[13]: Access = 29610, Miss = 20037, Miss_rate = 0.677, Pending_hits = 1418, Reservation_fails = 0
L2_cache_bank[14]: Access = 29652, Miss = 20052, Miss_rate = 0.676, Pending_hits = 208, Reservation_fails = 0
L2_cache_bank[15]: Access = 29652, Miss = 20052, Miss_rate = 0.676, Pending_hits = 1401, Reservation_fails = 0
L2_cache_bank[16]: Access = 29617, Miss = 20037, Miss_rate = 0.677, Pending_hits = 218, Reservation_fails = 1
L2_cache_bank[17]: Access = 29603, Miss = 20036, Miss_rate = 0.677, Pending_hits = 1402, Reservation_fails = 1
L2_cache_bank[18]: Access = 29603, Miss = 20037, Miss_rate = 0.677, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[19]: Access = 29617, Miss = 20037, Miss_rate = 0.677, Pending_hits = 1421, Reservation_fails = 1
L2_cache_bank[20]: Access = 29652, Miss = 20052, Miss_rate = 0.676, Pending_hits = 199, Reservation_fails = 0
L2_cache_bank[21]: Access = 29652, Miss = 20052, Miss_rate = 0.676, Pending_hits = 1391, Reservation_fails = 0
L2_total_cache_accesses = 651560
L2_total_cache_misses = 440978
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 17986
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 192245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 229280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 211680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439376
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 211680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.126

icnt_total_pkts_mem_to_simt=2093504
icnt_total_pkts_simt_to_mem=1498280
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.48252
	minimum = 6
	maximum = 38
Network latency average = 8.3651
	minimum = 6
	maximum = 36
Slowest packet = 1211216
Flit latency average = 6.80154
	minimum = 6
	maximum = 32
Slowest flit = 3488269
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236301
	minimum = 0.0186992 (at node 1)
	maximum = 0.0280488 (at node 23)
Accepted packet rate average = 0.0236301
	minimum = 0.0186992 (at node 1)
	maximum = 0.0280488 (at node 23)
Injected flit rate average = 0.065128
	minimum = 0.0430894 (at node 1)
	maximum = 0.0863313 (at node 42)
Accepted flit rate average= 0.065128
	minimum = 0.0599593 (at node 1)
	maximum = 0.089939 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.40992 (14 samples)
	minimum = 6 (14 samples)
	maximum = 136.143 (14 samples)
Network latency average = 8.95645 (14 samples)
	minimum = 6 (14 samples)
	maximum = 132.5 (14 samples)
Flit latency average = 7.54537 (14 samples)
	minimum = 6 (14 samples)
	maximum = 128.929 (14 samples)
Fragmentation average = 0.0359407 (14 samples)
	minimum = 0 (14 samples)
	maximum = 87.2143 (14 samples)
Injected packet rate average = 0.0220545 (14 samples)
	minimum = 0.017453 (14 samples)
	maximum = 0.0261766 (14 samples)
Accepted packet rate average = 0.0220545 (14 samples)
	minimum = 0.017453 (14 samples)
	maximum = 0.0261766 (14 samples)
Injected flit rate average = 0.0607867 (14 samples)
	minimum = 0.0402102 (14 samples)
	maximum = 0.0806201 (14 samples)
Accepted flit rate average = 0.0607867 (14 samples)
	minimum = 0.0559733 (14 samples)
	maximum = 0.0839457 (14 samples)
Injected packet size average = 2.75621 (14 samples)
Accepted packet size average = 2.75621 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 15 sec (1755 sec)
gpgpu_simulation_rate = 230133 (inst/sec)
gpgpu_simulation_rate = 2133 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 15: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 38776
gpu_sim_insn = 28848876
gpu_ipc =     743.9879
gpu_tot_sim_cycle = 4005163
gpu_tot_sim_insn = 432733140
gpu_tot_ipc =     108.0438
gpu_tot_issued_cta = 960
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 8575
partiton_reqs_in_parallel = 853072
partiton_reqs_in_parallel_total    = 13891274
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6813
partiton_reqs_in_parallel_util = 853072
partiton_reqs_in_parallel_util_total    = 13891274
gpu_sim_cycle_parition_util = 38776
gpu_tot_sim_cycle_parition_util    = 633111
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9447
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 651560
L2_BW  =     113.6743 GB/Sec
L2_BW_total  =      16.5200 GB/Sec
gpu_total_sim_rate=232402

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8688420
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0004
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 26880
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0607
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 25248
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8685306
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 26880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 8688420
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
72403, 69563, 69702, 72266, 72414, 69619, 69712, 72226, 19340, 18563, 18627, 12056, 
gpgpu_n_tot_thrd_icount = 499791360
gpgpu_n_tot_w_icount = 15618480
gpgpu_n_stall_shd_mem = 128208
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 470760
gpgpu_n_mem_write_global = 226800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 11493120
gpgpu_n_store_insn = 7144200
gpgpu_n_shmem_insn = 47329320
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 860160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21199
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:463393	W0_Idle:336626	W0_Scoreboard:21684921	W1:907200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6122700	W32:8588580
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766080 {8:470760,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30844800 {136:226800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53136960 {40:113400,136:357360,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1814400 {8:226800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 344 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 4005162 
mrq_lat_table:322317 	50380 	33385 	73318 	88930 	66605 	35749 	17330 	7846 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	424108 	259633 	1987 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19 	574125 	23865 	607 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	394234 	75334 	1216 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1018 	184 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.763303  7.704918  8.015296  7.894538  7.454717  7.612717  8.048673  7.857451  8.748236  8.727699  7.210526  7.045714  8.256048  8.340122  7.469244  7.417103 
dram[1]:  7.904673  7.934334  7.725047  7.526606  6.606209  6.840948  8.560000  8.175281  8.065076  8.171429  7.086042  7.196116  8.192000  7.831740  7.469244  7.363952 
dram[2]:  8.197344  8.323699  7.725047  7.873321  7.431985  7.445672  8.344037  8.066519  8.586605  8.153509  7.367793  7.252446  8.224899  8.143141  7.107326  7.280977 
dram[3]:  7.700535  7.811935  7.871401  7.781784  6.852542  7.055846  8.322655  7.857451  7.421158  7.362376  7.521385  7.198831  8.062992  7.861804  7.230503  7.071187 
dram[4]:  8.454012  8.454012  7.811429  8.056974  7.242701  6.831326  8.511415  8.193407  7.927505  7.681818  7.824152  7.874200  8.029411  8.206413  7.221453  7.297203 
dram[5]:  7.745421  7.580645  8.202357  8.366734  6.796233  6.878683  8.570115  8.897375  7.603272  7.376984  7.447581  6.956686  8.289474  8.239436  7.246528  7.184165 
dram[6]:  8.310412  8.211651  7.952381  8.013435  7.023050  6.770940  8.453515  8.122005  7.665979  7.465863  7.567623  7.614433  7.915020  8.090909  7.616071  7.670863 
dram[7]:  7.979245  7.773897  7.984704  7.834897  7.254579  7.111310  8.771765  8.609700  7.048170  6.875940  7.537848  7.347573  8.204918  8.394130  7.168067  7.014802 
dram[8]:  8.277886  8.308448  8.236687  7.924098  6.966312  6.905097  8.530892  8.229581  7.511293  7.301397  7.419608  7.347573  7.976096  8.056338  7.404514  7.303082 
dram[9]:  8.000000  8.150944  7.894140  7.662385  7.734252  7.599613  8.340045  8.649652  7.328657  7.114786  7.802062  7.493069  8.008000  7.992016  7.260870  7.052365 
dram[10]:  8.197344  8.291747  8.015355  7.984704  6.846690  6.858639  8.855107  8.813239  7.509240  7.328657  7.229126  7.314342  8.425926  8.408625  7.415630  7.112436 
average row locality = 699282/90665 = 7.712811
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2836      2835      2816      2816      2691      2691      2483      2483      2518      2518      2513      2513      2767      2767      2845      2845 
dram[1]:      2834      2834      2771      2771      2738      2738      2483      2483      2518      2518      2520      2520      2768      2768      2845      2844 
dram[2]:      2880      2880      2771      2771      2738      2738      2483      2483      2518      2518      2520      2520      2768      2768      2805      2805 
dram[3]:      2880      2880      2770      2770      2738      2738      2482      2483      2518      2518      2514      2514      2768      2768      2805      2805 
dram[4]:      2880      2880      2770      2770      2701      2701      2528      2528      2518      2518      2514      2514      2767      2767      2807      2807 
dram[5]:      2834      2835      2807      2807      2701      2701      2528      2528      2518      2518      2515      2515      2767      2767      2807      2807 
dram[6]:      2835      2834      2807      2807      2693      2693      2528      2528      2518      2518      2514      2514      2722      2722      2853      2853 
dram[7]:      2834      2834      2808      2808      2693      2693      2528      2528      2488      2488      2560      2560      2721      2721      2853      2853 
dram[8]:      2835      2834      2808      2808      2676      2676      2528      2528      2488      2488      2560      2560      2721      2721      2853      2853 
dram[9]:      2880      2880      2808      2808      2676      2676      2528      2528      2487      2487      2560      2560      2721      2721      2808      2808 
dram[10]:      2880      2880      2808      2808      2677      2677      2528      2528      2487      2487      2529      2529      2767      2767      2808      2808 
total reads: 472482
bank skew: 2880/2482 = 1.16
chip skew: 42970/42936 = 1.00
number of total write accesses:
dram[0]:      1395      1395      1376      1376      1260      1260      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[1]:      1395      1395      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1405      1405 
dram[2]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1186      1186      1328      1328      1367      1367 
dram[3]:      1440      1440      1331      1331      1305      1305      1155      1155      1200      1200      1179      1179      1328      1328      1367      1367 
dram[4]:      1440      1440      1331      1331      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[5]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1328      1328      1367      1367 
dram[6]:      1395      1395      1368      1368      1268      1268      1200      1200      1200      1200      1179      1179      1283      1283      1412      1412 
dram[7]:      1395      1395      1368      1368      1268      1268      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[8]:      1395      1395      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1412      1412 
dram[9]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1224      1224      1283      1283      1367      1367 
dram[10]:      1440      1440      1368      1368      1253      1253      1200      1200      1170      1170      1194      1194      1328      1328      1367      1367 
total reads: 226800
bank skew: 1440/1155 = 1.25
chip skew: 20640/20610 = 1.00
average mf latency per bank:
dram[0]:        389       290       357       292       386       296       341       292       352       286       404       303       468       311       412       296
dram[1]:        385       289       357       289       387       296       340       294       348       286       408       302       473       311       410       295
dram[2]:        390       290       358       294       383       296       342       295       351       285       402       302       461       312       413       293
dram[3]:        386       289       359       292       386       296       340       296       349       287       413       305       471       312       406       294
dram[4]:        388       288       361       296       383       296       339       292       352       285       408       308       470       312       408       292
dram[5]:        384       288       358       291       386       299       340       292       352       287       414       306       473       311       404       293
dram[6]:        386       289       363       294       384       294       339       291       350       285       412       307       473       315       413       293
dram[7]:        381       290       360       291       381       296       341       292       350       281       416       304       470       316       414       293
dram[8]:        381       289       369       295       386       296       340       291       347       283       414       304       472       313       413       294
dram[9]:        386       290       363       292       383       297       341       292       351       282       416       306       474       314       412       291
dram[10]:        382       289       363       293       386       295       339       291       346       284       417       304       474       311       410       295
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249480 n_nop=979046 n_act=8131 n_pre=8115 n_req=63547 n_rd=171748 n_write=82440 bw_util=0.4069
n_activity=865851 dram_eff=0.5871
bk0: 11344a 1137330i bk1: 11340a 1143567i bk2: 11264a 1139264i bk3: 11264a 1143224i bk4: 10764a 1147485i bk5: 10764a 1149497i bk6: 9932a 1153446i bk7: 9932a 1155998i bk8: 10072a 1154470i bk9: 10072a 1154077i bk10: 10052a 1151790i bk11: 10052a 1156663i bk12: 11068a 1142532i bk13: 11068a 1144857i bk14: 11380a 1133937i bk15: 11380a 1137696i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34916
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f91207a0580 :  mf: uid=9641104, sid03:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4005162), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249480 n_nop=978566 n_act=8340 n_pre=8324 n_req=63563 n_rd=171810 n_write=82440 bw_util=0.407
n_activity=868500 dram_eff=0.5855
bk0: 11336a 1138934i bk1: 11336a 1144252i bk2: 11084a 1142032i bk3: 11082a 1144832i bk4: 10952a 1142160i bk5: 10952a 1145584i bk6: 9932a 1153937i bk7: 9932a 1155025i bk8: 10072a 1153176i bk9: 10072a 1155136i bk10: 10080a 1153105i bk11: 10080a 1157027i bk12: 11072a 1142226i bk13: 11072a 1143222i bk14: 11380a 1134301i bk15: 11376a 1138760i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35196
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249480 n_nop=978864 n_act=8136 n_pre=8120 n_req=63590 n_rd=171864 n_write=82496 bw_util=0.4071
n_activity=865884 dram_eff=0.5875
bk0: 11520a 1135348i bk1: 11520a 1140871i bk2: 11084a 1140323i bk3: 11084a 1143694i bk4: 10952a 1145214i bk5: 10952a 1147070i bk6: 9932a 1153270i bk7: 9932a 1155396i bk8: 10072a 1153267i bk9: 10072a 1155305i bk10: 10080a 1150845i bk11: 10080a 1156664i bk12: 11072a 1142507i bk13: 11072a 1144750i bk14: 11220a 1136864i bk15: 11220a 1139244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34679
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249480 n_nop=978390 n_act=8431 n_pre=8415 n_req=63561 n_rd=171804 n_write=82440 bw_util=0.407
n_activity=866985 dram_eff=0.5865
bk0: 11520a 1136260i bk1: 11520a 1141673i bk2: 11080a 1141334i bk3: 11080a 1144844i bk4: 10952a 1143208i bk5: 10952a 1146461i bk6: 9928a 1153753i bk7: 9932a 1154097i bk8: 10072a 1151938i bk9: 10072a 1154589i bk10: 10056a 1153089i bk11: 10056a 1156764i bk12: 11072a 1140295i bk13: 11072a 1141971i bk14: 11220a 1138595i bk15: 11220a 1138770i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33787
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249480 n_nop=978850 n_act=8131 n_pre=8115 n_req=63596 n_rd=171880 n_write=82504 bw_util=0.4072
n_activity=866731 dram_eff=0.587
bk0: 11520a 1135669i bk1: 11520a 1141129i bk2: 11080a 1142315i bk3: 11080a 1145963i bk4: 10804a 1146140i bk5: 10804a 1148887i bk6: 10112a 1150704i bk7: 10112a 1152040i bk8: 10072a 1151852i bk9: 10072a 1153740i bk10: 10056a 1152411i bk11: 10056a 1159179i bk12: 11068a 1142258i bk13: 11068a 1145055i bk14: 11228a 1136463i bk15: 11228a 1140976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249480 n_nop=978646 n_act=8295 n_pre=8279 n_req=63565 n_rd=171820 n_write=82440 bw_util=0.407
n_activity=868712 dram_eff=0.5854
bk0: 11336a 1139079i bk1: 11340a 1144485i bk2: 11228a 1141607i bk3: 11228a 1143757i bk4: 10804a 1146496i bk5: 10804a 1147068i bk6: 10112a 1152104i bk7: 10112a 1153423i bk8: 10072a 1152515i bk9: 10072a 1152937i bk10: 10060a 1153359i bk11: 10060a 1155123i bk12: 11068a 1141617i bk13: 11068a 1143803i bk14: 11228a 1140279i bk15: 11228a 1140090i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34491
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249480 n_nop=978916 n_act=8192 n_pre=8176 n_req=63549 n_rd=171756 n_write=82440 bw_util=0.4069
n_activity=866980 dram_eff=0.5864
bk0: 11340a 1138253i bk1: 11336a 1142818i bk2: 11228a 1138684i bk3: 11228a 1143978i bk4: 10772a 1145513i bk5: 10772a 1149083i bk6: 10112a 1152063i bk7: 10112a 1153936i bk8: 10072a 1152534i bk9: 10072a 1154417i bk10: 10056a 1153287i bk11: 10056a 1156538i bk12: 10888a 1143078i bk13: 10888a 1147122i bk14: 11412a 1135991i bk15: 11412a 1137682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34246
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249480 n_nop=978402 n_act=8327 n_pre=8311 n_req=63610 n_rd=171880 n_write=82560 bw_util=0.4073
n_activity=867835 dram_eff=0.5864
bk0: 11336a 1139183i bk1: 11336a 1144196i bk2: 11232a 1141783i bk3: 11232a 1143272i bk4: 10772a 1145555i bk5: 10772a 1149968i bk6: 10112a 1152296i bk7: 10112a 1154394i bk8: 9952a 1153530i bk9: 9952a 1156227i bk10: 10240a 1150128i bk11: 10240a 1153047i bk12: 10884a 1142488i bk13: 10884a 1146050i bk14: 11412a 1136164i bk15: 11412a 1138595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31312
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249480 n_nop=978810 n_act=8249 n_pre=8233 n_req=63547 n_rd=171748 n_write=82440 bw_util=0.4069
n_activity=868278 dram_eff=0.5855
bk0: 11340a 1140320i bk1: 11336a 1143587i bk2: 11232a 1141005i bk3: 11232a 1144203i bk4: 10704a 1148329i bk5: 10704a 1150574i bk6: 10112a 1151815i bk7: 10112a 1152494i bk8: 9952a 1153099i bk9: 9952a 1154199i bk10: 10240a 1151298i bk11: 10240a 1154639i bk12: 10884a 1143521i bk13: 10884a 1146291i bk14: 11412a 1134234i bk15: 11412a 1136050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3707
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f912078efa0 :  mf: uid=9641103, sid05:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4005158), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249480 n_nop=978876 n_act=8218 n_pre=8202 n_req=63546 n_rd=171744 n_write=82440 bw_util=0.4069
n_activity=865316 dram_eff=0.5875
bk0: 11520a 1136219i bk1: 11520a 1140567i bk2: 11232a 1139668i bk3: 11232a 1142096i bk4: 10704a 1147278i bk5: 10704a 1149746i bk6: 10112a 1150950i bk7: 10112a 1152343i bk8: 9948a 1154584i bk9: 9948a 1154927i bk10: 10240a 1151684i bk11: 10240a 1154011i bk12: 10884a 1143991i bk13: 10884a 1145723i bk14: 11232a 1137046i bk15: 11232a 1141725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32126
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1249480 n_nop=978632 n_act=8216 n_pre=8200 n_req=63608 n_rd=171872 n_write=82560 bw_util=0.4073
n_activity=868441 dram_eff=0.586
bk0: 11520a 1137280i bk1: 11520a 1141104i bk2: 11232a 1139674i bk3: 11232a 1143770i bk4: 10708a 1147934i bk5: 10708a 1150204i bk6: 10112a 1151531i bk7: 10112a 1154712i bk8: 9948a 1154914i bk9: 9948a 1155720i bk10: 10116a 1152869i bk11: 10116a 1155841i bk12: 11068a 1141845i bk13: 11068a 1143935i bk14: 11232a 1138162i bk15: 11232a 1141264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33901

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31751, Miss = 21469, Miss_rate = 0.676, Pending_hits = 245, Reservation_fails = 2
L2_cache_bank[1]: Access = 31708, Miss = 21468, Miss_rate = 0.677, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[2]: Access = 31723, Miss = 21477, Miss_rate = 0.677, Pending_hits = 215, Reservation_fails = 0
L2_cache_bank[3]: Access = 31710, Miss = 21476, Miss_rate = 0.677, Pending_hits = 1405, Reservation_fails = 1
L2_cache_bank[4]: Access = 31725, Miss = 21483, Miss_rate = 0.677, Pending_hits = 213, Reservation_fails = 1
L2_cache_bank[5]: Access = 31718, Miss = 21483, Miss_rate = 0.677, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[6]: Access = 31688, Miss = 21475, Miss_rate = 0.678, Pending_hits = 220, Reservation_fails = 1
L2_cache_bank[7]: Access = 31687, Miss = 21476, Miss_rate = 0.678, Pending_hits = 1417, Reservation_fails = 0
L2_cache_bank[8]: Access = 31745, Miss = 21485, Miss_rate = 0.677, Pending_hits = 242, Reservation_fails = 2
L2_cache_bank[9]: Access = 31753, Miss = 21485, Miss_rate = 0.677, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[10]: Access = 31738, Miss = 21477, Miss_rate = 0.677, Pending_hits = 251, Reservation_fails = 2
L2_cache_bank[11]: Access = 31723, Miss = 21478, Miss_rate = 0.677, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[12]: Access = 31708, Miss = 21470, Miss_rate = 0.677, Pending_hits = 225, Reservation_fails = 2
L2_cache_bank[13]: Access = 31723, Miss = 21469, Miss_rate = 0.677, Pending_hits = 1422, Reservation_fails = 0
L2_cache_bank[14]: Access = 31768, Miss = 21485, Miss_rate = 0.676, Pending_hits = 211, Reservation_fails = 0
L2_cache_bank[15]: Access = 31768, Miss = 21485, Miss_rate = 0.676, Pending_hits = 1405, Reservation_fails = 0
L2_cache_bank[16]: Access = 31731, Miss = 21469, Miss_rate = 0.677, Pending_hits = 221, Reservation_fails = 1
L2_cache_bank[17]: Access = 31716, Miss = 21468, Miss_rate = 0.677, Pending_hits = 1405, Reservation_fails = 1
L2_cache_bank[18]: Access = 31715, Miss = 21468, Miss_rate = 0.677, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[19]: Access = 31730, Miss = 21468, Miss_rate = 0.677, Pending_hits = 1424, Reservation_fails = 1
L2_cache_bank[20]: Access = 31768, Miss = 21484, Miss_rate = 0.676, Pending_hits = 203, Reservation_fails = 0
L2_cache_bank[21]: Access = 31768, Miss = 21484, Miss_rate = 0.676, Pending_hits = 1395, Reservation_fails = 0
L2_total_cache_accesses = 698064
L2_total_cache_misses = 472482
L2_total_cache_miss_rate = 0.6768
L2_total_cache_pending_hits = 18061
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 207170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17926
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 245664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 226800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 470760
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 226800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.128

icnt_total_pkts_mem_to_simt=2242864
icnt_total_pkts_simt_to_mem=1605264
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58263
	minimum = 6
	maximum = 52
Network latency average = 8.4549
	minimum = 6
	maximum = 52
Slowest packet = 1389448
Flit latency average = 6.93022
	minimum = 6
	maximum = 48
Slowest flit = 3829592
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239866
	minimum = 0.0189813 (at node 0)
	maximum = 0.028472 (at node 3)
Accepted packet rate average = 0.0239866
	minimum = 0.0189813 (at node 0)
	maximum = 0.028472 (at node 3)
Injected flit rate average = 0.0661106
	minimum = 0.0437395 (at node 0)
	maximum = 0.0876338 (at node 42)
Accepted flit rate average= 0.0661106
	minimum = 0.060864 (at node 0)
	maximum = 0.0912959 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.35476 (15 samples)
	minimum = 6 (15 samples)
	maximum = 130.533 (15 samples)
Network latency average = 8.92302 (15 samples)
	minimum = 6 (15 samples)
	maximum = 127.133 (15 samples)
Flit latency average = 7.50436 (15 samples)
	minimum = 6 (15 samples)
	maximum = 123.533 (15 samples)
Fragmentation average = 0.0335446 (15 samples)
	minimum = 0 (15 samples)
	maximum = 81.4 (15 samples)
Injected packet rate average = 0.0221833 (15 samples)
	minimum = 0.0175549 (15 samples)
	maximum = 0.0263296 (15 samples)
Accepted packet rate average = 0.0221833 (15 samples)
	minimum = 0.0175549 (15 samples)
	maximum = 0.0263296 (15 samples)
Injected flit rate average = 0.0611416 (15 samples)
	minimum = 0.0404455 (15 samples)
	maximum = 0.0810876 (15 samples)
Accepted flit rate average = 0.0611416 (15 samples)
	minimum = 0.0562994 (15 samples)
	maximum = 0.0844357 (15 samples)
Injected packet size average = 2.7562 (15 samples)
Accepted packet size average = 2.7562 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 31 min, 2 sec (1862 sec)
gpgpu_simulation_rate = 232402 (inst/sec)
gpgpu_simulation_rate = 2151 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 16: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 39279
gpu_sim_insn = 28848876
gpu_ipc =     734.4606
gpu_tot_sim_cycle = 4266592
gpu_tot_sim_insn = 461582016
gpu_tot_ipc =     108.1852
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 8876
partiton_reqs_in_parallel = 864138
partiton_reqs_in_parallel_total    = 14744346
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6583
partiton_reqs_in_parallel_util = 864138
partiton_reqs_in_parallel_util_total    = 14744346
gpu_sim_cycle_parition_util = 39279
gpu_tot_sim_cycle_parition_util    = 671887
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9477
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 698064
L2_BW  =     112.2186 GB/Sec
L2_BW_total  =      16.5409 GB/Sec
gpu_total_sim_rate=234543

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9267648
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28672
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0569
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27040
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9264534
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9267648
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
77230, 74208, 74349, 77083, 77241, 74254, 74359, 77041, 19340, 18563, 18627, 12056, 
gpgpu_n_tot_thrd_icount = 533110784
gpgpu_n_tot_w_icount = 16659712
gpgpu_n_stall_shd_mem = 128231
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502144
gpgpu_n_mem_write_global = 241920
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 12259328
gpgpu_n_store_insn = 7620480
gpgpu_n_shmem_insn = 50484608
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21222
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:493392	W0_Idle:351905	W0_Scoreboard:22824096	W1:967680	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6530880	W32:9161152
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4017152 {8:502144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 32901120 {136:241920,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56679424 {40:120960,136:381184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1935360 {8:241920,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 336 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 4266591 
mrq_lat_table:341479 	52824 	35461 	78954 	95964 	72107 	38974 	18849 	7872 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	452788 	277436 	2008 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	21 	618424 	26049 	626 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	420847 	80073 	1248 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	15120 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1094 	186 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.509151  7.408867  7.873462  7.710844  7.145270  7.280551  7.806452  7.547758  8.353684  8.371308  7.157609  6.907342  8.012892  8.087360  7.221691  7.175911 
dram[1]:  7.791019  7.737564  7.392917  7.294509  6.383481  6.627872  8.435730  7.950719  7.888668  7.983903  6.968310  6.992933  7.927140  7.689046  7.315024  7.129134 
dram[2]:  7.958549  8.041884  7.650960  7.704745  7.189369  7.225376  8.100418  7.822222  8.283925  7.904383  7.302583  7.042705  7.956124  7.912727  6.871716  7.001575 
dram[3]:  7.641791  7.667221  7.596187  7.466780  6.617737  6.794349  8.149474  7.607073  7.227687  7.175407  7.221611  7.016014  7.869801  7.661972  7.090909  6.882353 
dram[4]:  8.213903  8.126985  7.676007  7.897297  7.009901  6.627145  8.232366  7.920160  7.795678  7.572519  7.716243  7.701172  7.755793  7.910909  6.950000  6.993711 
dram[5]:  7.568792  7.348534  7.871252  8.041442  6.637500  6.689764  8.424628  8.720880  7.389199  7.188406  7.344507  6.847222  8.072356  8.027676  7.060318  6.960876 
dram[6]:  8.188747  8.069767  7.761739  7.761739  6.815113  6.511521  8.215321  7.920160  7.500945  7.348148  7.481974  7.467803  7.584670  7.736363  7.260384  7.354369 
dram[7]:  7.724315  7.468543  7.709845  7.553299  7.018212  6.826087  8.570194  8.424628  6.837128  6.684931  7.440147  7.240143  8.011299  8.180769  7.046512  6.865559 
dram[8]:  8.042781  7.955908  7.957219  7.683305  6.674603  6.685215  8.283925  7.983903  7.407969  7.189687  7.253142  7.214286  7.748634  7.848709  7.123825  6.949541 
dram[9]:  7.731544  7.836735  7.709845  7.477387  7.482206  7.338569  8.215321  8.424628  7.008976  6.849123  7.709924  7.345455  7.805505  7.734545  7.050713  6.844615 
dram[10]:  8.070052  8.070052  7.817863  7.817863  6.634069  6.665610  8.607375  8.496788  7.379962  7.163303  7.022968  7.149281  8.163227  8.027676  7.234146  6.940718 
average row locality = 745906/99513 = 7.495564
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3025      3024      3008      3008      2878      2878      2640      2640      2688      2688      2687      2687      2943      2943      3032      3032 
dram[1]:      3023      3023      2960      2960      2928      2928      2640      2640      2688      2688      2694      2694      2944      2944      3032      3031 
dram[2]:      3072      3072      2960      2960      2928      2928      2640      2640      2688      2688      2694      2694      2944      2944      2990      2990 
dram[3]:      3072      3072      2959      2959      2928      2928      2639      2640      2688      2688      2687      2687      2944      2944      2990      2990 
dram[4]:      3072      3072      2959      2959      2888      2888      2688      2688      2688      2688      2687      2687      2943      2943      2992      2992 
dram[5]:      3023      3024      2999      2999      2888      2888      2688      2688      2688      2688      2688      2688      2943      2943      2992      2992 
dram[6]:      3024      3023      2999      2999      2879      2879      2688      2688      2688      2688      2687      2687      2895      2895      3041      3041 
dram[7]:      3023      3023      3000      3000      2879      2879      2688      2688      2656      2656      2736      2736      2894      2894      3041      3041 
dram[8]:      3024      3023      3000      3000      2861      2861      2688      2688      2656      2656      2736      2736      2894      2894      3041      3041 
dram[9]:      3072      3072      3000      3000      2861      2861      2688      2688      2656      2656      2736      2736      2894      2894      2993      2993 
dram[10]:      3072      3072      3000      3000      2862      2862      2688      2688      2656      2656      2703      2703      2943      2943      2993      2993 
total reads: 503986
bank skew: 3072/2639 = 1.16
chip skew: 45834/45799 = 1.00
number of total write accesses:
dram[0]:      1488      1488      1472      1472      1352      1352      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[1]:      1488      1488      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1496      1496 
dram[2]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1264      1264      1408      1408      1456      1456 
dram[3]:      1536      1536      1424      1424      1400      1400      1232      1232      1280      1280      1256      1256      1408      1408      1456      1456 
dram[4]:      1536      1536      1424      1424      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[5]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1408      1408      1456      1456 
dram[6]:      1488      1488      1464      1464      1360      1360      1280      1280      1280      1280      1256      1256      1360      1360      1504      1504 
dram[7]:      1488      1488      1464      1464      1360      1360      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[8]:      1488      1488      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1504      1504 
dram[9]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1304      1304      1360      1360      1456      1456 
dram[10]:      1536      1536      1464      1464      1344      1344      1280      1280      1248      1248      1272      1272      1408      1408      1456      1456 
total reads: 241920
bank skew: 1536/1232 = 1.25
chip skew: 22016/21984 = 1.00
average mf latency per bank:
dram[0]:        379       286       349       287       375       291       334       287       344       282       392       298       455       306       400       292
dram[1]:        375       285       348       285       375       290       333       290       340       282       396       296       459       307       398       291
dram[2]:        380       286       349       289       372       290       334       291       343       281       391       297       448       307       401       289
dram[3]:        376       285       350       287       374       290       333       292       341       282       401       300       457       307       394       290
dram[4]:        378       284       352       291       372       290       332       288       344       281       397       302       456       307       397       288
dram[5]:        374       284       349       287       375       293       333       288       344       283       402       301       460       306       393       289
dram[6]:        376       285       354       289       373       289       332       286       342       281       400       302       459       311       401       289
dram[7]:        371       286       351       286       371       290       334       288       343       277       404       299       456       311       402       289
dram[8]:        371       285       359       290       375       291       333       287       339       280       402       299       459       308       401       290
dram[9]:        376       286       354       287       372       292       334       287       343       278       404       301       460       309       401       287
dram[10]:        373       285       354       288       375       290       332       287       338       280       405       298       460       306       398       290
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1322414 n_nop=1033380 n_act=8955 n_pre=8939 n_req=67785 n_rd=183204 n_write=87936 bw_util=0.4101
n_activity=925114 dram_eff=0.5862
bk0: 12100a 1202779i bk1: 12096a 1209069i bk2: 12032a 1204879i bk3: 12032a 1208786i bk4: 11512a 1213146i bk5: 11512a 1215406i bk6: 10560a 1220555i bk7: 10560a 1222730i bk8: 10752a 1220962i bk9: 10752a 1220704i bk10: 10748a 1218523i bk11: 10748a 1223321i bk12: 11772a 1208691i bk13: 11772a 1211175i bk14: 12128a 1199384i bk15: 12128a 1203409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35501
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1322414 n_nop=1032954 n_act=9136 n_pre=9120 n_req=67801 n_rd=183268 n_write=87936 bw_util=0.4102
n_activity=928255 dram_eff=0.5843
bk0: 12092a 1204554i bk1: 12092a 1210276i bk2: 11840a 1207705i bk3: 11840a 1210573i bk4: 11712a 1207618i bk5: 11712a 1211020i bk6: 10560a 1220897i bk7: 10560a 1222121i bk8: 10752a 1219814i bk9: 10752a 1221983i bk10: 10776a 1219697i bk11: 10776a 1223885i bk12: 11776a 1208519i bk13: 11776a 1209900i bk14: 12128a 1199906i bk15: 12124a 1204148i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35652
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1322414 n_nop=1033238 n_act=8932 n_pre=8916 n_req=67832 n_rd=183328 n_write=88000 bw_util=0.4104
n_activity=924706 dram_eff=0.5868
bk0: 12288a 1200598i bk1: 12288a 1206418i bk2: 11840a 1205898i bk3: 11840a 1209297i bk4: 11712a 1210812i bk5: 11712a 1213045i bk6: 10560a 1220367i bk7: 10560a 1222050i bk8: 10752a 1220056i bk9: 10752a 1222087i bk10: 10776a 1217743i bk11: 10776a 1223397i bk12: 11776a 1208541i bk13: 11776a 1211610i bk14: 11960a 1202246i bk15: 11960a 1204339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3477
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1322414 n_nop=1032740 n_act=9247 n_pre=9231 n_req=67799 n_rd=183260 n_write=87936 bw_util=0.4102
n_activity=926528 dram_eff=0.5854
bk0: 12288a 1201649i bk1: 12288a 1207767i bk2: 11836a 1207045i bk3: 11836a 1210645i bk4: 11712a 1209289i bk5: 11712a 1212130i bk6: 10556a 1220761i bk7: 10560a 1220949i bk8: 10752a 1218466i bk9: 10752a 1221492i bk10: 10748a 1219678i bk11: 10748a 1223762i bk12: 11776a 1206323i bk13: 11776a 1208623i bk14: 11960a 1204286i bk15: 11960a 1204299i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34055
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9120f69e30 :  mf: uid=10283748, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4266591), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1322414 n_nop=1033242 n_act=8927 n_pre=8911 n_req=67834 n_rd=183334 n_write=88000 bw_util=0.4104
n_activity=925823 dram_eff=0.5861
bk0: 12288a 1200929i bk1: 12288a 1206890i bk2: 11836a 1207848i bk3: 11836a 1211904i bk4: 11552a 1211682i bk5: 11550a 1214622i bk6: 10752a 1217299i bk7: 10752a 1218915i bk8: 10752a 1218259i bk9: 10752a 1220561i bk10: 10748a 1218981i bk11: 10748a 1225923i bk12: 11772a 1208733i bk13: 11772a 1211619i bk14: 11968a 1202188i bk15: 11968a 1206672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33859
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1322414 n_nop=1033048 n_act=9085 n_pre=9069 n_req=67803 n_rd=183276 n_write=87936 bw_util=0.4102
n_activity=928347 dram_eff=0.5843
bk0: 12092a 1204756i bk1: 12096a 1210283i bk2: 11996a 1207332i bk3: 11996a 1209139i bk4: 11552a 1212408i bk5: 11552a 1212904i bk6: 10752a 1218869i bk7: 10752a 1220557i bk8: 10752a 1219048i bk9: 10752a 1219740i bk10: 10752a 1220476i bk11: 10752a 1222076i bk12: 11772a 1207872i bk13: 11772a 1210360i bk14: 11968a 1206305i bk15: 11968a 1206201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34633
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1322414 n_nop=1033298 n_act=8996 n_pre=8980 n_req=67785 n_rd=183204 n_write=87936 bw_util=0.4101
n_activity=926182 dram_eff=0.5855
bk0: 12096a 1203721i bk1: 12092a 1208233i bk2: 11996a 1203892i bk3: 11996a 1209528i bk4: 11516a 1211195i bk5: 11516a 1214859i bk6: 10752a 1218530i bk7: 10752a 1220917i bk8: 10752a 1219157i bk9: 10752a 1221215i bk10: 10748a 1220020i bk11: 10748a 1223320i bk12: 11580a 1209761i bk13: 11580a 1213885i bk14: 12164a 1201377i bk15: 12164a 1203286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35134
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1322414 n_nop=1032768 n_act=9131 n_pre=9115 n_req=67850 n_rd=183336 n_write=88064 bw_util=0.4105
n_activity=926817 dram_eff=0.5857
bk0: 12092a 1204549i bk1: 12092a 1209924i bk2: 12000a 1207196i bk3: 12000a 1208577i bk4: 11516a 1211319i bk5: 11516a 1215497i bk6: 10752a 1218847i bk7: 10752a 1221287i bk8: 10624a 1219809i bk9: 10624a 1222712i bk10: 10944a 1217003i bk11: 10944a 1219825i bk12: 11576a 1208632i bk13: 11576a 1212487i bk14: 12164a 1201508i bk15: 12164a 1204011i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32265
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9131685200 :  mf: uid=10283746, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (4266586), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1322414 n_nop=1033148 n_act=9075 n_pre=9059 n_req=67783 n_rd=183196 n_write=87936 bw_util=0.4101
n_activity=927741 dram_eff=0.5845
bk0: 12096a 1206028i bk1: 12092a 1209322i bk2: 12000a 1206404i bk3: 12000a 1210026i bk4: 11444a 1213930i bk5: 11444a 1216844i bk6: 10752a 1218659i bk7: 10752a 1219389i bk8: 10624a 1219503i bk9: 10624a 1220904i bk10: 10944a 1217726i bk11: 10944a 1221225i bk12: 11576a 1210168i bk13: 11576a 1213152i bk14: 12164a 1200024i bk15: 12164a 1201319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.37507
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1322414 n_nop=1033242 n_act=9026 n_pre=9010 n_req=67784 n_rd=183200 n_write=87936 bw_util=0.4101
n_activity=924826 dram_eff=0.5864
bk0: 12288a 1201869i bk1: 12288a 1206237i bk2: 12000a 1205215i bk3: 12000a 1207633i bk4: 11444a 1213159i bk5: 11444a 1215652i bk6: 10752a 1217789i bk7: 10752a 1219215i bk8: 10624a 1221037i bk9: 10624a 1221408i bk10: 10944a 1218109i bk11: 10944a 1220888i bk12: 11576a 1210596i bk13: 11576a 1212016i bk14: 11972a 1202854i bk15: 11972a 1207331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32508
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f914a7f92d0 :  mf: uid=10283747, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4266590), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1322414 n_nop=1033022 n_act=9004 n_pre=8988 n_req=67850 n_rd=183336 n_write=88064 bw_util=0.4105
n_activity=927303 dram_eff=0.5854
bk0: 12288a 1202684i bk1: 12288a 1206758i bk2: 12000a 1205159i bk3: 12000a 1209569i bk4: 11448a 1213956i bk5: 11448a 1216165i bk6: 10752a 1218536i bk7: 10752a 1221766i bk8: 10624a 1221423i bk9: 10624a 1222190i bk10: 10812a 1219547i bk11: 10812a 1222649i bk12: 11772a 1208164i bk13: 11772a 1210335i bk14: 11972a 1204180i bk15: 11972a 1207019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33864, Miss = 22901, Miss_rate = 0.676, Pending_hits = 248, Reservation_fails = 2
L2_cache_bank[1]: Access = 33820, Miss = 22900, Miss_rate = 0.677, Pending_hits = 1419, Reservation_fails = 0
L2_cache_bank[2]: Access = 33836, Miss = 22909, Miss_rate = 0.677, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[3]: Access = 33824, Miss = 22908, Miss_rate = 0.677, Pending_hits = 1413, Reservation_fails = 1
L2_cache_bank[4]: Access = 33840, Miss = 22916, Miss_rate = 0.677, Pending_hits = 219, Reservation_fails = 1
L2_cache_bank[5]: Access = 33832, Miss = 22916, Miss_rate = 0.677, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[6]: Access = 33800, Miss = 22907, Miss_rate = 0.678, Pending_hits = 223, Reservation_fails = 1
L2_cache_bank[7]: Access = 33800, Miss = 22908, Miss_rate = 0.678, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[8]: Access = 33860, Miss = 22917, Miss_rate = 0.677, Pending_hits = 248, Reservation_fails = 2
L2_cache_bank[9]: Access = 33868, Miss = 22917, Miss_rate = 0.677, Pending_hits = 1445, Reservation_fails = 0
L2_cache_bank[10]: Access = 33852, Miss = 22909, Miss_rate = 0.677, Pending_hits = 256, Reservation_fails = 2
L2_cache_bank[11]: Access = 33836, Miss = 22910, Miss_rate = 0.677, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[12]: Access = 33820, Miss = 22901, Miss_rate = 0.677, Pending_hits = 227, Reservation_fails = 2
L2_cache_bank[13]: Access = 33836, Miss = 22900, Miss_rate = 0.677, Pending_hits = 1426, Reservation_fails = 0
L2_cache_bank[14]: Access = 33884, Miss = 22917, Miss_rate = 0.676, Pending_hits = 217, Reservation_fails = 0
L2_cache_bank[15]: Access = 33884, Miss = 22917, Miss_rate = 0.676, Pending_hits = 1412, Reservation_fails = 0
L2_cache_bank[16]: Access = 33844, Miss = 22900, Miss_rate = 0.677, Pending_hits = 224, Reservation_fails = 1
L2_cache_bank[17]: Access = 33828, Miss = 22899, Miss_rate = 0.677, Pending_hits = 1410, Reservation_fails = 1
L2_cache_bank[18]: Access = 33828, Miss = 22900, Miss_rate = 0.677, Pending_hits = 226, Reservation_fails = 0
L2_cache_bank[19]: Access = 33844, Miss = 22900, Miss_rate = 0.677, Pending_hits = 1431, Reservation_fails = 1
L2_cache_bank[20]: Access = 33884, Miss = 22917, Miss_rate = 0.676, Pending_hits = 209, Reservation_fails = 0
L2_cache_bank[21]: Access = 33884, Miss = 22917, Miss_rate = 0.676, Pending_hits = 1404, Reservation_fails = 0
L2_total_cache_accesses = 744568
L2_total_cache_misses = 503986
L2_total_cache_miss_rate = 0.6769
L2_total_cache_pending_hits = 18182
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 222049
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 262048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 241920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 502144
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 241920
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.036
L2_cache_fill_port_util = 0.129

icnt_total_pkts_mem_to_simt=2392224
icnt_total_pkts_simt_to_mem=1712248
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52144
	minimum = 6
	maximum = 44
Network latency average = 8.39994
	minimum = 6
	maximum = 40
Slowest packet = 1396963
Flit latency average = 6.85835
	minimum = 6
	maximum = 36
Slowest flit = 3948508
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236794
	minimum = 0.0187382 (at node 0)
	maximum = 0.0281073 (at node 11)
Accepted packet rate average = 0.0236794
	minimum = 0.0187382 (at node 0)
	maximum = 0.0281073 (at node 11)
Injected flit rate average = 0.065264
	minimum = 0.0431794 (at node 0)
	maximum = 0.0865115 (at node 42)
Accepted flit rate average= 0.065264
	minimum = 0.0600845 (at node 0)
	maximum = 0.0901268 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.30268 (16 samples)
	minimum = 6 (16 samples)
	maximum = 125.125 (16 samples)
Network latency average = 8.89033 (16 samples)
	minimum = 6 (16 samples)
	maximum = 121.688 (16 samples)
Flit latency average = 7.46399 (16 samples)
	minimum = 6 (16 samples)
	maximum = 118.062 (16 samples)
Fragmentation average = 0.0314481 (16 samples)
	minimum = 0 (16 samples)
	maximum = 76.3125 (16 samples)
Injected packet rate average = 0.0222768 (16 samples)
	minimum = 0.0176289 (16 samples)
	maximum = 0.0264407 (16 samples)
Accepted packet rate average = 0.0222768 (16 samples)
	minimum = 0.0176289 (16 samples)
	maximum = 0.0264407 (16 samples)
Injected flit rate average = 0.0613992 (16 samples)
	minimum = 0.0406164 (16 samples)
	maximum = 0.0814266 (16 samples)
Accepted flit rate average = 0.0613992 (16 samples)
	minimum = 0.0565359 (16 samples)
	maximum = 0.0847914 (16 samples)
Injected packet size average = 2.7562 (16 samples)
Accepted packet size average = 2.7562 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 32 min, 48 sec (1968 sec)
gpgpu_simulation_rate = 234543 (inst/sec)
gpgpu_simulation_rate = 2167 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 17: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 17 
gpu_sim_cycle = 38883
gpu_sim_insn = 28848876
gpu_ipc =     741.9406
gpu_tot_sim_cycle = 4527625
gpu_tot_sim_insn = 490430892
gpu_tot_ipc =     108.3197
gpu_tot_issued_cta = 1088
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 9375
partiton_reqs_in_parallel = 855426
partiton_reqs_in_parallel_total    = 15608484
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6363
partiton_reqs_in_parallel_util = 855426
partiton_reqs_in_parallel_util_total    = 15608484
gpu_sim_cycle_parition_util = 38883
gpu_tot_sim_cycle_parition_util    = 711166
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9504
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 744568
L2_BW  =     113.3615 GB/Sec
L2_BW_total  =      16.5608 GB/Sec
gpu_total_sim_rate=236466

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9846876
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 30464
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0536
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 28832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 9843762
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30464
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 9846876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
82057, 78848, 78996, 81899, 82068, 78900, 79006, 81857, 19340, 18563, 18627, 12056, 
gpgpu_n_tot_thrd_icount = 566430208
gpgpu_n_tot_w_icount = 17700944
gpgpu_n_stall_shd_mem = 128282
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 533528
gpgpu_n_mem_write_global = 257040
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13025536
gpgpu_n_store_insn = 8096760
gpgpu_n_shmem_insn = 53639896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 974848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21273
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:523578	W0_Idle:366736	W0_Scoreboard:23949025	W1:1028160	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:6939060	W32:9733724
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4268224 {8:533528,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 34957440 {136:257040,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60221888 {40:128520,136:405008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2056320 {8:257040,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 329 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 4527624 
mrq_lat_table:363268 	56879 	37957 	83374 	101430 	76491 	41779 	19956 	7974 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	485907 	290784 	2045 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	662723 	28246 	631 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	447024 	85187 	1341 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	30240 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1169 	188 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.822186  7.719807  8.150944  7.986555  7.429519  7.567567  8.130177  7.866412  8.670782  8.688660  7.434397  7.179794  8.358559  8.403986  7.489891  7.443586 
dram[1]:  8.109983  8.055462  7.660626  7.560976  6.653121  6.903615  8.770213  8.277108  8.166667  8.262745  7.243104  7.268166  8.270945  8.000000  7.560440  7.373660 
dram[2]:  8.284264  8.369231  7.894737  7.975986  7.477977  7.514754  8.429448  8.146245  8.600000  8.214425  7.583033  7.318815  8.300537  8.226951  7.131222  7.262673 
dram[3]:  7.960976  7.986949  7.866328  7.735441  6.893233  7.074074  8.479424  7.926923  7.498220  7.419014  7.501792  7.292683  8.183421  7.972508  7.353033  7.120482 
dram[4]:  8.544502  8.455958  7.919932  8.170474  7.293355  6.901841  8.567951  8.250000  8.072797  7.847300  8.003824  7.988550  8.095986  8.254448  7.232416  7.276923 
dram[5]:  7.883224  7.658147  8.146299  8.318102  6.912442  6.965944  8.763486  9.064378  7.661818  7.458407  7.626594  7.120749  8.388788  8.343525  7.321981  7.221374 
dram[6]:  8.515098  8.394046  8.035654  8.035654  7.094787  6.783988  8.550608  8.250000  7.774908  7.620253  7.766234  7.751852  7.917975  8.072954  7.551562  7.647152 
dram[7]:  8.041946  7.780844  7.983137  7.824793  7.302439  7.106013  8.911392  8.763486  7.099315  6.944724  7.727928  7.524561  8.322936  8.494382  7.311649  7.128319 
dram[8]:  8.366492  8.278066  8.233044  7.956303  6.950078  6.960938  8.620408  8.314960  7.649446  7.430108  7.537786  7.498252  8.085562  8.187726  7.412577  7.235030 
dram[9]:  8.052631  8.160000  7.983137  7.747954  7.774869  7.628425  8.550608  8.763486  7.271930  7.109777  8.001865  7.631672  8.114491  8.014134  7.289676  7.103604 
dram[10]:  8.397942  8.397942  8.120069  8.120069  6.908527  6.940810  8.949153  8.836820  7.619485  7.401786  7.301038  7.429577  8.511927  8.373646  7.497623  7.222901 
average row locality = 792530/101755 = 7.788610
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3214      3213      3192      3192      3051      3051      2813      2813      2854      2854      2849      2849      3135      3135      3224      3224 
dram[1]:      3212      3212      3141      3141      3104      3104      2813      2813      2854      2854      2857      2857      3136      3136      3224      3223 
dram[2]:      3264      3264      3141      3141      3104      3104      2813      2813      2854      2854      2857      2857      3136      3136      3179      3179 
dram[3]:      3264      3264      3140      3140      3104      3104      2812      2813      2854      2854      2850      2850      3136      3136      3179      3179 
dram[4]:      3264      3264      3140      3140      3062      3062      2864      2864      2854      2854      2850      2850      3135      3135      3181      3181 
dram[5]:      3212      3213      3182      3182      3062      3062      2864      2864      2854      2854      2851      2851      3135      3135      3181      3181 
dram[6]:      3213      3212      3182      3182      3053      3053      2864      2864      2854      2854      2850      2850      3084      3084      3233      3233 
dram[7]:      3212      3212      3183      3183      3053      3053      2864      2864      2820      2820      2902      2902      3083      3083      3233      3233 
dram[8]:      3213      3212      3183      3183      3034      3034      2864      2864      2820      2820      2902      2902      3083      3083      3233      3233 
dram[9]:      3264      3264      3183      3183      3034      3034      2864      2864      2819      2819      2902      2902      3083      3083      3182      3182 
dram[10]:      3264      3264      3183      3183      3035      3035      2864      2864      2819      2819      2867      2867      3135      3135      3182      3182 
total reads: 535490
bank skew: 3264/2812 = 1.16
chip skew: 48700/48662 = 1.00
number of total write accesses:
dram[0]:      1581      1581      1560      1560      1429      1429      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[1]:      1581      1581      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1592      1592 
dram[2]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1344      1344      1504      1504      1549      1549 
dram[3]:      1632      1632      1509      1509      1480      1480      1309      1309      1360      1360      1336      1336      1504      1504      1549      1549 
dram[4]:      1632      1632      1509      1509      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[5]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1504      1504      1549      1549 
dram[6]:      1581      1581      1551      1551      1438      1438      1360      1360      1360      1360      1336      1336      1453      1453      1600      1600 
dram[7]:      1581      1581      1551      1551      1438      1438      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[8]:      1581      1581      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1600      1600 
dram[9]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1387      1387      1453      1453      1549      1549 
dram[10]:      1632      1632      1551      1551      1421      1421      1360      1360      1326      1326      1353      1353      1504      1504      1549      1549 
total reads: 257040
bank skew: 1632/1309 = 1.25
chip skew: 23392/23358 = 1.00
average mf latency per bank:
dram[0]:        370       282       341       284       366       287       327       283       337       278       382       293       440       301       390       288
dram[1]:        366       281       342       281       367       287       326       286       333       278       386       292       444       301       388       286
dram[2]:        371       282       342       285       364       287       328       286       336       277       381       292       434       301       390       285
dram[3]:        367       281       343       284       366       287       326       287       334       279       390       295       442       301       384       286
dram[4]:        368       280       345       287       364       286       325       284       337       278       386       297       442       302       387       283
dram[5]:        365       280       342       283       367       289       326       283       337       279       391       296       445       300       383       285
dram[6]:        367       281       347       285       365       285       325       282       335       277       390       297       444       305       390       284
dram[7]:        362       282       344       282       363       287       327       283       335       273       393       294       441       305       391       284
dram[8]:        362       281       352       287       367       287       326       283       332       276       391       294       444       302       390       285
dram[9]:        367       282       347       283       363       288       327       283       336       275       393       296       445       304       390       283
dram[10]:        364       281       346       285       366       286       325       283       331       276       394       293       445       301       388       286
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1394613 n_nop=1088235 n_act=9155 n_pre=9139 n_req=72021 n_rd=194652 n_write=93432 bw_util=0.4131
n_activity=981143 dram_eff=0.5872
bk0: 12856a 1268316i bk1: 12852a 1275603i bk2: 12768a 1270953i bk3: 12768a 1274912i bk4: 12204a 1279753i bk5: 12204a 1281928i bk6: 11252a 1286788i bk7: 11252a 1289269i bk8: 11416a 1287434i bk9: 11416a 1287189i bk10: 11396a 1285007i bk11: 11396a 1290225i bk12: 12540a 1274404i bk13: 12540a 1277013i bk14: 12896a 1263886i bk15: 12896a 1268826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34096
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1394613 n_nop=1087785 n_act=9344 n_pre=9328 n_req=72039 n_rd=194724 n_write=93432 bw_util=0.4132
n_activity=984169 dram_eff=0.5856
bk0: 12848a 1270381i bk1: 12848a 1276446i bk2: 12564a 1273674i bk3: 12564a 1276629i bk4: 12416a 1273553i bk5: 12416a 1277523i bk6: 11252a 1287693i bk7: 11252a 1288930i bk8: 11416a 1286121i bk9: 11416a 1288482i bk10: 11428a 1286469i bk11: 11428a 1290651i bk12: 12544a 1274052i bk13: 12544a 1275685i bk14: 12896a 1265320i bk15: 12892a 1270032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33707
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1394613 n_nop=1088081 n_act=9134 n_pre=9118 n_req=72070 n_rd=194784 n_write=93496 bw_util=0.4134
n_activity=980384 dram_eff=0.5881
bk0: 13056a 1266079i bk1: 13056a 1272407i bk2: 12564a 1271971i bk3: 12564a 1275681i bk4: 12416a 1277014i bk5: 12416a 1279221i bk6: 11252a 1286722i bk7: 11252a 1288683i bk8: 11416a 1286291i bk9: 11416a 1288833i bk10: 11428a 1284653i bk11: 11428a 1290450i bk12: 12544a 1273949i bk13: 12544a 1277729i bk14: 12716a 1267815i bk15: 12716a 1270339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32564
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1394613 n_nop=1087567 n_act=9457 n_pre=9441 n_req=72037 n_rd=194716 n_write=93432 bw_util=0.4132
n_activity=982690 dram_eff=0.5864
bk0: 13056a 1266947i bk1: 13056a 1273798i bk2: 12560a 1273270i bk3: 12560a 1277101i bk4: 12416a 1275820i bk5: 12416a 1279015i bk6: 11248a 1287567i bk7: 11252a 1287582i bk8: 11416a 1284965i bk9: 11416a 1287955i bk10: 11400a 1286585i bk11: 11400a 1290621i bk12: 12544a 1271679i bk13: 12544a 1274317i bk14: 12716a 1269776i bk15: 12716a 1270054i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32234
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1394613 n_nop=1088071 n_act=9127 n_pre=9111 n_req=72076 n_rd=194800 n_write=93504 bw_util=0.4135
n_activity=981775 dram_eff=0.5873
bk0: 13056a 1266241i bk1: 13056a 1272673i bk2: 12560a 1273745i bk3: 12560a 1278229i bk4: 12248a 1278079i bk5: 12248a 1281374i bk6: 11456a 1283750i bk7: 11456a 1285213i bk8: 11416a 1284345i bk9: 11416a 1287125i bk10: 11400a 1285300i bk11: 11400a 1292516i bk12: 12540a 1274260i bk13: 12540a 1277493i bk14: 12724a 1267286i bk15: 12724a 1272182i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32243
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1394613 n_nop=1087883 n_act=9291 n_pre=9275 n_req=72041 n_rd=194732 n_write=93432 bw_util=0.4133
n_activity=984108 dram_eff=0.5856
bk0: 12848a 1270317i bk1: 12852a 1276343i bk2: 12728a 1273353i bk3: 12728a 1274996i bk4: 12248a 1278717i bk5: 12248a 1279493i bk6: 11456a 1285510i bk7: 11456a 1287446i bk8: 11416a 1285669i bk9: 11416a 1286348i bk10: 11404a 1286943i bk11: 11404a 1288665i bk12: 12540a 1273376i bk13: 12540a 1275994i bk14: 12724a 1271514i bk15: 12724a 1271959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32876
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1394613 n_nop=1088149 n_act=9194 n_pre=9178 n_req=72023 n_rd=194660 n_write=93432 bw_util=0.4131
n_activity=981738 dram_eff=0.5869
bk0: 12852a 1269364i bk1: 12848a 1274091i bk2: 12728a 1269894i bk3: 12728a 1275713i bk4: 12212a 1277443i bk5: 12212a 1281918i bk6: 11456a 1284816i bk7: 11456a 1287384i bk8: 11416a 1285491i bk9: 11416a 1287863i bk10: 11400a 1286444i bk11: 11400a 1289838i bk12: 12336a 1275020i bk13: 12336a 1279834i bk14: 12932a 1266306i bk15: 12932a 1268663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33774
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1394613 n_nop=1087587 n_act=9337 n_pre=9321 n_req=72092 n_rd=194800 n_write=93568 bw_util=0.4135
n_activity=982735 dram_eff=0.5869
bk0: 12848a 1269990i bk1: 12848a 1275941i bk2: 12732a 1273305i bk3: 12732a 1275013i bk4: 12212a 1277893i bk5: 12212a 1282343i bk6: 11456a 1285464i bk7: 11456a 1287590i bk8: 11280a 1286144i bk9: 11280a 1289542i bk10: 11608a 1283494i bk11: 11608a 1286600i bk12: 12332a 1274007i bk13: 12332a 1278288i bk14: 12932a 1266490i bk15: 12932a 1269443i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30558
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1394613 n_nop=1087991 n_act=9277 n_pre=9261 n_req=72021 n_rd=194652 n_write=93432 bw_util=0.4131
n_activity=983481 dram_eff=0.5858
bk0: 12852a 1271650i bk1: 12848a 1275138i bk2: 12732a 1272294i bk3: 12732a 1275894i bk4: 12136a 1280349i bk5: 12136a 1282992i bk6: 11456a 1284923i bk7: 11456a 1285586i bk8: 11280a 1285472i bk9: 11280a 1287632i bk10: 11608a 1284207i bk11: 11608a 1287900i bk12: 12332a 1275748i bk13: 12332a 1279182i bk14: 12932a 1265315i bk15: 12932a 1266935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35623
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f912170d240 :  mf: uid=10926392, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (4527624), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1394613 n_nop=1088078 n_act=9236 n_pre=9220 n_req=72020 n_rd=194647 n_write=93432 bw_util=0.4131
n_activity=980654 dram_eff=0.5875
bk0: 13056a 1267633i bk1: 13056a 1272453i bk2: 12732a 1271172i bk3: 12731a 1273940i bk4: 12136a 1279538i bk5: 12136a 1282483i bk6: 11456a 1283967i bk7: 11456a 1285532i bk8: 11276a 1287464i bk9: 11276a 1288171i bk10: 11608a 1284146i bk11: 11608a 1287741i bk12: 12332a 1276020i bk13: 12332a 1277917i bk14: 12728a 1267772i bk15: 12728a 1273108i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30713
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1394613 n_nop=1087861 n_act=9204 n_pre=9188 n_req=72090 n_rd=194792 n_write=93568 bw_util=0.4135
n_activity=983209 dram_eff=0.5866
bk0: 13056a 1268241i bk1: 13056a 1272731i bk2: 12732a 1270955i bk3: 12732a 1275868i bk4: 12140a 1280522i bk5: 12140a 1283106i bk6: 11456a 1285136i bk7: 11456a 1287864i bk8: 11276a 1287897i bk9: 11276a 1288848i bk10: 11468a 1286307i bk11: 11468a 1289523i bk12: 12540a 1273530i bk13: 12540a 1276053i bk14: 12728a 1269409i bk15: 12728a 1272674i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3167

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35977, Miss = 24332, Miss_rate = 0.676, Pending_hits = 251, Reservation_fails = 2
L2_cache_bank[1]: Access = 35932, Miss = 24331, Miss_rate = 0.677, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[2]: Access = 35949, Miss = 24341, Miss_rate = 0.677, Pending_hits = 223, Reservation_fails = 0
L2_cache_bank[3]: Access = 35938, Miss = 24340, Miss_rate = 0.677, Pending_hits = 1415, Reservation_fails = 1
L2_cache_bank[4]: Access = 35955, Miss = 24348, Miss_rate = 0.677, Pending_hits = 223, Reservation_fails = 1
L2_cache_bank[5]: Access = 35947, Miss = 24348, Miss_rate = 0.677, Pending_hits = 1451, Reservation_fails = 0
L2_cache_bank[6]: Access = 35913, Miss = 24339, Miss_rate = 0.678, Pending_hits = 226, Reservation_fails = 1
L2_cache_bank[7]: Access = 35912, Miss = 24340, Miss_rate = 0.678, Pending_hits = 1423, Reservation_fails = 0
L2_cache_bank[8]: Access = 35974, Miss = 24350, Miss_rate = 0.677, Pending_hits = 251, Reservation_fails = 2
L2_cache_bank[9]: Access = 35983, Miss = 24350, Miss_rate = 0.677, Pending_hits = 1447, Reservation_fails = 0
L2_cache_bank[10]: Access = 35966, Miss = 24341, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 2
L2_cache_bank[11]: Access = 35949, Miss = 24342, Miss_rate = 0.677, Pending_hits = 1441, Reservation_fails = 0
L2_cache_bank[12]: Access = 35932, Miss = 24333, Miss_rate = 0.677, Pending_hits = 230, Reservation_fails = 2
L2_cache_bank[13]: Access = 35949, Miss = 24332, Miss_rate = 0.677, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[14]: Access = 36000, Miss = 24350, Miss_rate = 0.676, Pending_hits = 220, Reservation_fails = 0
L2_cache_bank[15]: Access = 36000, Miss = 24350, Miss_rate = 0.676, Pending_hits = 1415, Reservation_fails = 0
L2_cache_bank[16]: Access = 35958, Miss = 24332, Miss_rate = 0.677, Pending_hits = 226, Reservation_fails = 1
L2_cache_bank[17]: Access = 35941, Miss = 24331, Miss_rate = 0.677, Pending_hits = 1414, Reservation_fails = 1
L2_cache_bank[18]: Access = 35940, Miss = 24331, Miss_rate = 0.677, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[19]: Access = 35957, Miss = 24331, Miss_rate = 0.677, Pending_hits = 1434, Reservation_fails = 1
L2_cache_bank[20]: Access = 36000, Miss = 24349, Miss_rate = 0.676, Pending_hits = 212, Reservation_fails = 0
L2_cache_bank[21]: Access = 36000, Miss = 24349, Miss_rate = 0.676, Pending_hits = 1407, Reservation_fails = 0
L2_total_cache_accesses = 791072
L2_total_cache_misses = 535490
L2_total_cache_miss_rate = 0.6769
L2_total_cache_pending_hits = 18251
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 236980
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 278432
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 257040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 533528
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 257040
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.130

icnt_total_pkts_mem_to_simt=2541584
icnt_total_pkts_simt_to_mem=1819232
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58455
	minimum = 6
	maximum = 44
Network latency average = 8.45494
	minimum = 6
	maximum = 40
Slowest packet = 1490044
Flit latency average = 6.93636
	minimum = 6
	maximum = 36
Slowest flit = 4289706
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239206
	minimum = 0.0189291 (at node 0)
	maximum = 0.0283936 (at node 19)
Accepted packet rate average = 0.0239206
	minimum = 0.0189291 (at node 0)
	maximum = 0.0283936 (at node 19)
Injected flit rate average = 0.0659287
	minimum = 0.0436192 (at node 0)
	maximum = 0.0873926 (at node 42)
Accepted flit rate average= 0.0659287
	minimum = 0.0606965 (at node 0)
	maximum = 0.0910447 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.26044 (17 samples)
	minimum = 6 (17 samples)
	maximum = 120.353 (17 samples)
Network latency average = 8.86471 (17 samples)
	minimum = 6 (17 samples)
	maximum = 116.882 (17 samples)
Flit latency average = 7.43295 (17 samples)
	minimum = 6 (17 samples)
	maximum = 113.235 (17 samples)
Fragmentation average = 0.0295982 (17 samples)
	minimum = 0 (17 samples)
	maximum = 71.8235 (17 samples)
Injected packet rate average = 0.0223735 (17 samples)
	minimum = 0.0177053 (17 samples)
	maximum = 0.0265556 (17 samples)
Accepted packet rate average = 0.0223735 (17 samples)
	minimum = 0.0177053 (17 samples)
	maximum = 0.0265556 (17 samples)
Injected flit rate average = 0.0616657 (17 samples)
	minimum = 0.040793 (17 samples)
	maximum = 0.0817776 (17 samples)
Accepted flit rate average = 0.0616657 (17 samples)
	minimum = 0.0567807 (17 samples)
	maximum = 0.0851593 (17 samples)
Injected packet size average = 2.7562 (17 samples)
Accepted packet size average = 2.7562 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 34 min, 34 sec (2074 sec)
gpgpu_simulation_rate = 236466 (inst/sec)
gpgpu_simulation_rate = 2183 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 18: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 39326
gpu_sim_insn = 28848876
gpu_ipc =     733.5828
gpu_tot_sim_cycle = 4789101
gpu_tot_sim_insn = 519279768
gpu_tot_ipc =     108.4295
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 9661
partiton_reqs_in_parallel = 865172
partiton_reqs_in_parallel_total    = 16463910
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6184
partiton_reqs_in_parallel_util = 865172
partiton_reqs_in_parallel_util_total    = 16463910
gpu_sim_cycle_parition_util = 39326
gpu_tot_sim_cycle_parition_util    = 750049
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9529
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 791072
L2_BW  =     112.0845 GB/Sec
L2_BW_total  =      16.5770 GB/Sec
gpu_total_sim_rate=238311

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10426104
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 32256
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0506
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 30624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10422990
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 32256
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10426104
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
86886, 83481, 83643, 86716, 86898, 83534, 83653, 86670, 24178, 23203, 23286, 16879, 
gpgpu_n_tot_thrd_icount = 599749632
gpgpu_n_tot_w_icount = 18742176
gpgpu_n_stall_shd_mem = 128325
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 564912
gpgpu_n_mem_write_global = 272160
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 13791744
gpgpu_n_store_insn = 8573040
gpgpu_n_shmem_insn = 56795184
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1032192
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21316
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:553488	W0_Idle:382387	W0_Scoreboard:25094375	W1:1088640	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7347240	W32:10306296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4519296 {8:564912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37013760 {136:272160,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63764352 {40:136080,136:428832,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2177280 {8:272160,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 324 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 4789100 
mrq_lat_table:381967 	59280 	39993 	88859 	108607 	82195 	45220 	21603 	8008 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	514050 	309117 	2073 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	706843 	30605 	656 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	473499 	90037 	1400 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	45360 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1245 	190 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.611694  7.453744  8.038278  7.912088  7.265649  7.321538  7.877034  7.615385  8.454545  8.406779  7.251224  7.022117  8.240741  8.199330  7.329496  7.225532 
dram[1]:  7.967033  7.942097  7.394303  7.328381  6.483356  6.633515  8.746988  8.187970  8.057762  8.175824  7.057052  7.057052  8.026230  7.734597  7.393323  7.183357 
dram[2]:  8.037210  8.112676  7.816165  7.841018  7.213333  7.267164  8.172607  7.834532  8.328359  8.014362  7.434057  7.147673  8.132891  7.986949  6.995804  7.055007 
dram[3]:  7.819005  7.866464  7.621329  7.551301  6.697387  6.838483  8.311069  7.750890  7.390728  7.342105  7.260229  7.097600  7.922330  7.710236  7.259797  6.908840 
dram[4]:  8.294400  8.267942  7.765354  7.966074  7.143498  6.693277  8.251387  7.914894  7.971428  7.656947  7.837456  7.796134  7.869775  7.933549  7.067797  7.067797 
dram[5]:  7.689394  7.464706  7.857590  8.033600  6.740479  6.769122  8.651163  8.963856  7.489933  7.354201  7.395000  6.987401  8.131229  8.144759  7.128205  6.998601 
dram[6]:  8.390082  8.172303  7.882261  7.882261  6.921626  6.587017  8.359550  8.000000  7.723183  7.527824  7.648276  7.608920  7.622612  7.683788  7.325215  7.346264 
dram[7]:  7.807693  7.507396  7.761978  7.574661  7.086181  6.891619  8.787401  8.651163  6.971428  6.851794  7.475329  7.318841  8.223368  8.323479  7.171108  6.984972 
dram[8]:  8.200323  8.017378  7.984102  7.738059  6.748930  6.758572  8.454545  8.175824  7.598616  7.369128  7.402280  7.342488  7.794788  7.884679  7.242209  6.965940 
dram[9]:  7.807229  7.807229  7.810265  7.574661  7.667747  7.485759  8.359550  8.454545  7.153094  6.982512  7.795883  7.414356  7.950166  7.833061  7.079208  6.893939 
dram[10]:  8.215531  8.241653  7.908661  7.958796  6.769671  6.760000  8.752941  8.684825  7.444068  7.295681  7.201288  7.319149  8.213087  8.064250  7.327965  7.059238 
average row locality = 839154/110465 = 7.596560
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3403      3402      3384      3384      3238      3238      2970      2970      3024      3024      3023      3023      3311      3311      3411      3411 
dram[1]:      3401      3401      3330      3330      3294      3294      2970      2970      3024      3024      3031      3031      3312      3312      3411      3410 
dram[2]:      3456      3456      3330      3330      3294      3294      2970      2970      3024      3024      3031      3031      3312      3312      3364      3364 
dram[3]:      3456      3456      3329      3329      3294      3294      2969      2970      3024      3024      3023      3023      3312      3312      3364      3364 
dram[4]:      3456      3456      3329      3329      3249      3249      3024      3024      3024      3024      3023      3023      3311      3311      3366      3366 
dram[5]:      3401      3402      3374      3374      3249      3249      3024      3024      3024      3024      3024      3024      3311      3311      3366      3366 
dram[6]:      3402      3401      3374      3374      3239      3239      3024      3024      3024      3024      3023      3023      3257      3257      3421      3421 
dram[7]:      3401      3401      3375      3375      3239      3239      3024      3024      2988      2988      3078      3078      3256      3256      3421      3421 
dram[8]:      3402      3401      3375      3375      3219      3219      3024      3024      2988      2988      3078      3078      3256      3256      3421      3421 
dram[9]:      3456      3456      3375      3375      3219      3219      3024      3024      2988      2988      3078      3078      3256      3256      3367      3367 
dram[10]:      3456      3456      3375      3375      3220      3220      3024      3024      2988      2988      3041      3041      3311      3311      3367      3367 
total reads: 566994
bank skew: 3456/2969 = 1.16
chip skew: 51564/51525 = 1.00
number of total write accesses:
dram[0]:      1674      1674      1656      1656      1521      1521      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[1]:      1674      1674      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1683      1683 
dram[2]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1422      1422      1584      1584      1638      1638 
dram[3]:      1728      1728      1602      1602      1575      1575      1386      1386      1440      1440      1413      1413      1584      1584      1638      1638 
dram[4]:      1728      1728      1602      1602      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[5]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1584      1584      1638      1638 
dram[6]:      1674      1674      1647      1647      1530      1530      1440      1440      1440      1440      1413      1413      1530      1530      1692      1692 
dram[7]:      1674      1674      1647      1647      1530      1530      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[8]:      1674      1674      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1692      1692 
dram[9]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1467      1467      1530      1530      1638      1638 
dram[10]:      1728      1728      1647      1647      1512      1512      1440      1440      1404      1404      1431      1431      1584      1584      1638      1638 
total reads: 272160
bank skew: 1728/1386 = 1.25
chip skew: 24768/24732 = 1.00
average mf latency per bank:
dram[0]:        362       278       335       280       358       283       322       280       331       275       373       289       429       297       381       284
dram[1]:        359       278       335       278       358       282       320       282       327       275       377       288       433       297       379       283
dram[2]:        363       279       335       281       355       282       322       283       330       274       372       289       423       298       382       281
dram[3]:        360       277       337       280       357       282       321       284       329       275       381       291       432       298       375       282
dram[4]:        361       277       338       284       356       282       320       280       331       274       378       293       431       298       378       280
dram[5]:        358       277       336       280       358       285       321       280       331       276       382       292       434       297       374       281
dram[6]:        359       278       340       282       357       281       320       279       329       274       381       292       433       301       381       281
dram[7]:        355       279       337       279       354       282       322       280       329       271       384       290       431       302       383       281
dram[8]:        354       278       345       283       358       283       320       280       326       273       382       290       433       298       381       282
dram[9]:        359       279       340       280       355       284       321       280       330       272       384       292       434       300       382       280
dram[10]:        356       278       339       281       358       282       319       279       325       273       385       289       434       297       379       283
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1467634 n_nop=1142736 n_act=9939 n_pre=9923 n_req=76259 n_rd=206108 n_write=98928 bw_util=0.4157
n_activity=1040137 dram_eff=0.5865
bk0: 13612a 1334044i bk1: 13608a 1341168i bk2: 13536a 1337021i bk3: 13536a 1341115i bk4: 12952a 1345786i bk5: 12952a 1347568i bk6: 11880a 1353557i bk7: 11880a 1356387i bk8: 12096a 1354113i bk9: 12096a 1354203i bk10: 12092a 1351311i bk11: 12092a 1357039i bk12: 13244a 1340843i bk13: 13244a 1343664i bk14: 13644a 1329432i bk15: 13644a 1334537i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35634
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1467634 n_nop=1142274 n_act=10134 n_pre=10118 n_req=76277 n_rd=206180 n_write=98928 bw_util=0.4158
n_activity=1043487 dram_eff=0.5848
bk0: 13604a 1335839i bk1: 13604a 1342384i bk2: 13320a 1339173i bk3: 13320a 1342710i bk4: 13176a 1338983i bk5: 13176a 1343235i bk6: 11880a 1354315i bk7: 11880a 1356474i bk8: 12096a 1352775i bk9: 12096a 1355643i bk10: 12124a 1353314i bk11: 12124a 1357681i bk12: 13248a 1340354i bk13: 13248a 1342282i bk14: 13644a 1331233i bk15: 13640a 1335790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.344
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1467634 n_nop=1142538 n_act=9932 n_pre=9916 n_req=76312 n_rd=206248 n_write=99000 bw_util=0.416
n_activity=1039501 dram_eff=0.5873
bk0: 13824a 1331293i bk1: 13824a 1338238i bk2: 13320a 1337735i bk3: 13320a 1341761i bk4: 13176a 1342519i bk5: 13176a 1344836i bk6: 11880a 1353783i bk7: 11880a 1355700i bk8: 12096a 1352811i bk9: 12096a 1355933i bk10: 12124a 1351029i bk11: 12124a 1357286i bk12: 13248a 1340441i bk13: 13248a 1344290i bk14: 13456a 1333415i bk15: 13456a 1336007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1467634 n_nop=1142028 n_act=10261 n_pre=10245 n_req=76275 n_rd=206172 n_write=98928 bw_util=0.4158
n_activity=1041611 dram_eff=0.5858
bk0: 13824a 1332436i bk1: 13824a 1339810i bk2: 13316a 1338601i bk3: 13316a 1342844i bk4: 13176a 1340926i bk5: 13176a 1344723i bk6: 11876a 1354284i bk7: 11880a 1354491i bk8: 12096a 1351320i bk9: 12096a 1354964i bk10: 12092a 1353513i bk11: 12092a 1357637i bk12: 13248a 1337911i bk13: 13248a 1340192i bk14: 13456a 1335375i bk15: 13456a 1335621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33149
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9121a0eee0 :  mf: uid=11569036, sid27:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (4789100), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1467634 n_nop=1142541 n_act=9927 n_pre=9911 n_req=76314 n_rd=206255 n_write=99000 bw_util=0.416
n_activity=1040547 dram_eff=0.5867
bk0: 13824a 1331779i bk1: 13824a 1338496i bk2: 13316a 1339537i bk3: 13316a 1343968i bk4: 12996a 1343473i bk5: 12995a 1347108i bk6: 12096a 1350206i bk7: 12096a 1351722i bk8: 12096a 1351156i bk9: 12096a 1354139i bk10: 12092a 1352067i bk11: 12092a 1359464i bk12: 13244a 1340512i bk13: 13244a 1343872i bk14: 13464a 1332911i bk15: 13464a 1338067i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33429
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1467634 n_nop=1142352 n_act=10091 n_pre=10075 n_req=76279 n_rd=206188 n_write=98928 bw_util=0.4158
n_activity=1043317 dram_eff=0.5849
bk0: 13604a 1335934i bk1: 13608a 1342346i bk2: 13496a 1338574i bk3: 13496a 1340477i bk4: 12996a 1344131i bk5: 12996a 1345445i bk6: 12096a 1352334i bk7: 12096a 1354532i bk8: 12096a 1352006i bk9: 12096a 1353154i bk10: 12096a 1354145i bk11: 12096a 1356119i bk12: 13244a 1339961i bk13: 13244a 1342592i bk14: 13464a 1337283i bk15: 13464a 1337819i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33871
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1467634 n_nop=1142646 n_act=9984 n_pre=9968 n_req=76259 n_rd=206108 n_write=98928 bw_util=0.4157
n_activity=1040829 dram_eff=0.5861
bk0: 13608a 1335216i bk1: 13604a 1339817i bk2: 13496a 1335207i bk3: 13496a 1341522i bk4: 12956a 1343247i bk5: 12956a 1347744i bk6: 12096a 1351770i bk7: 12096a 1354046i bk8: 12096a 1351943i bk9: 12096a 1354846i bk10: 12092a 1353179i bk11: 12092a 1356902i bk12: 13028a 1341387i bk13: 13028a 1346593i bk14: 13684a 1332113i bk15: 13684a 1334273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34607
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1467634 n_nop=1142068 n_act=10127 n_pre=10111 n_req=76332 n_rd=206256 n_write=99072 bw_util=0.4161
n_activity=1041284 dram_eff=0.5864
bk0: 13604a 1335649i bk1: 13604a 1341862i bk2: 13500a 1338639i bk3: 13500a 1340636i bk4: 12956a 1343330i bk5: 12956a 1347959i bk6: 12096a 1352260i bk7: 12096a 1354735i bk8: 11952a 1352593i bk9: 11952a 1356425i bk10: 12312a 1349793i bk11: 12312a 1353089i bk12: 13024a 1340580i bk13: 13024a 1344627i bk14: 13684a 1331976i bk15: 13684a 1335077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31971
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1467634 n_nop=1142476 n_act=10073 n_pre=10057 n_req=76257 n_rd=206100 n_write=98928 bw_util=0.4157
n_activity=1042743 dram_eff=0.585
bk0: 13608a 1337441i bk1: 13604a 1341295i bk2: 13500a 1337925i bk3: 13500a 1341691i bk4: 12876a 1346035i bk5: 12876a 1349274i bk6: 12096a 1351782i bk7: 12096a 1352608i bk8: 11952a 1352295i bk9: 11952a 1354243i bk10: 12312a 1350916i bk11: 12312a 1354507i bk12: 13024a 1342143i bk13: 13024a 1345971i bk14: 13684a 1331043i bk15: 13684a 1332509i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.36475
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1467634 n_nop=1142558 n_act=10030 n_pre=10014 n_req=76258 n_rd=206104 n_write=98928 bw_util=0.4157
n_activity=1039774 dram_eff=0.5867
bk0: 13824a 1333543i bk1: 13824a 1337862i bk2: 13500a 1336924i bk3: 13500a 1339833i bk4: 12876a 1345710i bk5: 12876a 1348655i bk6: 12096a 1350710i bk7: 12096a 1352378i bk8: 11952a 1353757i bk9: 11952a 1355133i bk10: 12312a 1350677i bk11: 12312a 1354758i bk12: 13024a 1342595i bk13: 13024a 1344667i bk14: 13468a 1333548i bk15: 13468a 1339042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31809
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f9121dcfee0 :  mf: uid=11569035, sid27:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (4789098), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1467634 n_nop=1142386 n_act=9968 n_pre=9952 n_req=76332 n_rd=206256 n_write=99072 bw_util=0.4161
n_activity=1042042 dram_eff=0.586
bk0: 13824a 1333445i bk1: 13824a 1338715i bk2: 13500a 1336520i bk3: 13500a 1341556i bk4: 12880a 1346472i bk5: 12880a 1349198i bk6: 12096a 1351578i bk7: 12096a 1355332i bk8: 11952a 1354461i bk9: 11952a 1355656i bk10: 12164a 1352936i bk11: 12164a 1356664i bk12: 13244a 1339624i bk13: 13244a 1342624i bk14: 13468a 1335397i bk15: 13468a 1338290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32242

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38090, Miss = 25764, Miss_rate = 0.676, Pending_hits = 256, Reservation_fails = 2
L2_cache_bank[1]: Access = 38044, Miss = 25763, Miss_rate = 0.677, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[2]: Access = 38062, Miss = 25773, Miss_rate = 0.677, Pending_hits = 228, Reservation_fails = 0
L2_cache_bank[3]: Access = 38052, Miss = 25772, Miss_rate = 0.677, Pending_hits = 1425, Reservation_fails = 1
L2_cache_bank[4]: Access = 38070, Miss = 25781, Miss_rate = 0.677, Pending_hits = 228, Reservation_fails = 1
L2_cache_bank[5]: Access = 38061, Miss = 25781, Miss_rate = 0.677, Pending_hits = 1458, Reservation_fails = 0
L2_cache_bank[6]: Access = 38025, Miss = 25771, Miss_rate = 0.678, Pending_hits = 233, Reservation_fails = 1
L2_cache_bank[7]: Access = 38025, Miss = 25772, Miss_rate = 0.678, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[8]: Access = 38089, Miss = 25782, Miss_rate = 0.677, Pending_hits = 255, Reservation_fails = 2
L2_cache_bank[9]: Access = 38098, Miss = 25782, Miss_rate = 0.677, Pending_hits = 1457, Reservation_fails = 0
L2_cache_bank[10]: Access = 38080, Miss = 25773, Miss_rate = 0.677, Pending_hits = 265, Reservation_fails = 2
L2_cache_bank[11]: Access = 38062, Miss = 25774, Miss_rate = 0.677, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[12]: Access = 38044, Miss = 25764, Miss_rate = 0.677, Pending_hits = 235, Reservation_fails = 2
L2_cache_bank[13]: Access = 38062, Miss = 25763, Miss_rate = 0.677, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[14]: Access = 38116, Miss = 25782, Miss_rate = 0.676, Pending_hits = 225, Reservation_fails = 0
L2_cache_bank[15]: Access = 38116, Miss = 25782, Miss_rate = 0.676, Pending_hits = 1425, Reservation_fails = 0
L2_cache_bank[16]: Access = 38071, Miss = 25763, Miss_rate = 0.677, Pending_hits = 231, Reservation_fails = 1
L2_cache_bank[17]: Access = 38053, Miss = 25762, Miss_rate = 0.677, Pending_hits = 1421, Reservation_fails = 1
L2_cache_bank[18]: Access = 38053, Miss = 25763, Miss_rate = 0.677, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[19]: Access = 38071, Miss = 25763, Miss_rate = 0.677, Pending_hits = 1441, Reservation_fails = 1
L2_cache_bank[20]: Access = 38116, Miss = 25782, Miss_rate = 0.676, Pending_hits = 218, Reservation_fails = 0
L2_cache_bank[21]: Access = 38116, Miss = 25782, Miss_rate = 0.676, Pending_hits = 1418, Reservation_fails = 0
L2_total_cache_accesses = 837576
L2_total_cache_misses = 566994
L2_total_cache_miss_rate = 0.6769
L2_total_cache_pending_hits = 18407
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 251824
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 294816
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 272160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 564912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 272160
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.130

icnt_total_pkts_mem_to_simt=2690944
icnt_total_pkts_simt_to_mem=1926216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55401
	minimum = 6
	maximum = 44
Network latency average = 8.42754
	minimum = 6
	maximum = 43
Slowest packet = 1588338
Flit latency average = 6.90799
	minimum = 6
	maximum = 39
Slowest flit = 4378353
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236511
	minimum = 0.0187158 (at node 5)
	maximum = 0.0280737 (at node 0)
Accepted packet rate average = 0.0236511
	minimum = 0.0187158 (at node 5)
	maximum = 0.0280737 (at node 0)
Injected flit rate average = 0.065186
	minimum = 0.0431278 (at node 5)
	maximum = 0.0864081 (at node 42)
Accepted flit rate average= 0.065186
	minimum = 0.0600127 (at node 5)
	maximum = 0.0900191 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.22119 (18 samples)
	minimum = 6 (18 samples)
	maximum = 116.111 (18 samples)
Network latency average = 8.84043 (18 samples)
	minimum = 6 (18 samples)
	maximum = 112.778 (18 samples)
Flit latency average = 7.40378 (18 samples)
	minimum = 6 (18 samples)
	maximum = 109.111 (18 samples)
Fragmentation average = 0.0279539 (18 samples)
	minimum = 0 (18 samples)
	maximum = 67.8333 (18 samples)
Injected packet rate average = 0.0224445 (18 samples)
	minimum = 0.0177615 (18 samples)
	maximum = 0.02664 (18 samples)
Accepted packet rate average = 0.0224445 (18 samples)
	minimum = 0.0177615 (18 samples)
	maximum = 0.02664 (18 samples)
Injected flit rate average = 0.0618613 (18 samples)
	minimum = 0.0409227 (18 samples)
	maximum = 0.0820348 (18 samples)
Accepted flit rate average = 0.0618613 (18 samples)
	minimum = 0.0569602 (18 samples)
	maximum = 0.0854292 (18 samples)
Injected packet size average = 2.75619 (18 samples)
Accepted packet size average = 2.75619 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 36 min, 19 sec (2179 sec)
gpgpu_simulation_rate = 238311 (inst/sec)
gpgpu_simulation_rate = 2197 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 19: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 38836
gpu_sim_insn = 28848876
gpu_ipc =     742.8385
gpu_tot_sim_cycle = 5050087
gpu_tot_sim_insn = 548128644
gpu_tot_ipc =     108.5385
gpu_tot_issued_cta = 1216
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 10098
partiton_reqs_in_parallel = 854392
partiton_reqs_in_parallel_total    = 17329082
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.6006
partiton_reqs_in_parallel_util = 854392
partiton_reqs_in_parallel_util_total    = 17329082
gpu_sim_cycle_parition_util = 38836
gpu_tot_sim_cycle_parition_util    = 789375
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9551
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 837576
L2_BW  =     113.4987 GB/Sec
L2_BW_total  =      16.5931 GB/Sec
gpu_total_sim_rate=239986

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11005332
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 34048
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0479
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 32416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11002218
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 34048
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11005332
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
91713, 88122, 88290, 91527, 91725, 88183, 88300, 91485, 24178, 23203, 23286, 16879, 
gpgpu_n_tot_thrd_icount = 633069056
gpgpu_n_tot_w_icount = 19783408
gpgpu_n_stall_shd_mem = 128385
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 596296
gpgpu_n_mem_write_global = 287280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 14557952
gpgpu_n_store_insn = 9049320
gpgpu_n_shmem_insn = 59950472
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1089536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21376
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:583972	W0_Idle:397760	W0_Scoreboard:26218682	W1:1149120	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:7755420	W32:10878868
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4770368 {8:596296,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39070080 {136:287280,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 67306816 {40:143640,136:452656,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2298240 {8:287280,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 318 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 5050086 
mrq_lat_table:403729 	63393 	42544 	93232 	114110 	86709 	47976 	22574 	8089 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	547120 	322523 	2101 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	751141 	32799 	668 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	499755 	95063 	1502 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	60480 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1320 	192 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.892489  7.731602  8.287051  8.159754  7.521021  7.577912  8.166667  7.900515  8.738404  8.690037  7.499200  7.266667  8.552805  8.510674  7.569620  7.464633 
dram[1]:  8.254237  8.228879  7.632893  7.544267  6.725722  6.879195  9.049116  8.482505  8.306878  8.425760  7.303266  7.303266  8.334405  8.037210  7.634043  7.401650 
dram[2]:  8.328767  8.405530  8.058915  8.058915  7.470846  7.525698  8.466911  8.123457  8.610603  8.292253  7.685761  7.395276  8.442997  8.294400  7.228454  7.288276 
dram[3]:  8.106667  8.154992  7.862330  7.791604  6.944445  7.088520  8.607476  8.038394  7.633711  7.584541  7.510433  7.345369  8.202532  7.987673  7.495036  7.121294 
dram[4]:  8.590267  8.563380  8.007704  8.184252  7.398530  6.939311  8.550725  8.208695  8.219895  7.902685  8.095156  8.053356  8.175078  8.240064  7.321330  7.301105 
dram[5]:  7.971726  7.742774  8.102603  8.254291  6.987500  7.016737  8.956357  9.273085  7.733990  7.596774  7.647059  7.233385  8.413961  8.427642  7.362117  7.211460 
dram[6]:  8.683954  8.462875  8.152542  8.127496  7.172857  6.831293  8.660550  8.295255  7.942665  7.746710  7.903716  7.863865  7.920312  7.982677  7.585674  7.585674 
dram[7]:  8.092145  7.786337  8.006051  7.816839  7.340643  7.142248  9.094413  8.956357  7.206843  7.085627  7.732258  7.573460  8.503356  8.604414  7.408779  7.220588 
dram[8]:  8.491283  8.305427  8.255850  7.981900  6.995787  7.005626  8.756957  8.473968  7.814503  7.584288  7.658147  7.597465  8.095846  8.187399  7.501389  7.201334 
dram[9]:  8.094674  8.094674  8.054794  7.816839  7.931529  7.746501  8.660550  8.756957  7.389155  7.216511  8.057143  7.670400  8.227273  8.108800  7.292414  7.125337 
dram[10]:  8.510109  8.536661  8.179289  8.230171  7.016901  7.007032  9.059501  8.990477  7.657851  7.508914  7.451817  7.571429  8.524671  8.346216  7.563663  7.292414 
average row locality = 885778/112711 = 7.858842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3592      3591      3568      3568      3411      3411      3143      3143      3190      3190      3185      3185      3503      3503      3603      3603 
dram[1]:      3590      3590      3511      3511      3470      3470      3143      3143      3190      3190      3194      3194      3504      3504      3603      3602 
dram[2]:      3648      3648      3511      3511      3470      3470      3143      3143      3190      3190      3194      3194      3504      3504      3553      3553 
dram[3]:      3648      3648      3510      3510      3470      3470      3142      3143      3190      3190      3186      3186      3504      3504      3553      3553 
dram[4]:      3648      3648      3510      3510      3423      3423      3200      3200      3190      3190      3186      3186      3503      3503      3555      3555 
dram[5]:      3590      3591      3557      3557      3423      3423      3200      3200      3190      3190      3187      3187      3503      3503      3555      3555 
dram[6]:      3591      3590      3557      3557      3413      3413      3200      3200      3190      3190      3186      3186      3446      3446      3613      3613 
dram[7]:      3590      3590      3558      3558      3413      3413      3200      3200      3152      3152      3244      3244      3445      3445      3613      3613 
dram[8]:      3591      3590      3558      3558      3392      3392      3200      3200      3152      3152      3244      3244      3445      3445      3613      3613 
dram[9]:      3648      3648      3558      3558      3392      3392      3200      3200      3151      3151      3244      3244      3445      3445      3556      3556 
dram[10]:      3648      3648      3558      3558      3393      3393      3200      3200      3151      3151      3205      3205      3503      3503      3556      3556 
total reads: 598498
bank skew: 3648/3142 = 1.16
chip skew: 54430/54388 = 1.00
number of total write accesses:
dram[0]:      1767      1767      1744      1744      1598      1598      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[1]:      1767      1767      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1779      1779 
dram[2]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1502      1502      1680      1680      1731      1731 
dram[3]:      1824      1824      1687      1687      1655      1655      1463      1463      1520      1520      1493      1493      1680      1680      1731      1731 
dram[4]:      1824      1824      1687      1687      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[5]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1680      1680      1731      1731 
dram[6]:      1767      1767      1734      1734      1608      1608      1520      1520      1520      1520      1493      1493      1623      1623      1788      1788 
dram[7]:      1767      1767      1734      1734      1608      1608      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[8]:      1767      1767      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1788      1788 
dram[9]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1550      1550      1623      1623      1731      1731 
dram[10]:      1824      1824      1734      1734      1589      1589      1520      1520      1482      1482      1512      1512      1680      1680      1731      1731 
total reads: 287280
bank skew: 1824/1463 = 1.25
chip skew: 26144/26106 = 1.00
average mf latency per bank:
dram[0]:        355       275       329       277       351       280       316       276       325       272       365       285       417       293       372       281
dram[1]:        351       275       330       275       352       280       315       279       321       272       369       284       421       293       370       279
dram[2]:        356       276       330       278       349       280       317       279       324       271       364       285       412       293       373       278
dram[3]:        352       274       331       277       351       279       315       280       323       272       372       287       420       293       367       279
dram[4]:        353       274       332       280       349       279       314       277       325       271       369       289       419       293       370       277
dram[5]:        351       274       330       277       351       282       315       277       325       273       373       287       422       292       366       278
dram[6]:        352       275       334       279       350       278       315       275       323       271       372       288       421       296       372       277
dram[7]:        348       276       331       276       348       279       316       277       324       268       375       286       419       297       374       277
dram[8]:        347       275       339       280       351       280       315       276       321       270       374       286       421       294       373       278
dram[9]:        352       275       334       277       348       281       316       276       324       269       375       288       422       296       373       276
dram[10]:        349       275       334       278       351       279       314       276       320       270       376       285       422       293       371       279
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539745 n_nop=1197507 n_act=10137 n_pre=10121 n_req=80495 n_rd=217556 n_write=104424 bw_util=0.4182
n_activity=1096102 dram_eff=0.5875
bk0: 14368a 1399477i bk1: 14364a 1407248i bk2: 14272a 1402765i bk3: 14272a 1407278i bk4: 13644a 1412209i bk5: 13644a 1414137i bk6: 12572a 1420052i bk7: 12572a 1423182i bk8: 12760a 1420579i bk9: 12760a 1420997i bk10: 12740a 1418039i bk11: 12740a 1423755i bk12: 14012a 1406394i bk13: 14012a 1409070i bk14: 14412a 1394573i bk15: 14412a 1399695i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34022
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539745 n_nop=1197021 n_act=10340 n_pre=10324 n_req=80515 n_rd=217636 n_write=104424 bw_util=0.4183
n_activity=1099507 dram_eff=0.5858
bk0: 14360a 1401483i bk1: 14360a 1408495i bk2: 14044a 1405229i bk3: 14044a 1408764i bk4: 13880a 1405241i bk5: 13880a 1410027i bk6: 12572a 1420897i bk7: 12572a 1423129i bk8: 12760a 1419419i bk9: 12760a 1421941i bk10: 12776a 1419878i bk11: 12776a 1424508i bk12: 14016a 1406009i bk13: 14016a 1407813i bk14: 14412a 1396512i bk15: 14408a 1400846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32312
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0xc03ef480, atomic=0 1 entries : 0x7f91223e82e0 :  mf: uid=12211678, sid09:w10, part=2, addr=0xc03ef480, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (5050086), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539745 n_nop=1197297 n_act=10132 n_pre=10116 n_req=80550 n_rd=217704 n_write=104496 bw_util=0.4185
n_activity=1095497 dram_eff=0.5882
bk0: 14592a 1396580i bk1: 14592a 1404038i bk2: 14044a 1403469i bk3: 14044a 1407961i bk4: 13880a 1408951i bk5: 13880a 1411096i bk6: 12572a 1420301i bk7: 12572a 1422154i bk8: 12760a 1419258i bk9: 12760a 1422944i bk10: 12776a 1417678i bk11: 12776a 1424008i bk12: 14016a 1405850i bk13: 14016a 1409924i bk14: 14212a 1398766i bk15: 14212a 1401471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31552
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539745 n_nop=1196771 n_act=10469 n_pre=10453 n_req=80513 n_rd=217628 n_write=104424 bw_util=0.4183
n_activity=1097399 dram_eff=0.5869
bk0: 14592a 1397784i bk1: 14592a 1405723i bk2: 14040a 1404630i bk3: 14040a 1408795i bk4: 13880a 1407166i bk5: 13880a 1411146i bk6: 12568a 1420586i bk7: 12572a 1420964i bk8: 12760a 1417872i bk9: 12760a 1421598i bk10: 12744a 1420519i bk11: 12744a 1424546i bk12: 14016a 1403119i bk13: 14016a 1405450i bk14: 14212a 1400692i bk15: 14212a 1401201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3123
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc03ef680, atomic=0 1 entries : 0x7f9122508490 :  mf: uid=12211679, sid09:w11, part=4, addr=0xc03ef680, load , size=128, unknown  status = IN_PARTITION_DRAM (5050083), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539745 n_nop=1197279 n_act=10129 n_pre=10113 n_req=80556 n_rd=217720 n_write=104504 bw_util=0.4185
n_activity=1096709 dram_eff=0.5876
bk0: 14592a 1396940i bk1: 14592a 1403915i bk2: 14040a 1405451i bk3: 14040a 1410215i bk4: 13692a 1410000i bk5: 13692a 1413813i bk6: 12800a 1416753i bk7: 12800a 1418192i bk8: 12760a 1417601i bk9: 12760a 1420804i bk10: 12744a 1418668i bk11: 12744a 1426183i bk12: 14012a 1405880i bk13: 14012a 1409841i bk14: 14220a 1398485i bk15: 14220a 1403614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31129
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539745 n_nop=1197091 n_act=10301 n_pre=10285 n_req=80517 n_rd=217644 n_write=104424 bw_util=0.4183
n_activity=1099111 dram_eff=0.5861
bk0: 14360a 1401474i bk1: 14364a 1408296i bk2: 14228a 1404316i bk3: 14228a 1406392i bk4: 13692a 1410642i bk5: 13692a 1411831i bk6: 12800a 1418850i bk7: 12800a 1421016i bk8: 12760a 1418229i bk9: 12760a 1419438i bk10: 12748a 1420761i bk11: 12748a 1422911i bk12: 14012a 1405354i bk13: 14012a 1408259i bk14: 14220a 1402884i bk15: 14220a 1403377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32273
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539745 n_nop=1197401 n_act=10186 n_pre=10170 n_req=80497 n_rd=217564 n_write=104424 bw_util=0.4182
n_activity=1096719 dram_eff=0.5872
bk0: 14364a 1400755i bk1: 14360a 1405729i bk2: 14228a 1400895i bk3: 14228a 1407686i bk4: 13652a 1409432i bk5: 13652a 1414274i bk6: 12800a 1418252i bk7: 12800a 1420598i bk8: 12760a 1418220i bk9: 12760a 1421402i bk10: 12744a 1419348i bk11: 12744a 1424052i bk12: 13784a 1406687i bk13: 13784a 1412834i bk14: 14452a 1397152i bk15: 14452a 1399757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33019
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539745 n_nop=1196799 n_act=10333 n_pre=10317 n_req=80574 n_rd=217720 n_write=104576 bw_util=0.4186
n_activity=1097022 dram_eff=0.5876
bk0: 14360a 1400958i bk1: 14360a 1407991i bk2: 14232a 1404541i bk3: 14232a 1406819i bk4: 13652a 1409874i bk5: 13652a 1414845i bk6: 12800a 1418516i bk7: 12800a 1421375i bk8: 12608a 1418835i bk9: 12608a 1422906i bk10: 12976a 1416208i bk11: 12976a 1419560i bk12: 13780a 1405882i bk13: 13780a 1410032i bk14: 14452a 1397149i bk15: 14452a 1400389i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2992
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539745 n_nop=1197231 n_act=10275 n_pre=10259 n_req=80495 n_rd=217556 n_write=104424 bw_util=0.4182
n_activity=1098476 dram_eff=0.5862
bk0: 14364a 1402852i bk1: 14360a 1407157i bk2: 14232a 1403871i bk3: 14232a 1407709i bk4: 13568a 1412149i bk5: 13568a 1415842i bk6: 12800a 1417692i bk7: 12800a 1418714i bk8: 12608a 1418585i bk9: 12608a 1420527i bk10: 12976a 1417399i bk11: 12976a 1420814i bk12: 13780a 1407335i bk13: 13780a 1411585i bk14: 14452a 1396101i bk15: 14452a 1397812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34909
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9122340170 :  mf: uid=12211680, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (5050086), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539745 n_nop=1197311 n_act=10238 n_pre=10222 n_req=80494 n_rd=217550 n_write=104424 bw_util=0.4182
n_activity=1095514 dram_eff=0.5878
bk0: 14592a 1398888i bk1: 14592a 1403767i bk2: 14232a 1402730i bk3: 14230a 1405947i bk4: 13568a 1412242i bk5: 13568a 1415516i bk6: 12800a 1416930i bk7: 12800a 1418940i bk8: 12604a 1420120i bk9: 12604a 1421814i bk10: 12976a 1416905i bk11: 12976a 1421541i bk12: 13780a 1408123i bk13: 13780a 1410015i bk14: 14224a 1398824i bk15: 14224a 1404641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29793
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1539745 n_nop=1197129 n_act=10172 n_pre=10156 n_req=80572 n_rd=217712 n_write=104576 bw_util=0.4186
n_activity=1097813 dram_eff=0.5871
bk0: 14592a 1398937i bk1: 14592a 1404515i bk2: 14232a 1402557i bk3: 14232a 1407433i bk4: 13572a 1412926i bk5: 13572a 1415741i bk6: 12800a 1418073i bk7: 12800a 1422029i bk8: 12604a 1421091i bk9: 12604a 1422311i bk10: 12820a 1419394i bk11: 12820a 1423373i bk12: 14012a 1404487i bk13: 14012a 1407926i bk14: 14224a 1400576i bk15: 14224a 1403777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30439

========= L2 cache stats =========
L2_cache_bank[0]: Access = 40203, Miss = 27195, Miss_rate = 0.676, Pending_hits = 259, Reservation_fails = 2
L2_cache_bank[1]: Access = 40156, Miss = 27194, Miss_rate = 0.677, Pending_hits = 1435, Reservation_fails = 0
L2_cache_bank[2]: Access = 40175, Miss = 27205, Miss_rate = 0.677, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[3]: Access = 40166, Miss = 27204, Miss_rate = 0.677, Pending_hits = 1429, Reservation_fails = 1
L2_cache_bank[4]: Access = 40185, Miss = 27213, Miss_rate = 0.677, Pending_hits = 232, Reservation_fails = 1
L2_cache_bank[5]: Access = 40176, Miss = 27213, Miss_rate = 0.677, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[6]: Access = 40138, Miss = 27203, Miss_rate = 0.678, Pending_hits = 237, Reservation_fails = 1
L2_cache_bank[7]: Access = 40137, Miss = 27204, Miss_rate = 0.678, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[8]: Access = 40203, Miss = 27215, Miss_rate = 0.677, Pending_hits = 259, Reservation_fails = 2
L2_cache_bank[9]: Access = 40213, Miss = 27215, Miss_rate = 0.677, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[10]: Access = 40194, Miss = 27205, Miss_rate = 0.677, Pending_hits = 269, Reservation_fails = 2
L2_cache_bank[11]: Access = 40175, Miss = 27206, Miss_rate = 0.677, Pending_hits = 1454, Reservation_fails = 0
L2_cache_bank[12]: Access = 40156, Miss = 27196, Miss_rate = 0.677, Pending_hits = 239, Reservation_fails = 2
L2_cache_bank[13]: Access = 40175, Miss = 27195, Miss_rate = 0.677, Pending_hits = 1440, Reservation_fails = 0
L2_cache_bank[14]: Access = 40232, Miss = 27215, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[15]: Access = 40232, Miss = 27215, Miss_rate = 0.676, Pending_hits = 1429, Reservation_fails = 0
L2_cache_bank[16]: Access = 40185, Miss = 27195, Miss_rate = 0.677, Pending_hits = 234, Reservation_fails = 1
L2_cache_bank[17]: Access = 40166, Miss = 27194, Miss_rate = 0.677, Pending_hits = 1424, Reservation_fails = 1
L2_cache_bank[18]: Access = 40165, Miss = 27194, Miss_rate = 0.677, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[19]: Access = 40184, Miss = 27194, Miss_rate = 0.677, Pending_hits = 1445, Reservation_fails = 1
L2_cache_bank[20]: Access = 40232, Miss = 27214, Miss_rate = 0.676, Pending_hits = 222, Reservation_fails = 0
L2_cache_bank[21]: Access = 40232, Miss = 27214, Miss_rate = 0.676, Pending_hits = 1422, Reservation_fails = 0
L2_total_cache_accesses = 884080
L2_total_cache_misses = 598498
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 18492
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 266739
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 311200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 287280
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 596296
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 287280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.131

icnt_total_pkts_mem_to_simt=2840304
icnt_total_pkts_simt_to_mem=2033200
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59167
	minimum = 6
	maximum = 50
Network latency average = 8.46499
	minimum = 6
	maximum = 50
Slowest packet = 1677022
Flit latency average = 6.94515
	minimum = 6
	maximum = 46
Slowest flit = 4622414
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239495
	minimum = 0.018952 (at node 0)
	maximum = 0.028428 (at node 7)
Accepted packet rate average = 0.0239495
	minimum = 0.018952 (at node 0)
	maximum = 0.028428 (at node 7)
Injected flit rate average = 0.0660085
	minimum = 0.0436719 (at node 0)
	maximum = 0.0874984 (at node 42)
Accepted flit rate average= 0.0660085
	minimum = 0.0607699 (at node 0)
	maximum = 0.0911549 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.18806 (19 samples)
	minimum = 6 (19 samples)
	maximum = 112.632 (19 samples)
Network latency average = 8.82067 (19 samples)
	minimum = 6 (19 samples)
	maximum = 109.474 (19 samples)
Flit latency average = 7.37964 (19 samples)
	minimum = 6 (19 samples)
	maximum = 105.789 (19 samples)
Fragmentation average = 0.0264826 (19 samples)
	minimum = 0 (19 samples)
	maximum = 64.2632 (19 samples)
Injected packet rate average = 0.0225237 (19 samples)
	minimum = 0.0178241 (19 samples)
	maximum = 0.0267341 (19 samples)
Accepted packet rate average = 0.0225237 (19 samples)
	minimum = 0.0178241 (19 samples)
	maximum = 0.0267341 (19 samples)
Injected flit rate average = 0.0620795 (19 samples)
	minimum = 0.0410674 (19 samples)
	maximum = 0.0823224 (19 samples)
Accepted flit rate average = 0.0620795 (19 samples)
	minimum = 0.0571607 (19 samples)
	maximum = 0.0857306 (19 samples)
Injected packet size average = 2.75619 (19 samples)
Accepted packet size average = 2.75619 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 38 min, 4 sec (2284 sec)
gpgpu_simulation_rate = 239986 (inst/sec)
gpgpu_simulation_rate = 2211 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 20: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 20 
gpu_sim_cycle = 39178
gpu_sim_insn = 28848876
gpu_ipc =     736.3540
gpu_tot_sim_cycle = 5311415
gpu_tot_sim_insn = 576977520
gpu_tot_ipc =     108.6297
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 10663
partiton_reqs_in_parallel = 861916
partiton_reqs_in_parallel_total    = 18183474
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5857
partiton_reqs_in_parallel_util = 861916
partiton_reqs_in_parallel_util_total    = 18183474
gpu_sim_cycle_parition_util = 39178
gpu_tot_sim_cycle_parition_util    = 828211
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9571
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 884080
L2_BW  =     112.5079 GB/Sec
L2_BW_total  =      16.6066 GB/Sec
gpu_total_sim_rate=241413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 11584560
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 35840
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0455
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 11581446
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 35840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 11584560
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
96540, 92765, 92937, 96348, 96552, 92828, 92947, 96303, 24178, 23203, 23286, 16879, 
gpgpu_n_tot_thrd_icount = 666388480
gpgpu_n_tot_w_icount = 20824640
gpgpu_n_stall_shd_mem = 128412
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 627680
gpgpu_n_mem_write_global = 302400
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 15324160
gpgpu_n_store_insn = 9525600
gpgpu_n_shmem_insn = 63105760
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1146880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21403
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:613632	W0_Idle:413270	W0_Scoreboard:27360876	W1:1209600	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8163600	W32:11451440
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5021440 {8:627680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41126400 {136:302400,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70849280 {40:151200,136:476480,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2419200 {8:302400,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 314 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 5311414 
mrq_lat_table:422346 	65780 	44545 	98814 	121201 	92462 	51451 	24257 	8124 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	575364 	340757 	2127 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25 	795440 	34987 	684 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	526174 	99964 	1566 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	75600 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1396 	194 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.716826  7.509987  8.080808  8.011445  7.344444  7.313970  7.882736  7.719298  8.507719  8.493151  7.393713  7.137283  8.458787  8.367692  7.398693  7.322122 
dram[1]:  8.090387  8.090387  7.455782  7.395411  6.565534  6.720497  8.913444  8.330464  8.091354  8.198347  7.129683  7.150289  8.131539  7.816092  7.536618  7.264441 
dram[2]:  8.170213  8.193457  8.000000  7.953556  7.194149  7.261745  8.231293  8.000000  8.308208  8.051948  7.565749  7.255132  8.229955  8.095238  7.062262  7.134788 
dram[3]:  7.988904  7.988904  7.727786  7.706048  6.712159  6.839444  8.564602  7.973641  7.458647  7.436282  7.356717  7.185131  7.988253  7.771429  7.342140  6.982412 
dram[4]:  8.408759  8.384279  7.883453  7.998540  7.117962  6.730038  8.350168  8.065041  8.038898  7.750000  7.911717  7.873802  7.986784  8.069733  7.128205  7.146530 
dram[5]:  7.788674  7.520000  7.981402  8.120815  6.790281  6.798975  8.778761  9.100918  7.526556  7.425150  7.526718  7.083333  8.253414  8.216012  7.220779  7.029077 
dram[6]:  8.637060  8.304860  7.981402  7.913475  6.954068  6.716096  8.478633  8.091354  7.860539  7.654321  7.762205  7.725705  7.675324  7.799120  7.358809  7.358809 
dram[7]:  7.853760  7.558981  7.782427  7.591837  7.160811  6.963206  8.809947  8.778761  7.062229  6.991404  7.593985  7.470414  8.401264  8.468153  7.200253  7.048387 
dram[8]:  8.380386  8.160637  8.005739  7.760779  6.791990  6.783226  8.626087  8.308208  7.709321  7.496160  7.481482  7.426471  7.949178  8.009036  7.283333  6.996305 
dram[9]:  7.847412  7.783784  7.804196  7.591837  7.708211  7.520744  8.364249  8.537005  7.251114  7.113703  7.866044  7.537313  8.168971  7.984985  7.048162  6.968672 
dram[10]:  8.359941  8.335745  7.937411  8.028777  6.828571  6.767053  8.872988  8.809947  7.542504  7.360483  7.264620  7.416418  8.329249  8.117910  7.404794  7.048162 
average row locality = 932402/121399 = 7.680475
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3781      3780      3760      3760      3598      3598      3300      3300      3360      3360      3359      3359      3679      3679      3790      3790 
dram[1]:      3779      3779      3700      3700      3660      3660      3300      3300      3360      3360      3368      3368      3680      3680      3790      3789 
dram[2]:      3840      3840      3700      3700      3660      3660      3300      3300      3360      3360      3368      3368      3680      3680      3738      3738 
dram[3]:      3840      3840      3699      3699      3660      3660      3299      3300      3360      3360      3359      3359      3680      3680      3738      3738 
dram[4]:      3840      3840      3699      3699      3610      3610      3360      3360      3360      3360      3359      3359      3679      3679      3740      3740 
dram[5]:      3779      3780      3749      3749      3610      3610      3360      3360      3360      3360      3360      3360      3679      3679      3740      3740 
dram[6]:      3780      3779      3749      3749      3599      3599      3360      3360      3360      3360      3359      3359      3619      3619      3801      3801 
dram[7]:      3779      3779      3750      3750      3599      3599      3360      3360      3320      3320      3420      3420      3618      3618      3801      3801 
dram[8]:      3780      3779      3750      3750      3577      3577      3360      3360      3320      3320      3420      3420      3618      3618      3801      3801 
dram[9]:      3840      3840      3750      3750      3577      3577      3360      3360      3320      3320      3420      3420      3618      3618      3741      3741 
dram[10]:      3840      3840      3750      3750      3578      3578      3360      3360      3320      3320      3379      3379      3679      3679      3741      3741 
total reads: 630002
bank skew: 3840/3299 = 1.16
chip skew: 57294/57251 = 1.00
number of total write accesses:
dram[0]:      1860      1860      1840      1840      1690      1690      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[1]:      1860      1860      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1870      1870 
dram[2]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1580      1580      1760      1760      1820      1820 
dram[3]:      1920      1920      1780      1780      1750      1750      1540      1540      1600      1600      1570      1570      1760      1760      1820      1820 
dram[4]:      1920      1920      1780      1780      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[5]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1760      1760      1820      1820 
dram[6]:      1860      1860      1830      1830      1700      1700      1600      1600      1600      1600      1570      1570      1700      1700      1880      1880 
dram[7]:      1860      1860      1830      1830      1700      1700      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[8]:      1860      1860      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1880      1880 
dram[9]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1630      1630      1700      1700      1820      1820 
dram[10]:      1920      1920      1830      1830      1680      1680      1600      1600      1560      1560      1590      1590      1760      1760      1820      1820 
total reads: 302400
bank skew: 1920/1540 = 1.25
chip skew: 27520/27480 = 1.00
average mf latency per bank:
dram[0]:        348       273       324       274       344       276       312       274       320       270       358       282       409       290       365       278
dram[1]:        345       273       324       272       345       276       311       276       317       269       361       281       413       290       363       277
dram[2]:        350       273       324       276       342       276       312       276       319       268       357       282       404       290       366       275
dram[3]:        346       272       325       274       344       276       311       278       318       270       365       283       411       290       360       276
dram[4]:        347       272       327       277       342       276       310       274       320       269       362       286       410       290       363       274
dram[5]:        344       271       325       274       344       278       311       274       320       270       366       284       413       290       359       275
dram[6]:        346       272       329       276       343       274       310       273       319       269       365       285       412       293       365       275
dram[7]:        342       273       326       273       341       276       312       274       319       265       368       283       410       294       366       275
dram[8]:        341       272       333       277       344       276       311       274       316       268       366       283       412       291       366       276
dram[9]:        346       273       329       274       342       277       311       274       320       266       368       285       413       293       366       274
dram[10]:        343       272       328       275       344       275       310       273       315       268       369       282       413       290       364       277
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1612491 n_nop=1251741 n_act=10917 n_pre=10901 n_req=84733 n_rd=229012 n_write=109920 bw_util=0.4204
n_activity=1155185 dram_eff=0.5868
bk0: 15124a 1464813i bk1: 15120a 1473001i bk2: 15040a 1467894i bk3: 15040a 1473098i bk4: 14392a 1477990i bk5: 14392a 1479685i bk6: 13200a 1486340i bk7: 13200a 1489958i bk8: 13440a 1486609i bk9: 13440a 1487508i bk10: 13436a 1484032i bk11: 13436a 1490511i bk12: 14716a 1472678i bk13: 14716a 1475233i bk14: 15160a 1459836i bk15: 15160a 1465154i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35143
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1612491 n_nop=1251251 n_act=11122 n_pre=11106 n_req=84753 n_rd=229092 n_write=109920 bw_util=0.4205
n_activity=1158593 dram_eff=0.5852
bk0: 15116a 1466550i bk1: 15116a 1474267i bk2: 14800a 1470287i bk3: 14800a 1474237i bk4: 14640a 1470203i bk5: 14640a 1475413i bk6: 13200a 1487517i bk7: 13200a 1489915i bk8: 13440a 1485420i bk9: 13440a 1488357i bk10: 13472a 1486189i bk11: 13472a 1490769i bk12: 14720a 1472279i bk13: 14720a 1473811i bk14: 15160a 1461806i bk15: 15156a 1466266i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33631
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1612491 n_nop=1251499 n_act=10920 n_pre=10904 n_req=84792 n_rd=229168 n_write=110000 bw_util=0.4207
n_activity=1154451 dram_eff=0.5876
bk0: 15360a 1461570i bk1: 15360a 1469464i bk2: 14800a 1468893i bk3: 14800a 1473871i bk4: 14640a 1474111i bk5: 14640a 1476382i bk6: 13200a 1486701i bk7: 13200a 1488966i bk8: 13440a 1485603i bk9: 13440a 1489482i bk10: 13472a 1484089i bk11: 13472a 1489940i bk12: 14720a 1471793i bk13: 14720a 1476023i bk14: 14952a 1464046i bk15: 14952a 1466976i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32479
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1612491 n_nop=1250997 n_act=11253 n_pre=11237 n_req=84751 n_rd=229084 n_write=109920 bw_util=0.4205
n_activity=1156011 dram_eff=0.5865
bk0: 15360a 1463052i bk1: 15360a 1471477i bk2: 14796a 1469788i bk3: 14796a 1474837i bk4: 14640a 1472374i bk5: 14640a 1476568i bk6: 13196a 1487127i bk7: 13200a 1487457i bk8: 13440a 1484034i bk9: 13440a 1487841i bk10: 13436a 1486911i bk11: 13436a 1491130i bk12: 14720a 1468410i bk13: 14720a 1471230i bk14: 14952a 1466222i bk15: 14952a 1466780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32276
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9122b9e380 :  mf: uid=12854323, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5311412), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1612491 n_nop=1251501 n_act=10915 n_pre=10899 n_req=84794 n_rd=229176 n_write=110000 bw_util=0.4207
n_activity=1155385 dram_eff=0.5871
bk0: 15360a 1461986i bk1: 15360a 1469341i bk2: 14796a 1470954i bk3: 14796a 1476082i bk4: 14440a 1475276i bk5: 14440a 1479321i bk6: 13440a 1483134i bk7: 13440a 1484661i bk8: 13440a 1484134i bk9: 13440a 1487241i bk10: 13436a 1484909i bk11: 13436a 1492715i bk12: 14716a 1471743i bk13: 14716a 1475988i bk14: 14960a 1463925i bk15: 14960a 1468986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32198
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1612491 n_nop=1251301 n_act=11093 n_pre=11077 n_req=84755 n_rd=229100 n_write=109920 bw_util=0.4205
n_activity=1157965 dram_eff=0.5855
bk0: 15116a 1466772i bk1: 15120a 1473700i bk2: 14996a 1469441i bk3: 14996a 1471577i bk4: 14440a 1475660i bk5: 14440a 1477247i bk6: 13440a 1485057i bk7: 13440a 1487597i bk8: 13440a 1484326i bk9: 13440a 1485804i bk10: 13440a 1487383i bk11: 13440a 1489617i bk12: 14716a 1471634i bk13: 14716a 1474439i bk14: 14960a 1468153i bk15: 14960a 1468594i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33356
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1612491 n_nop=1251663 n_act=10956 n_pre=10940 n_req=84733 n_rd=229012 n_write=109920 bw_util=0.4204
n_activity=1155318 dram_eff=0.5867
bk0: 15120a 1465907i bk1: 15116a 1471759i bk2: 14996a 1466221i bk3: 14996a 1473250i bk4: 14396a 1475038i bk5: 14396a 1479975i bk6: 13440a 1484660i bk7: 13440a 1487088i bk8: 13440a 1484487i bk9: 13440a 1488126i bk10: 13436a 1485612i bk11: 13436a 1490315i bk12: 14476a 1472749i bk13: 14476a 1478771i bk14: 15204a 1462325i bk15: 15204a 1464869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3393
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1612491 n_nop=1250989 n_act=11131 n_pre=11115 n_req=84814 n_rd=229176 n_write=110080 bw_util=0.4208
n_activity=1155677 dram_eff=0.5871
bk0: 15116a 1466188i bk1: 15116a 1473621i bk2: 15000a 1469292i bk3: 15000a 1472248i bk4: 14396a 1475309i bk5: 14396a 1480668i bk6: 13440a 1484715i bk7: 13440a 1487841i bk8: 13280a 1484745i bk9: 13280a 1489442i bk10: 13680a 1482708i bk11: 13680a 1486199i bk12: 14472a 1471995i bk13: 14472a 1476302i bk14: 15204a 1462490i bk15: 15204a 1465627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31313
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9122b4da60 :  mf: uid=12854324, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (5311414), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1612491 n_nop=1251454 n_act=11065 n_pre=11049 n_req=84731 n_rd=229003 n_write=109920 bw_util=0.4204
n_activity=1157258 dram_eff=0.5857
bk0: 15120a 1467848i bk1: 15116a 1473195i bk2: 15000a 1469411i bk3: 15000a 1473088i bk4: 14308a 1477686i bk5: 14307a 1481706i bk6: 13440a 1483812i bk7: 13440a 1485490i bk8: 13280a 1484967i bk9: 13280a 1486844i bk10: 13680a 1483662i bk11: 13680a 1486947i bk12: 14472a 1473691i bk13: 14472a 1478208i bk14: 15204a 1461251i bk15: 15204a 1463135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.35937
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1612491 n_nop=1251471 n_act=11054 n_pre=11038 n_req=84732 n_rd=229008 n_write=109920 bw_util=0.4204
n_activity=1154334 dram_eff=0.5872
bk0: 15360a 1463596i bk1: 15360a 1468807i bk2: 15000a 1467653i bk3: 15000a 1471437i bk4: 14308a 1477769i bk5: 14308a 1481576i bk6: 13440a 1483252i bk7: 13440a 1485832i bk8: 13280a 1486298i bk9: 13280a 1488602i bk10: 13680a 1483148i bk11: 13680a 1488054i bk12: 14472a 1474340i bk13: 14472a 1476621i bk14: 14964a 1463985i bk15: 14964a 1470323i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31253
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f9122b96120 :  mf: uid=12854322, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (5311409), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1612491 n_nop=1251303 n_act=10974 n_pre=10958 n_req=84814 n_rd=229176 n_write=110080 bw_util=0.4208
n_activity=1156479 dram_eff=0.5867
bk0: 15360a 1464240i bk1: 15360a 1470251i bk2: 15000a 1467923i bk3: 15000a 1473058i bk4: 14312a 1478418i bk5: 14312a 1481154i bk6: 13440a 1484569i bk7: 13440a 1488700i bk8: 13280a 1487437i bk9: 13280a 1488510i bk10: 13516a 1485609i bk11: 13516a 1489493i bk12: 14716a 1470408i bk13: 14716a 1474259i bk14: 14964a 1466148i bk15: 14964a 1469072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31363

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42316, Miss = 28627, Miss_rate = 0.677, Pending_hits = 265, Reservation_fails = 2
L2_cache_bank[1]: Access = 42268, Miss = 28626, Miss_rate = 0.677, Pending_hits = 1444, Reservation_fails = 0
L2_cache_bank[2]: Access = 42288, Miss = 28637, Miss_rate = 0.677, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[3]: Access = 42280, Miss = 28636, Miss_rate = 0.677, Pending_hits = 1435, Reservation_fails = 1
L2_cache_bank[4]: Access = 42300, Miss = 28646, Miss_rate = 0.677, Pending_hits = 239, Reservation_fails = 1
L2_cache_bank[5]: Access = 42290, Miss = 28646, Miss_rate = 0.677, Pending_hits = 1471, Reservation_fails = 0
L2_cache_bank[6]: Access = 42250, Miss = 28635, Miss_rate = 0.678, Pending_hits = 243, Reservation_fails = 1
L2_cache_bank[7]: Access = 42250, Miss = 28636, Miss_rate = 0.678, Pending_hits = 1447, Reservation_fails = 0
L2_cache_bank[8]: Access = 42318, Miss = 28647, Miss_rate = 0.677, Pending_hits = 264, Reservation_fails = 2
L2_cache_bank[9]: Access = 42328, Miss = 28647, Miss_rate = 0.677, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[10]: Access = 42308, Miss = 28637, Miss_rate = 0.677, Pending_hits = 276, Reservation_fails = 2
L2_cache_bank[11]: Access = 42288, Miss = 28638, Miss_rate = 0.677, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[12]: Access = 42268, Miss = 28627, Miss_rate = 0.677, Pending_hits = 245, Reservation_fails = 2
L2_cache_bank[13]: Access = 42288, Miss = 28626, Miss_rate = 0.677, Pending_hits = 1447, Reservation_fails = 0
L2_cache_bank[14]: Access = 42348, Miss = 28647, Miss_rate = 0.676, Pending_hits = 235, Reservation_fails = 0
L2_cache_bank[15]: Access = 42348, Miss = 28647, Miss_rate = 0.676, Pending_hits = 1437, Reservation_fails = 0
L2_cache_bank[16]: Access = 42298, Miss = 28626, Miss_rate = 0.677, Pending_hits = 241, Reservation_fails = 1
L2_cache_bank[17]: Access = 42278, Miss = 28625, Miss_rate = 0.677, Pending_hits = 1432, Reservation_fails = 1
L2_cache_bank[18]: Access = 42278, Miss = 28626, Miss_rate = 0.677, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[19]: Access = 42298, Miss = 28626, Miss_rate = 0.677, Pending_hits = 1451, Reservation_fails = 1
L2_cache_bank[20]: Access = 42348, Miss = 28647, Miss_rate = 0.676, Pending_hits = 229, Reservation_fails = 0
L2_cache_bank[21]: Access = 42348, Miss = 28647, Miss_rate = 0.676, Pending_hits = 1429, Reservation_fails = 0
L2_total_cache_accesses = 930584
L2_total_cache_misses = 630002
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 18641
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 281590
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 327584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 302400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 627680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 302400
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.132

icnt_total_pkts_mem_to_simt=2989664
icnt_total_pkts_simt_to_mem=2140184
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55216
	minimum = 6
	maximum = 44
Network latency average = 8.41924
	minimum = 6
	maximum = 44
Slowest packet = 1801052
Flit latency average = 6.88792
	minimum = 6
	maximum = 40
Slowest flit = 4964302
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237405
	minimum = 0.0187865 (at node 0)
	maximum = 0.0281798 (at node 15)
Accepted packet rate average = 0.0237405
	minimum = 0.0187865 (at node 0)
	maximum = 0.0281798 (at node 15)
Injected flit rate average = 0.0654323
	minimum = 0.0432907 (at node 0)
	maximum = 0.0867346 (at node 42)
Accepted flit rate average= 0.0654323
	minimum = 0.0602394 (at node 0)
	maximum = 0.0903591 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.15626 (20 samples)
	minimum = 6 (20 samples)
	maximum = 109.2 (20 samples)
Network latency average = 8.8006 (20 samples)
	minimum = 6 (20 samples)
	maximum = 106.2 (20 samples)
Flit latency average = 7.35506 (20 samples)
	minimum = 6 (20 samples)
	maximum = 102.5 (20 samples)
Fragmentation average = 0.0251585 (20 samples)
	minimum = 0 (20 samples)
	maximum = 61.05 (20 samples)
Injected packet rate average = 0.0225845 (20 samples)
	minimum = 0.0178723 (20 samples)
	maximum = 0.0268064 (20 samples)
Accepted packet rate average = 0.0225845 (20 samples)
	minimum = 0.0178723 (20 samples)
	maximum = 0.0268064 (20 samples)
Injected flit rate average = 0.0622472 (20 samples)
	minimum = 0.0411786 (20 samples)
	maximum = 0.082543 (20 samples)
Accepted flit rate average = 0.0622472 (20 samples)
	minimum = 0.0573147 (20 samples)
	maximum = 0.085962 (20 samples)
Injected packet size average = 2.75619 (20 samples)
Accepted packet size average = 2.75619 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 39 min, 50 sec (2390 sec)
gpgpu_simulation_rate = 241413 (inst/sec)
gpgpu_simulation_rate = 2222 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 21: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 21 
gpu_sim_cycle = 38839
gpu_sim_insn = 28848876
gpu_ipc =     742.7811
gpu_tot_sim_cycle = 5572404
gpu_tot_sim_insn = 605826396
gpu_tot_ipc =     108.7190
gpu_tot_issued_cta = 1344
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 11242
partiton_reqs_in_parallel = 854458
partiton_reqs_in_parallel_total    = 19045390
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5711
partiton_reqs_in_parallel_util = 854458
partiton_reqs_in_parallel_util_total    = 19045390
gpu_sim_cycle_parition_util = 38839
gpu_tot_sim_cycle_parition_util    = 867389
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9590
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 930584
L2_BW  =     113.4899 GB/Sec
L2_BW_total  =      16.6198 GB/Sec
gpu_total_sim_rate=242816

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12163788
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0003
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 37632
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0434
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 36000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12160674
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 37632
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12163788
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
101367, 97395, 97584, 101157, 101385, 97466, 97597, 101132, 29018, 27841, 27945, 18077, 
gpgpu_n_tot_thrd_icount = 699707904
gpgpu_n_tot_w_icount = 21865872
gpgpu_n_stall_shd_mem = 128450
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 659064
gpgpu_n_mem_write_global = 317520
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16090368
gpgpu_n_store_insn = 10001880
gpgpu_n_shmem_insn = 66261048
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1204224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21441
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:644066	W0_Idle:428688	W0_Scoreboard:28486163	W1:1270080	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8571780	W32:12024012
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5272512 {8:659064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43182720 {136:317520,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 74391744 {40:158760,136:500304,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540160 {8:317520,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 309 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 5572403 
mrq_lat_table:443713 	69842 	47062 	103174 	126720 	97039 	54411 	25440 	8203 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	608174 	354421 	2157 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	839621 	37296 	697 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	552548 	104877 	1663 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	90720 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1471 	196 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.971736  7.761468  8.305516  8.235624  7.575923  7.544959  8.144000  7.978056  8.764310  8.749579  7.619118  7.359375  8.743511  8.651057  7.615877  7.557815 
dram[1]:  8.351199  8.351199  7.671562  7.610596  6.785629  6.943627  9.187726  8.597973  8.316294  8.423948  7.352691  7.373580  8.386530  8.067606  7.734720  7.461731 
dram[2]:  8.435146  8.458741  8.220315  8.173542  7.425950  7.494709  8.497496  8.262987  8.562500  8.303030  7.794294  7.479827  8.511144  8.374269  7.272727  7.345912 
dram[3]:  8.251023  8.251023  7.946058  7.924138  6.935129  7.064838  8.835070  8.236246  7.655882  7.633431  7.583578  7.409742  8.265512  8.022409  7.574578  7.209877 
dram[4]:  8.677188  8.652361  8.102962  8.218884  7.347424  6.952500  8.621488  8.332269  8.263492  7.972435  8.144882  8.106583  8.264070  8.348396  7.357683  7.357683 
dram[5]:  8.044837  7.771654  8.203366  8.343795  7.013871  7.022727  9.055555  9.381295  7.724036  7.622255  7.755622  7.306497  8.535023  8.497032  7.451530  7.239157 
dram[6]:  8.905263  8.568741  8.226441  8.134910  7.181113  6.938750  8.751678  8.358974  8.083851  7.875946  7.993818  7.956923  7.922206  8.047414  7.594148  7.574873 
dram[7]:  8.110959  7.811346  8.002736  7.810414  7.391478  7.190414  9.087108  9.055555  7.254958  7.183731  7.827179  7.702035  8.682171  8.750000  7.433375  7.261557 
dram[8]:  8.645255  8.422475  8.251058  7.980900  7.015286  7.006361  8.901024  8.578947  7.928792  7.713855  7.713246  7.657515  8.199121  8.259587  7.517632  7.208937 
dram[9]:  8.107239  8.042553  8.024692  7.810414  7.946609  7.756338  8.635761  8.810811  7.443314  7.305278  8.102447  7.769795  8.446456  8.259587  7.258385  7.178133 
dram[10]:  8.627675  8.603129  8.181818  8.251058  7.052497  6.989848  9.150877  9.087108  7.735650  7.575444  7.491379  7.645161  8.586206  8.372807  7.617992  7.258385 
average row locality = 979026/123631 = 7.918936
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3970      3969      3944      3944      3771      3771      3473      3473      3526      3526      3521      3521      3871      3871      3982      3982 
dram[1]:      3968      3968      3881      3881      3836      3836      3473      3473      3526      3526      3531      3531      3872      3872      3982      3981 
dram[2]:      4032      4032      3881      3881      3836      3836      3473      3473      3526      3526      3531      3531      3872      3872      3927      3927 
dram[3]:      4032      4032      3880      3880      3836      3836      3472      3473      3526      3526      3522      3522      3872      3872      3927      3927 
dram[4]:      4032      4032      3880      3880      3784      3784      3536      3536      3526      3526      3522      3522      3871      3871      3929      3929 
dram[5]:      3968      3969      3932      3932      3784      3784      3536      3536      3526      3526      3523      3523      3871      3871      3929      3929 
dram[6]:      3969      3968      3932      3932      3773      3773      3536      3536      3526      3526      3522      3522      3808      3808      3993      3993 
dram[7]:      3968      3968      3933      3933      3773      3773      3536      3536      3484      3484      3586      3586      3807      3807      3993      3993 
dram[8]:      3969      3968      3933      3933      3750      3750      3536      3536      3484      3484      3586      3586      3807      3807      3993      3993 
dram[9]:      4032      4032      3933      3933      3750      3750      3536      3536      3483      3483      3586      3586      3807      3807      3930      3930 
dram[10]:      4032      4032      3933      3933      3751      3751      3536      3536      3483      3483      3543      3543      3871      3871      3930      3930 
total reads: 661506
bank skew: 4032/3472 = 1.16
chip skew: 60160/60114 = 1.00
number of total write accesses:
dram[0]:      1953      1953      1928      1928      1767      1767      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[1]:      1953      1953      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1966      1966 
dram[2]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1660      1660      1856      1856      1913      1913 
dram[3]:      2016      2016      1865      1865      1830      1830      1617      1617      1680      1680      1650      1650      1856      1856      1913      1913 
dram[4]:      2016      2016      1865      1865      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[5]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1856      1856      1913      1913 
dram[6]:      1953      1953      1917      1917      1778      1778      1680      1680      1680      1680      1650      1650      1793      1793      1976      1976 
dram[7]:      1953      1953      1917      1917      1778      1778      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[8]:      1953      1953      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1976      1976 
dram[9]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1713      1713      1793      1793      1913      1913 
dram[10]:      2016      2016      1917      1917      1757      1757      1680      1680      1638      1638      1671      1671      1856      1856      1913      1913 
total reads: 317520
bank skew: 2016/1617 = 1.25
chip skew: 28896/28854 = 1.00
average mf latency per bank:
dram[0]:        343       270       319       272       339       274       307       271       315       267       352       279       399       286       358       275
dram[1]:        339       270       320       270       340       274       306       273       312       267       355       277       403       286       356       274
dram[2]:        343       271       320       273       337       274       308       273       314       266       350       278       394       286       359       272
dram[3]:        340       269       321       272       338       273       306       275       314       267       358       280       402       286       353       273
dram[4]:        341       269       322       275       337       273       306       271       315       266       355       282       401       287       356       271
dram[5]:        339       269       320       272       339       276       307       271       315       268       359       281       403       286       352       272
dram[6]:        340       270       324       273       338       272       306       270       314       266       358       282       403       289       358       272
dram[7]:        337       271       321       271       336       274       308       271       314       263       361       279       401       290       359       272
dram[8]:        336       270       328       274       339       274       307       271       311       265       359       280       403       287       358       273
dram[9]:        340       270       324       272       336       275       307       271       315       264       361       281       403       289       359       271
dram[10]:        337       269       323       272       339       273       305       270       310       265       362       279       403       286       357       274
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1684608 n_nop=1306522 n_act=11113 n_pre=11097 n_req=88969 n_rd=240460 n_write=115416 bw_util=0.4225
n_activity=1210943 dram_eff=0.5878
bk0: 15880a 1529926i bk1: 15876a 1539258i bk2: 15776a 1533905i bk3: 15776a 1538985i bk4: 15084a 1544115i bk5: 15084a 1545776i bk6: 13892a 1552458i bk7: 13892a 1556869i bk8: 14104a 1552981i bk9: 14104a 1554155i bk10: 14084a 1550509i bk11: 14084a 1557365i bk12: 15484a 1538004i bk13: 15484a 1540495i bk14: 15928a 1524843i bk15: 15928a 1530407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33827
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f9123328d20 :  mf: uid=13496968, sid23:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5572403), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1684608 n_nop=1305998 n_act=11332 n_pre=11316 n_req=88991 n_rd=240546 n_write=115416 bw_util=0.4226
n_activity=1214370 dram_eff=0.5862
bk0: 15872a 1532096i bk1: 15872a 1540031i bk2: 15524a 1535951i bk3: 15522a 1540567i bk4: 15344a 1535872i bk5: 15344a 1541791i bk6: 13892a 1553577i bk7: 13892a 1556371i bk8: 14104a 1551584i bk9: 14104a 1554877i bk10: 14124a 1552905i bk11: 14124a 1557894i bk12: 15488a 1537600i bk13: 15488a 1539317i bk14: 15928a 1526956i bk15: 15924a 1531407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3272
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1684608 n_nop=1306268 n_act=11118 n_pre=11102 n_req=89030 n_rd=240624 n_write=115496 bw_util=0.4228
n_activity=1210135 dram_eff=0.5886
bk0: 16128a 1527056i bk1: 16128a 1535036i bk2: 15524a 1534813i bk3: 15524a 1539688i bk4: 15344a 1540532i bk5: 15344a 1542564i bk6: 13892a 1552738i bk7: 13892a 1555655i bk8: 14104a 1551884i bk9: 14104a 1555788i bk10: 14124a 1550412i bk11: 14124a 1556798i bk12: 15488a 1537217i bk13: 15488a 1541992i bk14: 15708a 1529302i bk15: 15708a 1532549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31109
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1684608 n_nop=1305754 n_act=11457 n_pre=11441 n_req=88989 n_rd=240540 n_write=115416 bw_util=0.4226
n_activity=1211476 dram_eff=0.5876
bk0: 16128a 1528230i bk1: 16128a 1537247i bk2: 15520a 1535495i bk3: 15520a 1541039i bk4: 15344a 1538454i bk5: 15344a 1542925i bk6: 13888a 1553263i bk7: 13892a 1553616i bk8: 14104a 1550194i bk9: 14104a 1554195i bk10: 14088a 1553233i bk11: 14088a 1558141i bk12: 15488a 1533769i bk13: 15488a 1536784i bk14: 15708a 1531287i bk15: 15708a 1532021i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31547
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1684608 n_nop=1306250 n_act=11115 n_pre=11099 n_req=89036 n_rd=240640 n_write=115504 bw_util=0.4228
n_activity=1211010 dram_eff=0.5882
bk0: 16128a 1527458i bk1: 16128a 1535003i bk2: 15520a 1536678i bk3: 15520a 1542049i bk4: 15136a 1541227i bk5: 15136a 1545903i bk6: 14144a 1549031i bk7: 14144a 1551206i bk8: 14104a 1550087i bk9: 14104a 1553740i bk10: 14088a 1551387i bk11: 14088a 1559127i bk12: 15484a 1536993i bk13: 15484a 1541791i bk14: 15716a 1529272i bk15: 15716a 1534444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31226
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1684608 n_nop=1306058 n_act=11297 n_pre=11281 n_req=88993 n_rd=240556 n_write=115416 bw_util=0.4226
n_activity=1213552 dram_eff=0.5867
bk0: 15872a 1532238i bk1: 15876a 1539673i bk2: 15728a 1535194i bk3: 15728a 1537184i bk4: 15136a 1541880i bk5: 15136a 1543865i bk6: 14144a 1551246i bk7: 14144a 1554033i bk8: 14104a 1550378i bk9: 14104a 1552303i bk10: 14092a 1554137i bk11: 14092a 1556818i bk12: 15484a 1536718i bk13: 15484a 1539943i bk14: 15716a 1533572i bk15: 15716a 1534232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1684608 n_nop=1306424 n_act=11158 n_pre=11142 n_req=88971 n_rd=240468 n_write=115416 bw_util=0.4225
n_activity=1210679 dram_eff=0.5879
bk0: 15876a 1531525i bk1: 15872a 1537582i bk2: 15728a 1531719i bk3: 15728a 1539115i bk4: 15092a 1541177i bk5: 15092a 1546491i bk6: 14144a 1550692i bk7: 14144a 1553572i bk8: 14104a 1550661i bk9: 14104a 1554452i bk10: 14088a 1551771i bk11: 14088a 1556936i bk12: 15232a 1538005i bk13: 15232a 1544725i bk14: 15972a 1527591i bk15: 15972a 1529811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32819
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1684608 n_nop=1305730 n_act=11335 n_pre=11319 n_req=89056 n_rd=240640 n_write=115584 bw_util=0.4229
n_activity=1211448 dram_eff=0.5881
bk0: 15872a 1531618i bk1: 15872a 1539742i bk2: 15732a 1535279i bk3: 15732a 1538206i bk4: 15092a 1541553i bk5: 15092a 1547195i bk6: 14144a 1551194i bk7: 14144a 1554157i bk8: 13936a 1551033i bk9: 13936a 1556207i bk10: 14344a 1548981i bk11: 14344a 1552896i bk12: 15228a 1537439i bk13: 15228a 1541657i bk14: 15972a 1527871i bk15: 15972a 1530806i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30209
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1684608 n_nop=1306214 n_act=11267 n_pre=11251 n_req=88969 n_rd=240460 n_write=115416 bw_util=0.4225
n_activity=1213200 dram_eff=0.5867
bk0: 15876a 1533394i bk1: 15872a 1538861i bk2: 15732a 1534854i bk3: 15732a 1538948i bk4: 15000a 1544031i bk5: 15000a 1548558i bk6: 14144a 1549974i bk7: 14144a 1551818i bk8: 13936a 1551583i bk9: 13936a 1553462i bk10: 14344a 1549834i bk11: 14344a 1553666i bk12: 15228a 1539126i bk13: 15228a 1544205i bk14: 15972a 1526367i bk15: 15972a 1528309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34678
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1684608 n_nop=1306232 n_act=11260 n_pre=11244 n_req=88968 n_rd=240456 n_write=115416 bw_util=0.4225
n_activity=1209792 dram_eff=0.5883
bk0: 16128a 1529059i bk1: 16128a 1535038i bk2: 15732a 1533957i bk3: 15732a 1537268i bk4: 15000a 1544233i bk5: 15000a 1547821i bk6: 14144a 1549492i bk7: 14144a 1552363i bk8: 13932a 1552741i bk9: 13932a 1555315i bk10: 14344a 1549233i bk11: 14344a 1554185i bk12: 15228a 1539518i bk13: 15228a 1542119i bk14: 15720a 1529163i bk15: 15720a 1535918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29947
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1684608 n_nop=1306048 n_act=11180 n_pre=11164 n_req=89054 n_rd=240632 n_write=115584 bw_util=0.4229
n_activity=1212453 dram_eff=0.5876
bk0: 16128a 1529365i bk1: 16128a 1535773i bk2: 15732a 1533591i bk3: 15732a 1539279i bk4: 15004a 1544834i bk5: 15004a 1547626i bk6: 14144a 1550485i bk7: 14144a 1555371i bk8: 13932a 1553736i bk9: 13932a 1555339i bk10: 14172a 1552171i bk11: 14172a 1556383i bk12: 15484a 1535575i bk13: 15484a 1539688i bk14: 15720a 1531492i bk15: 15720a 1534717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30348

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44429, Miss = 30058, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 2
L2_cache_bank[1]: Access = 44380, Miss = 30057, Miss_rate = 0.677, Pending_hits = 1448, Reservation_fails = 0
L2_cache_bank[2]: Access = 44401, Miss = 30069, Miss_rate = 0.677, Pending_hits = 239, Reservation_fails = 0
L2_cache_bank[3]: Access = 44394, Miss = 30068, Miss_rate = 0.677, Pending_hits = 1437, Reservation_fails = 1
L2_cache_bank[4]: Access = 44415, Miss = 30078, Miss_rate = 0.677, Pending_hits = 242, Reservation_fails = 1
L2_cache_bank[5]: Access = 44405, Miss = 30078, Miss_rate = 0.677, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[6]: Access = 44363, Miss = 30067, Miss_rate = 0.678, Pending_hits = 245, Reservation_fails = 1
L2_cache_bank[7]: Access = 44362, Miss = 30068, Miss_rate = 0.678, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[8]: Access = 44432, Miss = 30080, Miss_rate = 0.677, Pending_hits = 266, Reservation_fails = 2
L2_cache_bank[9]: Access = 44443, Miss = 30080, Miss_rate = 0.677, Pending_hits = 1470, Reservation_fails = 0
L2_cache_bank[10]: Access = 44422, Miss = 30069, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 2
L2_cache_bank[11]: Access = 44401, Miss = 30070, Miss_rate = 0.677, Pending_hits = 1465, Reservation_fails = 0
L2_cache_bank[12]: Access = 44380, Miss = 30059, Miss_rate = 0.677, Pending_hits = 247, Reservation_fails = 2
L2_cache_bank[13]: Access = 44401, Miss = 30058, Miss_rate = 0.677, Pending_hits = 1450, Reservation_fails = 0
L2_cache_bank[14]: Access = 44464, Miss = 30080, Miss_rate = 0.677, Pending_hits = 238, Reservation_fails = 0
L2_cache_bank[15]: Access = 44464, Miss = 30080, Miss_rate = 0.677, Pending_hits = 1439, Reservation_fails = 0
L2_cache_bank[16]: Access = 44412, Miss = 30058, Miss_rate = 0.677, Pending_hits = 244, Reservation_fails = 1
L2_cache_bank[17]: Access = 44391, Miss = 30057, Miss_rate = 0.677, Pending_hits = 1435, Reservation_fails = 1
L2_cache_bank[18]: Access = 44390, Miss = 30057, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[19]: Access = 44411, Miss = 30057, Miss_rate = 0.677, Pending_hits = 1453, Reservation_fails = 1
L2_cache_bank[20]: Access = 44464, Miss = 30079, Miss_rate = 0.676, Pending_hits = 232, Reservation_fails = 0
L2_cache_bank[21]: Access = 44464, Miss = 30079, Miss_rate = 0.676, Pending_hits = 1432, Reservation_fails = 0
L2_total_cache_accesses = 977088
L2_total_cache_misses = 661506
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 18697
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 296534
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 343968
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 317520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 659064
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317520
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.133

icnt_total_pkts_mem_to_simt=3139024
icnt_total_pkts_simt_to_mem=2247168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58141
	minimum = 6
	maximum = 54
Network latency average = 8.45198
	minimum = 6
	maximum = 44
Slowest packet = 1862174
Flit latency average = 6.92492
	minimum = 6
	maximum = 40
Slowest flit = 5334771
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239477
	minimum = 0.0189505 (at node 1)
	maximum = 0.0284258 (at node 23)
Accepted packet rate average = 0.0239477
	minimum = 0.0189505 (at node 1)
	maximum = 0.0284258 (at node 23)
Injected flit rate average = 0.0660034
	minimum = 0.0436686 (at node 1)
	maximum = 0.0874916 (at node 42)
Accepted flit rate average= 0.0660034
	minimum = 0.0607652 (at node 1)
	maximum = 0.0911478 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.12889 (21 samples)
	minimum = 6 (21 samples)
	maximum = 106.571 (21 samples)
Network latency average = 8.784 (21 samples)
	minimum = 6 (21 samples)
	maximum = 103.238 (21 samples)
Flit latency average = 7.33458 (21 samples)
	minimum = 6 (21 samples)
	maximum = 99.5238 (21 samples)
Fragmentation average = 0.0239605 (21 samples)
	minimum = 0 (21 samples)
	maximum = 58.1429 (21 samples)
Injected packet rate average = 0.0226494 (21 samples)
	minimum = 0.0179236 (21 samples)
	maximum = 0.0268835 (21 samples)
Accepted packet rate average = 0.0226494 (21 samples)
	minimum = 0.0179236 (21 samples)
	maximum = 0.0268835 (21 samples)
Injected flit rate average = 0.062426 (21 samples)
	minimum = 0.0412972 (21 samples)
	maximum = 0.0827786 (21 samples)
Accepted flit rate average = 0.062426 (21 samples)
	minimum = 0.057479 (21 samples)
	maximum = 0.086209 (21 samples)
Injected packet size average = 2.75619 (21 samples)
Accepted packet size average = 2.75619 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 35 sec (2495 sec)
gpgpu_simulation_rate = 242816 (inst/sec)
gpgpu_simulation_rate = 2233 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 22: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 22 
gpu_sim_cycle = 39416
gpu_sim_insn = 28848876
gpu_ipc =     731.9078
gpu_tot_sim_cycle = 5833970
gpu_tot_sim_insn = 634675272
gpu_tot_ipc =     108.7896
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 11576
partiton_reqs_in_parallel = 867152
partiton_reqs_in_parallel_total    = 19899848
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5597
partiton_reqs_in_parallel_util = 867152
partiton_reqs_in_parallel_util_total    = 19899848
gpu_sim_cycle_parition_util = 39416
gpu_tot_sim_cycle_parition_util    = 906228
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9607
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 977088
L2_BW  =     111.8286 GB/Sec
L2_BW_total  =      16.6302 GB/Sec
gpu_total_sim_rate=244576

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 12743016
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 39424
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0414
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37792
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12739902
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 39424
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 12743016
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
106194, 102031, 102231, 105972, 106212, 102109, 102244, 105945, 29018, 27841, 27945, 18077, 
gpgpu_n_tot_thrd_icount = 733027328
gpgpu_n_tot_w_icount = 22907104
gpgpu_n_stall_shd_mem = 128480
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 690448
gpgpu_n_mem_write_global = 332640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 16856576
gpgpu_n_store_insn = 10478160
gpgpu_n_shmem_insn = 69416336
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1261568
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21471
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:674029	W0_Idle:444653	W0_Scoreboard:29630335	W1:1330560	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:8979960	W32:12596584
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5523584 {8:690448,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45239040 {136:332640,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77934208 {40:166320,136:524128,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2661120 {8:332640,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 305 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 5833969 
mrq_lat_table:463183 	72327 	49088 	108781 	133740 	102393 	57581 	26915 	8220 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	636876 	372207 	2173 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	884160 	39246 	712 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	579183 	109565 	1724 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	105840 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1547 	198 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.844501  7.575091  8.094612  7.989624  7.429119  7.363291  7.982009  7.783626  8.498443  8.432767  7.371778  7.158103  8.571633  8.510669  7.456287  7.385528 
dram[1]:  8.172596  8.151117  7.544431  7.451174  6.546755  6.671525  8.962963  8.450793  8.241692  8.342507  7.171278  7.228420  8.043011  7.781535  7.583435  7.263710 
dram[2]:  8.239272  8.239272  8.091275  8.005312  7.230863  7.328818  8.331768  8.042296  8.342507  8.035346  7.612587  7.306040  8.380953  8.231087  7.117579  7.101045 
dram[3]:  8.112676  8.050826  7.756757  7.717030  6.739524  6.808925  8.726230  8.091186  7.535912  7.515152  7.417237  7.258367  8.000000  7.801826  7.465201  7.092807 
dram[4]:  8.481928  8.392053  8.025300  8.111710  7.166871  6.791861  8.432767  8.071006  8.071006  7.695345  7.950147  7.938507  8.041667  8.162347  7.128205  7.128205 
dram[5]:  7.891858  7.621622  8.043250  8.128477  6.863690  6.791861  8.944263  9.185185  7.620112  7.525517  7.574022  7.126150  8.332870  8.252414  7.333333  7.119907 
dram[6]:  8.775106  8.416553  8.107001  8.001304  6.964158  6.762181  8.498443  8.094955  8.000000  7.717114  7.835260  7.779053  7.739418  7.874832  7.439286  7.386525 
dram[7]:  7.973008  7.696030  7.799238  7.624845  7.259028  6.972488  8.973684  8.973684  7.176471  7.053876  7.630495  7.537313  8.478261  8.565154  7.325909  7.149886 
dram[8]:  8.533700  8.259654  8.108322  7.859155  6.843787  6.819575  8.660317  8.368098  7.847953  7.560564  7.609589  7.516915  7.991803  7.980900  7.283217  6.989933 
dram[9]:  7.979849  7.841584  7.819108  7.605948  7.762416  7.529948  8.419753  8.632912  7.293478  7.072464  7.879433  7.557823  8.309659  8.113731  7.121071  7.047235 
dram[10]:  8.459279  8.436751  8.023529  8.151395  6.828807  6.757010  8.973684  8.857142  7.668571  7.518207  7.356662  7.457026  8.309722  8.074224  7.432564  7.071676 
average row locality = 1025650/132507 = 7.740346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4159      4158      4136      4136      3958      3958      3630      3630      3696      3696      3695      3695      4047      4047      4169      4169 
dram[1]:      4157      4157      4070      4070      4026      4026      3630      3630      3696      3696      3705      3705      4048      4048      4169      4168 
dram[2]:      4224      4224      4070      4070      4026      4026      3630      3630      3696      3696      3705      3705      4048      4048      4112      4112 
dram[3]:      4224      4224      4069      4069      4026      4026      3629      3630      3696      3696      3695      3695      4048      4048      4112      4112 
dram[4]:      4224      4224      4069      4069      3971      3971      3696      3696      3696      3696      3695      3695      4047      4047      4114      4114 
dram[5]:      4157      4158      4124      4124      3971      3971      3696      3696      3696      3696      3696      3696      4047      4047      4114      4114 
dram[6]:      4158      4157      4124      4124      3959      3959      3696      3696      3696      3696      3695      3695      3981      3981      4181      4181 
dram[7]:      4157      4157      4125      4125      3959      3959      3696      3696      3652      3652      3762      3762      3980      3980      4181      4181 
dram[8]:      4158      4157      4125      4125      3935      3935      3696      3696      3652      3652      3762      3762      3980      3980      4181      4181 
dram[9]:      4224      4224      4125      4125      3935      3935      3696      3696      3652      3652      3762      3762      3980      3980      4115      4115 
dram[10]:      4224      4224      4125      4125      3936      3936      3696      3696      3652      3652      3717      3717      4047      4047      4115      4115 
total reads: 693010
bank skew: 4224/3629 = 1.16
chip skew: 63024/62977 = 1.00
number of total write accesses:
dram[0]:      2046      2046      2024      2024      1859      1859      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[1]:      2046      2046      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2057      2057 
dram[2]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1738      1738      1936      1936      2002      2002 
dram[3]:      2112      2112      1958      1958      1925      1925      1694      1694      1760      1760      1727      1727      1936      1936      2002      2002 
dram[4]:      2112      2112      1958      1958      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[5]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1936      1936      2002      2002 
dram[6]:      2046      2046      2013      2013      1870      1870      1760      1760      1760      1760      1727      1727      1870      1870      2068      2068 
dram[7]:      2046      2046      2013      2013      1870      1870      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[8]:      2046      2046      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2068      2068 
dram[9]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1793      1793      1870      1870      2002      2002 
dram[10]:      2112      2112      2013      2013      1848      1848      1760      1760      1716      1716      1749      1749      1936      1936      2002      2002 
total reads: 332640
bank skew: 2112/1694 = 1.25
chip skew: 30272/30228 = 1.00
average mf latency per bank:
dram[0]:        337       268       315       269       333       271       304       268       311       265       346       276       392       284       352       273
dram[1]:        334       268       315       267       334       271       303       271       308       265       349       275       396       284       351       272
dram[2]:        338       269       315       271       331       271       304       271       310       264       344       276       387       284       353       270
dram[3]:        335       267       316       269       332       270       303       273       310       265       352       277       395       284       348       271
dram[4]:        336       267       317       272       331       270       302       269       311       264       349       280       394       284       350       269
dram[5]:        334       267       316       269       333       273       303       269       311       266       353       278       396       283       347       270
dram[6]:        335       268       319       271       333       269       302       268       310       264       352       279       396       287       352       270
dram[7]:        332       268       317       268       330       271       304       269       310       261       354       277       394       288       353       270
dram[8]:        330       267       323       272       333       271       303       269       307       263       353       277       396       285       352       271
dram[9]:        335       268       319       269       331       272       303       269       311       262       354       279       396       287       353       269
dram[10]:        332       267       319       270       333       270       302       268       306       263       356       276       396       284       351       272
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1757796 n_nop=1361122 n_act=11931 n_pre=11915 n_req=93207 n_rd=251916 n_write=120912 bw_util=0.4242
n_activity=1270486 dram_eff=0.5869
bk0: 16636a 1596105i bk1: 16632a 1605159i bk2: 16544a 1599366i bk3: 16544a 1605201i bk4: 15832a 1610106i bk5: 15832a 1611837i bk6: 14520a 1619326i bk7: 14520a 1624001i bk8: 14784a 1619737i bk9: 14784a 1620936i bk10: 14780a 1617252i bk11: 14780a 1624297i bk12: 16188a 1604702i bk13: 16188a 1607375i bk14: 16676a 1590846i bk15: 16676a 1596137i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1757796 n_nop=1360552 n_act=12172 n_pre=12156 n_req=93229 n_rd=252004 n_write=120912 bw_util=0.4243
n_activity=1273842 dram_eff=0.5855
bk0: 16628a 1597929i bk1: 16628a 1606025i bk2: 16280a 1601658i bk3: 16280a 1606251i bk4: 16104a 1601373i bk5: 16104a 1607433i bk6: 14520a 1620302i bk7: 14520a 1623270i bk8: 14784a 1618099i bk9: 14784a 1621864i bk10: 14820a 1619841i bk11: 14820a 1624726i bk12: 16192a 1603557i bk13: 16192a 1605692i bk14: 16676a 1592890i bk15: 16672a 1596807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3259
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1757796 n_nop=1360872 n_act=11926 n_pre=11910 n_req=93272 n_rd=252088 n_write=121000 bw_util=0.4245
n_activity=1269681 dram_eff=0.5877
bk0: 16896a 1592705i bk1: 16896a 1601100i bk2: 16280a 1600828i bk3: 16280a 1605900i bk4: 16104a 1606284i bk5: 16104a 1608609i bk6: 14520a 1619734i bk7: 14520a 1622918i bk8: 14784a 1618784i bk9: 14784a 1622766i bk10: 14820a 1617401i bk11: 14820a 1624006i bk12: 16192a 1604100i bk13: 16192a 1608959i bk14: 16448a 1595312i bk15: 16448a 1598329i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31097
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1757796 n_nop=1360354 n_act=12275 n_pre=12259 n_req=93227 n_rd=251996 n_write=120912 bw_util=0.4243
n_activity=1270708 dram_eff=0.5869
bk0: 16896a 1593417i bk1: 16896a 1603321i bk2: 16276a 1600934i bk3: 16276a 1606996i bk4: 16104a 1604285i bk5: 16104a 1608765i bk6: 14516a 1620078i bk7: 14520a 1620501i bk8: 14784a 1616806i bk9: 14784a 1621093i bk10: 14780a 1619870i bk11: 14780a 1625305i bk12: 16192a 1599772i bk13: 16192a 1603428i bk14: 16448a 1597227i bk15: 16448a 1598005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31899
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9123a84530 :  mf: uid=14139612, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (5833969), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1757796 n_nop=1360843 n_act=11937 n_pre=11921 n_req=93274 n_rd=252095 n_write=121000 bw_util=0.4245
n_activity=1270000 dram_eff=0.5876
bk0: 16896a 1593009i bk1: 16896a 1600969i bk2: 16276a 1602937i bk3: 16276a 1608260i bk4: 15884a 1607157i bk5: 15883a 1611946i bk6: 14784a 1615810i bk7: 14784a 1618028i bk8: 14784a 1617071i bk9: 14784a 1620243i bk10: 14780a 1618184i bk11: 14780a 1626217i bk12: 16188a 1603176i bk13: 16188a 1608251i bk14: 16456a 1595086i bk15: 16456a 1599811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31638
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1757796 n_nop=1360714 n_act=12087 n_pre=12071 n_req=93231 n_rd=252012 n_write=120912 bw_util=0.4243
n_activity=1272409 dram_eff=0.5862
bk0: 16628a 1597587i bk1: 16632a 1605458i bk2: 16496a 1600659i bk3: 16496a 1602872i bk4: 15884a 1607537i bk5: 15884a 1609656i bk6: 14784a 1617820i bk7: 14784a 1621044i bk8: 14784a 1617085i bk9: 14784a 1618953i bk10: 14784a 1620997i bk11: 14784a 1623856i bk12: 16188a 1603252i bk13: 16188a 1607149i bk14: 16456a 1600091i bk15: 16456a 1600179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32283
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1757796 n_nop=1361092 n_act=11946 n_pre=11930 n_req=93207 n_rd=251916 n_write=120912 bw_util=0.4242
n_activity=1269904 dram_eff=0.5872
bk0: 16632a 1597248i bk1: 16628a 1603713i bk2: 16496a 1597151i bk3: 16496a 1605402i bk4: 15836a 1606846i bk5: 15836a 1612611i bk6: 14784a 1617264i bk7: 14784a 1620675i bk8: 14784a 1617632i bk9: 14784a 1621536i bk10: 14780a 1618551i bk11: 14780a 1623997i bk12: 15924a 1604734i bk13: 15924a 1611496i bk14: 16724a 1593720i bk15: 16724a 1595756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32952
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1757796 n_nop=1360418 n_act=12105 n_pre=12089 n_req=93296 n_rd=252096 n_write=121088 bw_util=0.4246
n_activity=1270313 dram_eff=0.5875
bk0: 16628a 1597246i bk1: 16628a 1605644i bk2: 16500a 1600880i bk3: 16500a 1604188i bk4: 15836a 1607354i bk5: 15836a 1613076i bk6: 14784a 1618245i bk7: 14784a 1621178i bk8: 14608a 1617922i bk9: 14608a 1623021i bk10: 15048a 1615580i bk11: 15048a 1619545i bk12: 15920a 1604114i bk13: 15920a 1608452i bk14: 16724a 1593930i bk15: 16724a 1596750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30739
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1757796 n_nop=1360850 n_act=12071 n_pre=12055 n_req=93205 n_rd=251908 n_write=120912 bw_util=0.4242
n_activity=1272779 dram_eff=0.5858
bk0: 16632a 1599317i bk1: 16628a 1605099i bk2: 16500a 1600568i bk3: 16500a 1604810i bk4: 15740a 1609925i bk5: 15740a 1614592i bk6: 14784a 1616913i bk7: 14784a 1618652i bk8: 14608a 1618527i bk9: 14608a 1620254i bk10: 15048a 1616601i bk11: 15048a 1620520i bk12: 15920a 1605707i bk13: 15920a 1610968i bk14: 16724a 1592060i bk15: 16724a 1593442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.34397
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1757796 n_nop=1360840 n_act=12074 n_pre=12058 n_req=93206 n_rd=251912 n_write=120912 bw_util=0.4242
n_activity=1268743 dram_eff=0.5877
bk0: 16896a 1594897i bk1: 16896a 1600786i bk2: 16500a 1599504i bk3: 16500a 1603283i bk4: 15740a 1609925i bk5: 15740a 1613785i bk6: 14784a 1616231i bk7: 14784a 1619649i bk8: 14608a 1619633i bk9: 14608a 1621975i bk10: 15048a 1616007i bk11: 15048a 1620883i bk12: 15920a 1606233i bk13: 15920a 1608851i bk14: 16460a 1595240i bk15: 16460a 1602000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29946
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f91236196e0 :  mf: uid=14139611, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_L2_FILL_QUEUE (5833969), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1757796 n_nop=1360660 n_act=11984 n_pre=11968 n_req=93296 n_rd=252096 n_write=121088 bw_util=0.4246
n_activity=1271494 dram_eff=0.587
bk0: 16896a 1595193i bk1: 16896a 1601735i bk2: 16500a 1599262i bk3: 16500a 1605109i bk4: 15744a 1610655i bk5: 15744a 1613443i bk6: 14784a 1617036i bk7: 14784a 1622673i bk8: 14608a 1620586i bk9: 14608a 1622291i bk10: 14868a 1619021i bk11: 14868a 1623323i bk12: 16188a 1602060i bk13: 16188a 1606016i bk14: 16460a 1597477i bk15: 16460a 1600675i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30524

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46542, Miss = 31490, Miss_rate = 0.677, Pending_hits = 271, Reservation_fails = 2
L2_cache_bank[1]: Access = 46492, Miss = 31489, Miss_rate = 0.677, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[2]: Access = 46514, Miss = 31501, Miss_rate = 0.677, Pending_hits = 242, Reservation_fails = 0
L2_cache_bank[3]: Access = 46508, Miss = 31500, Miss_rate = 0.677, Pending_hits = 1441, Reservation_fails = 1
L2_cache_bank[4]: Access = 46530, Miss = 31511, Miss_rate = 0.677, Pending_hits = 247, Reservation_fails = 1
L2_cache_bank[5]: Access = 46519, Miss = 31511, Miss_rate = 0.677, Pending_hits = 1485, Reservation_fails = 0
L2_cache_bank[6]: Access = 46475, Miss = 31499, Miss_rate = 0.678, Pending_hits = 249, Reservation_fails = 1
L2_cache_bank[7]: Access = 46475, Miss = 31500, Miss_rate = 0.678, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[8]: Access = 46547, Miss = 31512, Miss_rate = 0.677, Pending_hits = 271, Reservation_fails = 2
L2_cache_bank[9]: Access = 46558, Miss = 31512, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[10]: Access = 46536, Miss = 31501, Miss_rate = 0.677, Pending_hits = 282, Reservation_fails = 2
L2_cache_bank[11]: Access = 46514, Miss = 31502, Miss_rate = 0.677, Pending_hits = 1474, Reservation_fails = 0
L2_cache_bank[12]: Access = 46492, Miss = 31490, Miss_rate = 0.677, Pending_hits = 249, Reservation_fails = 2
L2_cache_bank[13]: Access = 46514, Miss = 31489, Miss_rate = 0.677, Pending_hits = 1454, Reservation_fails = 0
L2_cache_bank[14]: Access = 46580, Miss = 31512, Miss_rate = 0.677, Pending_hits = 243, Reservation_fails = 0
L2_cache_bank[15]: Access = 46580, Miss = 31512, Miss_rate = 0.677, Pending_hits = 1449, Reservation_fails = 0
L2_cache_bank[16]: Access = 46525, Miss = 31489, Miss_rate = 0.677, Pending_hits = 247, Reservation_fails = 1
L2_cache_bank[17]: Access = 46503, Miss = 31488, Miss_rate = 0.677, Pending_hits = 1440, Reservation_fails = 1
L2_cache_bank[18]: Access = 46503, Miss = 31489, Miss_rate = 0.677, Pending_hits = 249, Reservation_fails = 0
L2_cache_bank[19]: Access = 46525, Miss = 31489, Miss_rate = 0.677, Pending_hits = 1458, Reservation_fails = 1
L2_cache_bank[20]: Access = 46580, Miss = 31512, Miss_rate = 0.677, Pending_hits = 237, Reservation_fails = 0
L2_cache_bank[21]: Access = 46580, Miss = 31512, Miss_rate = 0.677, Pending_hits = 1439, Reservation_fails = 0
L2_total_cache_accesses = 1023592
L2_total_cache_misses = 693010
L2_total_cache_miss_rate = 0.6770
L2_total_cache_pending_hits = 18817
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311414
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 360352
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 332640
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 690448
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 332640
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.133

icnt_total_pkts_mem_to_simt=3288384
icnt_total_pkts_simt_to_mem=2354152
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51171
	minimum = 6
	maximum = 54
Network latency average = 8.38785
	minimum = 6
	maximum = 51
Slowest packet = 2014980
Flit latency average = 6.84066
	minimum = 6
	maximum = 47
Slowest flit = 5553850
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0235971
	minimum = 0.0186731 (at node 0)
	maximum = 0.0280096 (at node 3)
Accepted packet rate average = 0.0235971
	minimum = 0.0186731 (at node 0)
	maximum = 0.0280096 (at node 3)
Injected flit rate average = 0.0650372
	minimum = 0.0430293 (at node 0)
	maximum = 0.0862108 (at node 42)
Accepted flit rate average= 0.0650372
	minimum = 0.0598757 (at node 0)
	maximum = 0.0898135 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.10084 (22 samples)
	minimum = 6 (22 samples)
	maximum = 104.182 (22 samples)
Network latency average = 8.76599 (22 samples)
	minimum = 6 (22 samples)
	maximum = 100.864 (22 samples)
Flit latency average = 7.31212 (22 samples)
	minimum = 6 (22 samples)
	maximum = 97.1364 (22 samples)
Fragmentation average = 0.0228713 (22 samples)
	minimum = 0 (22 samples)
	maximum = 55.5 (22 samples)
Injected packet rate average = 0.0226925 (22 samples)
	minimum = 0.0179577 (22 samples)
	maximum = 0.0269347 (22 samples)
Accepted packet rate average = 0.0226925 (22 samples)
	minimum = 0.0179577 (22 samples)
	maximum = 0.0269347 (22 samples)
Injected flit rate average = 0.0625447 (22 samples)
	minimum = 0.0413759 (22 samples)
	maximum = 0.0829347 (22 samples)
Accepted flit rate average = 0.0625447 (22 samples)
	minimum = 0.0575879 (22 samples)
	maximum = 0.0863728 (22 samples)
Injected packet size average = 2.75618 (22 samples)
Accepted packet size average = 2.75618 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 43 min, 15 sec (2595 sec)
gpgpu_simulation_rate = 244576 (inst/sec)
gpgpu_simulation_rate = 2248 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 23: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 38841
gpu_sim_insn = 28848876
gpu_ipc =     742.7429
gpu_tot_sim_cycle = 6094961
gpu_tot_sim_insn = 663524148
gpu_tot_ipc =     108.8644
gpu_tot_issued_cta = 1472
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 12218
partiton_reqs_in_parallel = 854502
partiton_reqs_in_parallel_total    = 20767000
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5474
partiton_reqs_in_parallel_util = 854502
partiton_reqs_in_parallel_util_total    = 20767000
gpu_sim_cycle_parition_util = 38841
gpu_tot_sim_cycle_parition_util    = 945644
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9622
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1023592
L2_BW  =     113.4841 GB/Sec
L2_BW_total  =      16.6413 GB/Sec
gpu_total_sim_rate=246571

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13322244
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 41216
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0396
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 39584
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13319130
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 41216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13322244
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
111021, 106675, 106878, 110791, 111039, 106753, 106891, 110759, 29018, 27841, 27945, 18077, 
gpgpu_n_tot_thrd_icount = 766346752
gpgpu_n_tot_w_icount = 23948336
gpgpu_n_stall_shd_mem = 128523
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 721832
gpgpu_n_mem_write_global = 347760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 17622784
gpgpu_n_store_insn = 10954440
gpgpu_n_shmem_insn = 72571624
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1318912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21514
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:704522	W0_Idle:459718	W0_Scoreboard:30755117	W1:1391040	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9388140	W32:13169156
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5774656 {8:721832,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47295360 {136:347760,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81476672 {40:173880,136:547952,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2782080 {8:347760,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 302 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 6094960 
mrq_lat_table:485203 	76356 	51617 	113223 	139139 	106741 	60378 	27892 	8303 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	670037 	385524 	2199 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	928590 	41312 	719 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	605500 	114539 	1817 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	120960 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1622 	200 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.078456  7.805054  8.299355  8.193630  7.641058  7.574282  8.221239  8.020144  8.732006  8.665653  7.576769  7.360571  8.832395  8.770629  7.654524  7.583236 
dram[1]:  8.411155  8.389392  7.741697  7.647631  6.746739  6.873754  9.213223  8.695787  8.447408  8.548726  7.374838  7.432680  8.274406  8.010217  7.764005  7.443429 
dram[2]:  8.481434  8.481434  8.292490  8.205997  7.442446  7.541920  8.575384  8.282318  8.574436  8.263768  7.821183  7.511229  8.639118  8.487144  7.309714  7.293045 
dram[3]:  8.353089  8.290363  7.955752  7.915723  6.942953  7.013559  8.974236  8.331839  7.715832  7.695007  7.624496  7.463768  8.230971  8.030730  7.659880  7.284738 
dram[4]:  8.727273  8.636245  8.226144  8.313078  7.376513  6.995408  8.680851  8.314410  8.275762  7.897507  8.162825  8.151079  8.294973  8.417450  7.337156  7.337156 
dram[5]:  8.126567  7.852300  8.245817  8.331599  7.068446  6.995408  9.198068  9.441322  7.800273  7.705405  7.782967  7.329884  8.566940  8.485791  7.527059  7.312000 
dram[6]:  9.020863  8.658211  8.331599  8.203585  7.170990  6.965636  8.747320  8.338686  8.204316  7.919445  8.046875  7.990127  7.964935  8.101717  7.654567  7.601163 
dram[7]:  8.208860  7.927873  8.000000  7.824176  7.470516  7.179457  9.227787  9.227787  7.352556  7.229382  7.843243  7.748999  8.710227  8.797705  7.522439  7.344944 
dram[8]:  8.776726  8.499345  8.332900  8.080707  7.047897  7.023283  8.911077  8.615385  8.048780  7.759336  7.822103  7.728362  8.219839  8.208836  7.496560  7.199339 
dram[9]:  8.218362  8.078049  8.020025  7.805116  7.980159  7.744545  8.667678  8.883359  7.468709  7.246770  8.094840  7.769746  8.540390  8.342857  7.296465  7.238688 
dram[10]:  8.704336  8.681520  8.247105  8.376471  7.032634  6.959631  9.227787  9.110048  7.866760  7.694101  7.564239  7.665772  8.543596  8.305961  7.626937  7.263337 
average row locality = 1072274/134755 = 7.957211
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4348      4347      4320      4320      4131      4131      3803      3803      3862      3862      3857      3857      4239      4239      4361      4361 
dram[1]:      4346      4346      4251      4251      4202      4202      3803      3803      3862      3862      3868      3868      4240      4240      4361      4360 
dram[2]:      4416      4416      4251      4251      4202      4202      3803      3803      3862      3862      3868      3868      4240      4240      4301      4301 
dram[3]:      4416      4416      4250      4250      4202      4202      3802      3803      3862      3862      3858      3858      4240      4240      4301      4301 
dram[4]:      4416      4416      4250      4250      4145      4145      3872      3872      3862      3862      3858      3858      4239      4239      4303      4303 
dram[5]:      4346      4347      4307      4307      4145      4145      3872      3872      3862      3862      3859      3859      4239      4239      4303      4303 
dram[6]:      4347      4346      4307      4307      4133      4133      3872      3872      3862      3862      3858      3858      4170      4170      4373      4373 
dram[7]:      4346      4346      4308      4308      4133      4133      3872      3872      3816      3816      3928      3928      4169      4169      4373      4373 
dram[8]:      4347      4346      4308      4308      4108      4108      3872      3872      3816      3816      3928      3928      4169      4169      4373      4373 
dram[9]:      4416      4416      4308      4308      4108      4108      3872      3872      3815      3815      3928      3928      4169      4169      4304      4304 
dram[10]:      4416      4416      4308      4308      4109      4109      3872      3872      3815      3815      3881      3881      4239      4239      4304      4304 
total reads: 724514
bank skew: 4416/3802 = 1.16
chip skew: 65890/65840 = 1.00
number of total write accesses:
dram[0]:      2139      2139      2112      2112      1936      1936      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[1]:      2139      2139      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2153      2153 
dram[2]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1818      1818      2032      2032      2095      2095 
dram[3]:      2208      2208      2043      2043      2005      2005      1771      1771      1840      1840      1807      1807      2032      2032      2095      2095 
dram[4]:      2208      2208      2043      2043      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[5]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      2032      2032      2095      2095 
dram[6]:      2139      2139      2100      2100      1948      1948      1840      1840      1840      1840      1807      1807      1963      1963      2164      2164 
dram[7]:      2139      2139      2100      2100      1948      1948      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[8]:      2139      2139      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2164      2164 
dram[9]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1876      1876      1963      1963      2095      2095 
dram[10]:      2208      2208      2100      2100      1925      1925      1840      1840      1794      1794      1830      1830      2032      2032      2095      2095 
total reads: 347760
bank skew: 2208/1771 = 1.25
chip skew: 31648/31602 = 1.00
average mf latency per bank:
dram[0]:        332       266       311       267       329       269       300       266       307       263       340       274       384       281       346       270
dram[1]:        329       266       312       265       329       269       299       269       305       263       343       272       387       280       345       269
dram[2]:        333       267       311       269       327       269       300       269       306       262       339       273       380       281       347       268
dram[3]:        330       265       313       267       328       268       299       270       306       263       346       274       386       281       342       269
dram[4]:        331       265       314       270       327       268       298       267       307       262       344       277       386       281       344       267
dram[5]:        329       265       312       267       329       271       299       267       307       264       347       275       388       280       341       268
dram[6]:        330       266       315       269       328       267       299       266       306       262       346       276       387       283       346       268
dram[7]:        327       266       313       266       326       269       300       267       306       259       349       274       386       284       347       267
dram[8]:        326       265       319       270       329       269       299       266       303       261       347       274       387       282       347       268
dram[9]:        330       266       315       267       326       270       299       266       307       260       349       276       388       283       347       266
dram[10]:        327       265       315       268       329       268       298       266       303       261       350       274       388       281       345       269
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1829917 n_nop=1415903 n_act=12129 n_pre=12113 n_req=97443 n_rd=263364 n_write=126408 bw_util=0.426
n_activity=1326052 dram_eff=0.5879
bk0: 17392a 1661567i bk1: 17388a 1671272i bk2: 17280a 1665041i bk3: 17280a 1671117i bk4: 16524a 1676529i bk5: 16524a 1678514i bk6: 15212a 1685789i bk7: 15212a 1690495i bk8: 15448a 1686222i bk9: 15448a 1687139i bk10: 15428a 1683493i bk11: 15428a 1691184i bk12: 16956a 1669762i bk13: 16956a 1673167i bk14: 17444a 1655685i bk15: 17444a 1661460i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32193
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f91182b0e10 :  mf: uid=14782256, sid11:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6094960), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1829917 n_nop=1415302 n_act=12382 n_pre=12366 n_req=97467 n_rd=263459 n_write=126408 bw_util=0.4261
n_activity=1329892 dram_eff=0.5863
bk0: 17384a 1663362i bk1: 17384a 1671875i bk2: 17004a 1667596i bk3: 17003a 1672550i bk4: 16808a 1667815i bk5: 16808a 1673746i bk6: 15212a 1686383i bk7: 15212a 1689577i bk8: 15448a 1684457i bk9: 15448a 1688263i bk10: 15472a 1686249i bk11: 15472a 1691614i bk12: 16960a 1668912i bk13: 16960a 1671401i bk14: 17444a 1657632i bk15: 17440a 1662434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31429
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1829917 n_nop=1415645 n_act=12124 n_pre=12108 n_req=97510 n_rd=263544 n_write=126496 bw_util=0.4263
n_activity=1325448 dram_eff=0.5885
bk0: 17664a 1658176i bk1: 17664a 1667226i bk2: 17004a 1666662i bk3: 17004a 1671898i bk4: 16808a 1672634i bk5: 16808a 1674823i bk6: 15212a 1686073i bk7: 15212a 1689203i bk8: 15448a 1684764i bk9: 15448a 1689538i bk10: 15472a 1683354i bk11: 15472a 1691191i bk12: 16960a 1669150i bk13: 16960a 1674581i bk14: 17204a 1660125i bk15: 17204a 1663824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29355
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1829917 n_nop=1415103 n_act=12485 n_pre=12469 n_req=97465 n_rd=263452 n_write=126408 bw_util=0.4261
n_activity=1326556 dram_eff=0.5878
bk0: 17664a 1658714i bk1: 17664a 1669451i bk2: 17000a 1666742i bk3: 17000a 1672978i bk4: 16808a 1670378i bk5: 16808a 1675453i bk6: 15208a 1686235i bk7: 15212a 1686995i bk8: 15448a 1682947i bk9: 15448a 1687584i bk10: 15432a 1686321i bk11: 15432a 1692119i bk12: 16960a 1664879i bk13: 16960a 1668561i bk14: 17204a 1662449i bk15: 17204a 1663812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3038
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1829917 n_nop=1415599 n_act=12135 n_pre=12119 n_req=97516 n_rd=263560 n_write=126504 bw_util=0.4263
n_activity=1325691 dram_eff=0.5885
bk0: 17664a 1658304i bk1: 17664a 1666374i bk2: 17000a 1668779i bk3: 17000a 1674002i bk4: 16580a 1673553i bk5: 16580a 1678314i bk6: 15488a 1681783i bk7: 15488a 1684168i bk8: 15448a 1683241i bk9: 15448a 1686898i bk10: 15432a 1684534i bk11: 15432a 1693250i bk12: 16956a 1668591i bk13: 16956a 1674069i bk14: 17212a 1660489i bk15: 17212a 1665078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29736
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1829917 n_nop=1415463 n_act=12297 n_pre=12281 n_req=97469 n_rd=263468 n_write=126408 bw_util=0.4261
n_activity=1328191 dram_eff=0.5871
bk0: 17384a 1662950i bk1: 17388a 1671264i bk2: 17228a 1666341i bk3: 17228a 1668877i bk4: 16580a 1674220i bk5: 16580a 1676333i bk6: 15488a 1684122i bk7: 15488a 1687664i bk8: 15448a 1683324i bk9: 15448a 1685067i bk10: 15436a 1687496i bk11: 15436a 1690595i bk12: 16956a 1668833i bk13: 16956a 1672918i bk14: 17212a 1665291i bk15: 17212a 1665918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3078
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1829917 n_nop=1415861 n_act=12146 n_pre=12130 n_req=97445 n_rd=263372 n_write=126408 bw_util=0.426
n_activity=1325429 dram_eff=0.5882
bk0: 17388a 1662572i bk1: 17384a 1669692i bk2: 17228a 1663188i bk3: 17228a 1671335i bk4: 16532a 1673078i bk5: 16532a 1679431i bk6: 15488a 1682935i bk7: 15488a 1686987i bk8: 15448a 1683612i bk9: 15448a 1687917i bk10: 15432a 1685088i bk11: 15432a 1690739i bk12: 16680a 1670277i bk13: 16680a 1677340i bk14: 17492a 1658713i bk15: 17492a 1660716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31616
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1829917 n_nop=1415151 n_act=12315 n_pre=12299 n_req=97538 n_rd=263560 n_write=126592 bw_util=0.4264
n_activity=1325905 dram_eff=0.5885
bk0: 17384a 1662659i bk1: 17384a 1671620i bk2: 17232a 1666899i bk3: 17232a 1670293i bk4: 16532a 1673858i bk5: 16532a 1679709i bk6: 15488a 1684420i bk7: 15488a 1687329i bk8: 15264a 1684023i bk9: 15264a 1689342i bk10: 15712a 1681859i bk11: 15712a 1686306i bk12: 16676a 1669389i bk13: 16676a 1674044i bk14: 17492a 1659081i bk15: 17492a 1662204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28995
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1829917 n_nop=1415623 n_act=12269 n_pre=12253 n_req=97443 n_rd=263364 n_write=126408 bw_util=0.426
n_activity=1328155 dram_eff=0.5869
bk0: 17388a 1664702i bk1: 17384a 1670969i bk2: 17232a 1666453i bk3: 17232a 1670782i bk4: 16432a 1676258i bk5: 16432a 1680998i bk6: 15488a 1683223i bk7: 15488a 1684837i bk8: 15264a 1684603i bk9: 15264a 1686820i bk10: 15712a 1683014i bk11: 15712a 1687135i bk12: 16676a 1670878i bk13: 16676a 1676788i bk14: 17492a 1656897i bk15: 17492a 1658631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32842
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f91182c2490 :  mf: uid=14782255, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6094960), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1829917 n_nop=1415594 n_act=12286 n_pre=12270 n_req=97442 n_rd=263359 n_write=126408 bw_util=0.426
n_activity=1324866 dram_eff=0.5884
bk0: 17664a 1660382i bk1: 17664a 1666742i bk2: 17232a 1665370i bk3: 17231a 1669555i bk4: 16432a 1676546i bk5: 16432a 1680466i bk6: 15488a 1682627i bk7: 15488a 1686427i bk8: 15260a 1685786i bk9: 15260a 1688347i bk10: 15712a 1682032i bk11: 15712a 1687811i bk12: 16676a 1671507i bk13: 16676a 1674616i bk14: 17216a 1660452i bk15: 17216a 1667517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28353
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1829917 n_nop=1415413 n_act=12188 n_pre=12172 n_req=97536 n_rd=263552 n_write=126592 bw_util=0.4264
n_activity=1327027 dram_eff=0.588
bk0: 17664a 1660876i bk1: 17664a 1667870i bk2: 17232a 1665062i bk3: 17232a 1671127i bk4: 16436a 1676743i bk5: 16436a 1680132i bk6: 15488a 1683343i bk7: 15488a 1689012i bk8: 15260a 1686967i bk9: 15260a 1688736i bk10: 15524a 1685186i bk11: 15524a 1689613i bk12: 16956a 1667186i bk13: 16956a 1671360i bk14: 17216a 1662787i bk15: 17216a 1666164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28952

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48655, Miss = 32921, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 2
L2_cache_bank[1]: Access = 48604, Miss = 32920, Miss_rate = 0.677, Pending_hits = 1460, Reservation_fails = 0
L2_cache_bank[2]: Access = 48627, Miss = 32933, Miss_rate = 0.677, Pending_hits = 245, Reservation_fails = 0
L2_cache_bank[3]: Access = 48622, Miss = 32932, Miss_rate = 0.677, Pending_hits = 1444, Reservation_fails = 1
L2_cache_bank[4]: Access = 48645, Miss = 32943, Miss_rate = 0.677, Pending_hits = 250, Reservation_fails = 1
L2_cache_bank[5]: Access = 48634, Miss = 32943, Miss_rate = 0.677, Pending_hits = 1490, Reservation_fails = 0
L2_cache_bank[6]: Access = 48588, Miss = 32931, Miss_rate = 0.678, Pending_hits = 254, Reservation_fails = 1
L2_cache_bank[7]: Access = 48587, Miss = 32932, Miss_rate = 0.678, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[8]: Access = 48661, Miss = 32945, Miss_rate = 0.677, Pending_hits = 274, Reservation_fails = 2
L2_cache_bank[9]: Access = 48673, Miss = 32945, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 0
L2_cache_bank[10]: Access = 48650, Miss = 32933, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 2
L2_cache_bank[11]: Access = 48627, Miss = 32934, Miss_rate = 0.677, Pending_hits = 1478, Reservation_fails = 0
L2_cache_bank[12]: Access = 48604, Miss = 32922, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 2
L2_cache_bank[13]: Access = 48627, Miss = 32921, Miss_rate = 0.677, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[14]: Access = 48696, Miss = 32945, Miss_rate = 0.677, Pending_hits = 246, Reservation_fails = 0
L2_cache_bank[15]: Access = 48696, Miss = 32945, Miss_rate = 0.677, Pending_hits = 1452, Reservation_fails = 0
L2_cache_bank[16]: Access = 48639, Miss = 32921, Miss_rate = 0.677, Pending_hits = 250, Reservation_fails = 1
L2_cache_bank[17]: Access = 48616, Miss = 32920, Miss_rate = 0.677, Pending_hits = 1443, Reservation_fails = 1
L2_cache_bank[18]: Access = 48615, Miss = 32920, Miss_rate = 0.677, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[19]: Access = 48638, Miss = 32920, Miss_rate = 0.677, Pending_hits = 1461, Reservation_fails = 1
L2_cache_bank[20]: Access = 48696, Miss = 32944, Miss_rate = 0.677, Pending_hits = 240, Reservation_fails = 0
L2_cache_bank[21]: Access = 48696, Miss = 32944, Miss_rate = 0.677, Pending_hits = 1441, Reservation_fails = 0
L2_total_cache_accesses = 1070096
L2_total_cache_misses = 724514
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 18897
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 326334
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18762
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 376736
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 347760
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 721832
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 347760
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.134

icnt_total_pkts_mem_to_simt=3437744
icnt_total_pkts_simt_to_mem=2461136
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55992
	minimum = 6
	maximum = 46
Network latency average = 8.42966
	minimum = 6
	maximum = 46
Slowest packet = 2048084
Flit latency average = 6.89867
	minimum = 6
	maximum = 42
Slowest flit = 5644964
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239464
	minimum = 0.0189495 (at node 0)
	maximum = 0.0284243 (at node 11)
Accepted packet rate average = 0.0239464
	minimum = 0.0189495 (at node 0)
	maximum = 0.0284243 (at node 11)
Injected flit rate average = 0.066
	minimum = 0.0436663 (at node 0)
	maximum = 0.0874871 (at node 42)
Accepted flit rate average= 0.066
	minimum = 0.0607621 (at node 0)
	maximum = 0.0911432 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.07732 (23 samples)
	minimum = 6 (23 samples)
	maximum = 101.652 (23 samples)
Network latency average = 8.75137 (23 samples)
	minimum = 6 (23 samples)
	maximum = 98.4783 (23 samples)
Flit latency average = 7.29415 (23 samples)
	minimum = 6 (23 samples)
	maximum = 94.7391 (23 samples)
Fragmentation average = 0.0218769 (23 samples)
	minimum = 0 (23 samples)
	maximum = 53.087 (23 samples)
Injected packet rate average = 0.022747 (23 samples)
	minimum = 0.0180008 (23 samples)
	maximum = 0.0269994 (23 samples)
Accepted packet rate average = 0.022747 (23 samples)
	minimum = 0.0180008 (23 samples)
	maximum = 0.0269994 (23 samples)
Injected flit rate average = 0.062695 (23 samples)
	minimum = 0.0414755 (23 samples)
	maximum = 0.0831326 (23 samples)
Accepted flit rate average = 0.062695 (23 samples)
	minimum = 0.0577259 (23 samples)
	maximum = 0.0865802 (23 samples)
Injected packet size average = 2.75618 (23 samples)
Accepted packet size average = 2.75618 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 44 min, 51 sec (2691 sec)
gpgpu_simulation_rate = 246571 (inst/sec)
gpgpu_simulation_rate = 2264 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 24 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 24: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 39084
gpu_sim_insn = 28848876
gpu_ipc =     738.1249
gpu_tot_sim_cycle = 6356195
gpu_tot_sim_insn = 692373024
gpu_tot_ipc =     108.9288
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 12599
partiton_reqs_in_parallel = 859848
partiton_reqs_in_parallel_total    = 21621502
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5369
partiton_reqs_in_parallel_util = 859848
partiton_reqs_in_parallel_util_total    = 21621502
gpu_sim_cycle_parition_util = 39084
gpu_tot_sim_cycle_parition_util    = 984485
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9637
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1070096
L2_BW  =     112.7785 GB/Sec
L2_BW_total  =      16.6508 GB/Sec
gpu_total_sim_rate=248340

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13901472
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 43008
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0379
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 41376
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13898358
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 43008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 13901472
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
115848, 111315, 111525, 115610, 115866, 111398, 111538, 115571, 29018, 27841, 27945, 18077, 
gpgpu_n_tot_thrd_icount = 799666176
gpgpu_n_tot_w_icount = 24989568
gpgpu_n_stall_shd_mem = 128570
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 753216
gpgpu_n_mem_write_global = 362880
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 18388992
gpgpu_n_store_insn = 11430720
gpgpu_n_shmem_insn = 75726912
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21561
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:734484	W0_Idle:475090	W0_Scoreboard:31898643	W1:1451520	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:9796320	W32:13741728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6025728 {8:753216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 49351680 {136:362880,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 85019136 {40:181440,136:571776,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2903040 {8:362880,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 298 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 6356194 
mrq_lat_table:503845 	78812 	53628 	118813 	146214 	112398 	63945 	29492 	8329 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	698389 	403658 	2217 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	27 	972883 	43518 	724 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	632086 	119284 	1870 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	136080 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1698 	202 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.898483  7.578948  8.185140  8.125755  7.396270  7.404901  8.022099  7.795973  8.539454  8.478633  7.408750  7.175545  8.667994  8.565617  7.555061  7.488423 
dram[1]:  8.222357  8.242388  7.584775  7.498290  6.651639  6.755463  9.032660  8.528634  8.371308  8.418671  7.330864  7.349010  8.009816  7.827338  7.674576  7.357530 
dram[2]:  8.337756  8.258064  8.168944  8.068711  7.278027  7.402509  8.393064  8.123077  8.418671  8.086957  7.632391  7.367246  8.511082  8.284264  7.210811  7.164340 
dram[3]:  8.238379  8.218787  7.818074  7.836710  6.805031  6.812172  8.838660  8.238297  7.660232  7.601532  7.506345  7.338710  8.029520  7.846154  7.502812  7.110874 
dram[4]:  8.629213  8.460220  8.127317  8.087331  7.324138  6.918567  8.430594  8.097960  8.120054  7.729870  8.025780  8.014905  8.128269  8.241161  7.252174  7.267974 
dram[5]:  8.017773  7.743707  8.075995  8.174603  6.896104  6.771520  9.059361  9.199382  7.719844  7.670103  7.613900  7.179612  8.400257  8.304071  7.364238  7.151125 
dram[6]:  8.870249  8.490590  8.115151  8.037215  7.081292  6.859763  8.442554  8.142271  8.120054  7.831579  7.918340  7.824074  7.793651  7.880247  7.507709  7.507709 
dram[7]:  8.055952  7.796083  7.849941  7.687715  7.326037  7.026519  9.087023  9.087023  7.185276  7.124088  7.719745  7.593985  8.566442  8.647696  7.434024  7.206131 
dram[8]:  8.599746  8.242388  8.155908  7.961950  6.917763  6.880044  8.663755  8.442554  7.967347  7.634941  7.700127  7.613065  8.088720  8.058081  7.393709  7.086278 
dram[9]:  7.981524  7.836735  7.849941  7.670103  7.769704  7.537634  8.490727  8.714495  7.384615  7.176471  7.994723  7.651515  8.430647  8.245478  7.214054  7.129273 
dram[10]:  8.522811  8.543881  8.096735  8.276885  6.903720  6.851249  9.059361  8.950376  7.776893  7.634941  7.510076  7.586514  8.293520  8.038177  7.489338  7.167562 
average row locality = 1118898/143227 = 7.812060
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4537      4536      4512      4512      4318      4318      3960      3960      4032      4032      4031      4031      4415      4415      4548      4548 
dram[1]:      4535      4535      4440      4440      4392      4392      3960      3960      4032      4032      4042      4042      4416      4416      4548      4547 
dram[2]:      4608      4608      4440      4440      4392      4392      3960      3960      4032      4032      4042      4042      4416      4416      4486      4486 
dram[3]:      4608      4608      4439      4439      4392      4392      3959      3960      4032      4032      4031      4031      4416      4416      4486      4486 
dram[4]:      4608      4608      4439      4439      4332      4332      4032      4032      4032      4032      4031      4031      4415      4415      4488      4488 
dram[5]:      4535      4536      4499      4499      4332      4332      4032      4032      4032      4032      4032      4032      4415      4415      4488      4488 
dram[6]:      4536      4535      4499      4499      4319      4319      4032      4032      4032      4032      4031      4031      4343      4343      4561      4561 
dram[7]:      4535      4535      4500      4500      4319      4319      4032      4032      3984      3984      4104      4104      4342      4342      4561      4561 
dram[8]:      4536      4535      4500      4500      4293      4293      4032      4032      3984      3984      4104      4104      4342      4342      4561      4561 
dram[9]:      4608      4608      4500      4500      4293      4293      4032      4032      3984      3984      4104      4104      4342      4342      4489      4489 
dram[10]:      4608      4608      4500      4500      4294      4294      4032      4032      3984      3984      4055      4055      4415      4415      4489      4489 
total reads: 756018
bank skew: 4608/3959 = 1.16
chip skew: 68754/68703 = 1.00
number of total write accesses:
dram[0]:      2232      2232      2208      2208      2028      2028      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[1]:      2232      2232      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2244      2244 
dram[2]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1896      1896      2112      2112      2184      2184 
dram[3]:      2304      2304      2136      2136      2100      2100      1848      1848      1920      1920      1884      1884      2112      2112      2184      2184 
dram[4]:      2304      2304      2136      2136      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[5]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2112      2112      2184      2184 
dram[6]:      2232      2232      2196      2196      2040      2040      1920      1920      1920      1920      1884      1884      2040      2040      2256      2256 
dram[7]:      2232      2232      2196      2196      2040      2040      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[8]:      2232      2232      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2256      2256 
dram[9]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1956      1956      2040      2040      2184      2184 
dram[10]:      2304      2304      2196      2196      2016      2016      1920      1920      1872      1872      1908      1908      2112      2112      2184      2184 
total reads: 362880
bank skew: 2304/1848 = 1.25
chip skew: 33024/32976 = 1.00
average mf latency per bank:
dram[0]:        328       264       307       265       324       267       297       264       304       261       335       271       378       279       342       268
dram[1]:        325       264       308       263       324       266       296       267       301       261       338       270       382       279       340       267
dram[2]:        329       265       308       267       322       266       298       267       303       260       334       271       374       279       342       266
dram[3]:        326       263       309       265       323       266       296       268       303       262       341       272       381       279       337       267
dram[4]:        326       263       310       268       322       266       295       265       304       261       339       274       380       279       339       265
dram[5]:        325       263       308       265       324       268       296       265       304       262       342       273       382       278       336       266
dram[6]:        326       264       311       267       323       265       295       264       303       261       341       274       382       281       341       266
dram[7]:        323       264       309       264       321       266       297       265       303       258       344       272       380       283       342       266
dram[8]:        321       264       315       268       324       266       296       265       300       260       342       272       382       280       342       267
dram[9]:        325       264       311       265       321       267       296       264       303       258       344       273       382       281       342       265
dram[10]:        323       263       311       266       324       265       295       264       299       260       345       271       382       279       340       267
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1902489 n_nop=1469923 n_act=12929 n_pre=12913 n_req=101681 n_rd=274820 n_write=131904 bw_util=0.4276
n_activity=1385146 dram_eff=0.5873
bk0: 18148a 1727083i bk1: 18144a 1736883i bk2: 18048a 1730390i bk3: 18048a 1736989i bk4: 17272a 1742153i bk5: 17272a 1743890i bk6: 15840a 1751994i bk7: 15840a 1756867i bk8: 16128a 1752554i bk9: 16128a 1753268i bk10: 16124a 1749727i bk11: 16124a 1757184i bk12: 17660a 1735707i bk13: 17660a 1739183i bk14: 18192a 1720645i bk15: 18192a 1726863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32804
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1902489 n_nop=1469401 n_act=13142 n_pre=13126 n_req=101705 n_rd=274916 n_write=131904 bw_util=0.4277
n_activity=1388601 dram_eff=0.5859
bk0: 18140a 1728220i bk1: 18140a 1737434i bk2: 17760a 1732799i bk3: 17760a 1737855i bk4: 17568a 1733098i bk5: 17568a 1739190i bk6: 15840a 1752918i bk7: 15840a 1756163i bk8: 16128a 1750764i bk9: 16128a 1754360i bk10: 16168a 1752767i bk11: 16168a 1758336i bk12: 17664a 1734229i bk13: 17664a 1737296i bk14: 18192a 1722935i bk15: 18188a 1728035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32022
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1902489 n_nop=1469697 n_act=12900 n_pre=12884 n_req=101752 n_rd=275008 n_write=132000 bw_util=0.4279
n_activity=1384353 dram_eff=0.588
bk0: 18432a 1723507i bk1: 18432a 1732533i bk2: 17760a 1732035i bk3: 17760a 1737371i bk4: 17568a 1737853i bk5: 17568a 1740484i bk6: 15840a 1752317i bk7: 15840a 1755876i bk8: 16128a 1751166i bk9: 16128a 1755894i bk10: 16168a 1749731i bk11: 16168a 1757480i bk12: 17664a 1735371i bk13: 17664a 1740942i bk14: 17944a 1725179i bk15: 17944a 1728810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30632
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1902489 n_nop=1469183 n_act=13255 n_pre=13239 n_req=101703 n_rd=274908 n_write=131904 bw_util=0.4277
n_activity=1385473 dram_eff=0.5873
bk0: 18432a 1723542i bk1: 18432a 1735380i bk2: 17756a 1732150i bk3: 17756a 1738511i bk4: 17568a 1735569i bk5: 17568a 1740529i bk6: 15836a 1752727i bk7: 15840a 1753763i bk8: 16128a 1749257i bk9: 16128a 1753837i bk10: 16124a 1752732i bk11: 16124a 1758409i bk12: 17664a 1730721i bk13: 17664a 1734358i bk14: 17944a 1727637i bk15: 17944a 1728966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31205
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f91188311c0 :  mf: uid=15424900, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (6356194), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1902489 n_nop=1469725 n_act=12883 n_pre=12867 n_req=101754 n_rd=275014 n_write=132000 bw_util=0.4279
n_activity=1384310 dram_eff=0.588
bk0: 18432a 1723844i bk1: 18432a 1731822i bk2: 17756a 1734281i bk3: 17756a 1739598i bk4: 17328a 1739026i bk5: 17326a 1744047i bk6: 16128a 1747939i bk7: 16128a 1750590i bk8: 16128a 1749211i bk9: 16128a 1753315i bk10: 16124a 1750820i bk11: 16124a 1759873i bk12: 17660a 1734504i bk13: 17660a 1740127i bk14: 17952a 1725775i bk15: 17952a 1730619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1902489 n_nop=1469507 n_act=13085 n_pre=13069 n_req=101707 n_rd=274924 n_write=131904 bw_util=0.4277
n_activity=1386684 dram_eff=0.5868
bk0: 18140a 1727975i bk1: 18144a 1736829i bk2: 17996a 1731187i bk3: 17996a 1734169i bk4: 17328a 1739556i bk5: 17328a 1741234i bk6: 16128a 1750064i bk7: 16128a 1753911i bk8: 16128a 1749042i bk9: 16128a 1751340i bk10: 16128a 1753675i bk11: 16128a 1756950i bk12: 17660a 1734832i bk13: 17660a 1738875i bk14: 17952a 1730317i bk15: 17952a 1730996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32267
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1902489 n_nop=1469941 n_act=12920 n_pre=12904 n_req=101681 n_rd=274820 n_write=131904 bw_util=0.4276
n_activity=1384684 dram_eff=0.5875
bk0: 18144a 1727969i bk1: 18140a 1735335i bk2: 17996a 1728169i bk3: 17996a 1737085i bk4: 17276a 1738752i bk5: 17276a 1745266i bk6: 16128a 1749042i bk7: 16128a 1753571i bk8: 16128a 1750044i bk9: 16128a 1754383i bk10: 16124a 1751454i bk11: 16124a 1757013i bk12: 17372a 1736476i bk13: 17372a 1743013i bk14: 18244a 1723841i bk15: 18244a 1726295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32238
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1902489 n_nop=1469231 n_act=13081 n_pre=13065 n_req=101778 n_rd=275016 n_write=132096 bw_util=0.428
n_activity=1384307 dram_eff=0.5882
bk0: 18140a 1727845i bk1: 18140a 1737055i bk2: 18000a 1731923i bk3: 18000a 1735922i bk4: 17276a 1739631i bk5: 17276a 1745279i bk6: 16128a 1750751i bk7: 16128a 1753605i bk8: 15936a 1750057i bk9: 15936a 1755588i bk10: 16416a 1748015i bk11: 16416a 1752598i bk12: 17368a 1735335i bk13: 17368a 1740033i bk14: 18244a 1724636i bk15: 18244a 1727284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29896
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9118943930 :  mf: uid=15424898, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (6356189), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1902489 n_nop=1469707 n_act=13041 n_pre=13025 n_req=101679 n_rd=274812 n_write=131904 bw_util=0.4276
n_activity=1386869 dram_eff=0.5865
bk0: 18144a 1730288i bk1: 18140a 1736373i bk2: 18000a 1731274i bk3: 18000a 1735762i bk4: 17172a 1741845i bk5: 17172a 1746830i bk6: 16128a 1749212i bk7: 16128a 1751245i bk8: 15936a 1750810i bk9: 15936a 1753004i bk10: 16416a 1749037i bk11: 16416a 1753617i bk12: 17368a 1736794i bk13: 17368a 1743191i bk14: 18244a 1722166i bk15: 18244a 1723662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33665
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1902489 n_nop=1469669 n_act=13058 n_pre=13042 n_req=101680 n_rd=274816 n_write=131904 bw_util=0.4276
n_activity=1384103 dram_eff=0.5877
bk0: 18432a 1725319i bk1: 18432a 1731587i bk2: 18000a 1730360i bk3: 18000a 1735164i bk4: 17172a 1741872i bk5: 17172a 1745920i bk6: 16128a 1748958i bk7: 16128a 1752932i bk8: 15936a 1751986i bk9: 15936a 1754913i bk10: 16416a 1748708i bk11: 16416a 1754135i bk12: 17368a 1737878i bk13: 17368a 1741327i bk14: 17956a 1725980i bk15: 17956a 1732700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29441
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f911893d6b0 :  mf: uid=15424899, sid19:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (6356193), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1902489 n_nop=1469525 n_act=12934 n_pre=12918 n_req=101778 n_rd=275016 n_write=132096 bw_util=0.428
n_activity=1385375 dram_eff=0.5877
bk0: 18432a 1725633i bk1: 18432a 1733374i bk2: 18000a 1730059i bk3: 18000a 1736332i bk4: 17176a 1742017i bk5: 17176a 1745866i bk6: 16128a 1749546i bk7: 16128a 1755428i bk8: 15936a 1753456i bk9: 15936a 1754849i bk10: 16220a 1751183i bk11: 16220a 1755877i bk12: 17660a 1732604i bk13: 17660a 1737503i bk14: 17956a 1727849i bk15: 17956a 1731592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30116

========= L2 cache stats =========
L2_cache_bank[0]: Access = 50768, Miss = 34353, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 2
L2_cache_bank[1]: Access = 50716, Miss = 34352, Miss_rate = 0.677, Pending_hits = 1464, Reservation_fails = 0
L2_cache_bank[2]: Access = 50740, Miss = 34365, Miss_rate = 0.677, Pending_hits = 250, Reservation_fails = 0
L2_cache_bank[3]: Access = 50736, Miss = 34364, Miss_rate = 0.677, Pending_hits = 1454, Reservation_fails = 1
L2_cache_bank[4]: Access = 50760, Miss = 34376, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 1
L2_cache_bank[5]: Access = 50748, Miss = 34376, Miss_rate = 0.677, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[6]: Access = 50700, Miss = 34363, Miss_rate = 0.678, Pending_hits = 258, Reservation_fails = 1
L2_cache_bank[7]: Access = 50700, Miss = 34364, Miss_rate = 0.678, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 34377, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 2
L2_cache_bank[9]: Access = 50788, Miss = 34377, Miss_rate = 0.677, Pending_hits = 1490, Reservation_fails = 0
L2_cache_bank[10]: Access = 50764, Miss = 34365, Miss_rate = 0.677, Pending_hits = 290, Reservation_fails = 2
L2_cache_bank[11]: Access = 50740, Miss = 34366, Miss_rate = 0.677, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[12]: Access = 50716, Miss = 34353, Miss_rate = 0.677, Pending_hits = 258, Reservation_fails = 2
L2_cache_bank[13]: Access = 50740, Miss = 34352, Miss_rate = 0.677, Pending_hits = 1466, Reservation_fails = 0
L2_cache_bank[14]: Access = 50812, Miss = 34377, Miss_rate = 0.677, Pending_hits = 251, Reservation_fails = 0
L2_cache_bank[15]: Access = 50812, Miss = 34377, Miss_rate = 0.677, Pending_hits = 1459, Reservation_fails = 0
L2_cache_bank[16]: Access = 50752, Miss = 34352, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 1
L2_cache_bank[17]: Access = 50728, Miss = 34351, Miss_rate = 0.677, Pending_hits = 1450, Reservation_fails = 1
L2_cache_bank[18]: Access = 50728, Miss = 34352, Miss_rate = 0.677, Pending_hits = 257, Reservation_fails = 0
L2_cache_bank[19]: Access = 50752, Miss = 34352, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 1
L2_cache_bank[20]: Access = 50812, Miss = 34377, Miss_rate = 0.677, Pending_hits = 244, Reservation_fails = 0
L2_cache_bank[21]: Access = 50812, Miss = 34377, Miss_rate = 0.677, Pending_hits = 1451, Reservation_fails = 0
L2_total_cache_accesses = 1116600
L2_total_cache_misses = 756018
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19028
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 341203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18893
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 393120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 362880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 753216
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 362880
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.134

icnt_total_pkts_mem_to_simt=3587104
icnt_total_pkts_simt_to_mem=2568120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5399
	minimum = 6
	maximum = 52
Network latency average = 8.41404
	minimum = 6
	maximum = 50
Slowest packet = 2191610
Flit latency average = 6.87762
	minimum = 6
	maximum = 46
Slowest flit = 6040794
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237976
	minimum = 0.0188317 (at node 0)
	maximum = 0.0282476 (at node 19)
Accepted packet rate average = 0.0237976
	minimum = 0.0188317 (at node 0)
	maximum = 0.0282476 (at node 19)
Injected flit rate average = 0.0655896
	minimum = 0.0433948 (at node 0)
	maximum = 0.0869432 (at node 42)
Accepted flit rate average= 0.0655896
	minimum = 0.0603843 (at node 0)
	maximum = 0.0905765 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.05493 (24 samples)
	minimum = 6 (24 samples)
	maximum = 99.5833 (24 samples)
Network latency average = 8.73731 (24 samples)
	minimum = 6 (24 samples)
	maximum = 96.4583 (24 samples)
Flit latency average = 7.27679 (24 samples)
	minimum = 6 (24 samples)
	maximum = 92.7083 (24 samples)
Fragmentation average = 0.0209654 (24 samples)
	minimum = 0 (24 samples)
	maximum = 50.875 (24 samples)
Injected packet rate average = 0.0227908 (24 samples)
	minimum = 0.0180354 (24 samples)
	maximum = 0.0270514 (24 samples)
Accepted packet rate average = 0.0227908 (24 samples)
	minimum = 0.0180354 (24 samples)
	maximum = 0.0270514 (24 samples)
Injected flit rate average = 0.0628156 (24 samples)
	minimum = 0.0415554 (24 samples)
	maximum = 0.0832914 (24 samples)
Accepted flit rate average = 0.0628156 (24 samples)
	minimum = 0.0578367 (24 samples)
	maximum = 0.0867467 (24 samples)
Injected packet size average = 2.75618 (24 samples)
Accepted packet size average = 2.75618 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 46 min, 28 sec (2788 sec)
gpgpu_simulation_rate = 248340 (inst/sec)
gpgpu_simulation_rate = 2279 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 25 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 25: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 25 
gpu_sim_cycle = 38766
gpu_sim_insn = 28848876
gpu_ipc =     744.1799
gpu_tot_sim_cycle = 6617111
gpu_tot_sim_insn = 721221900
gpu_tot_ipc =     108.9935
gpu_tot_issued_cta = 1600
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 12977
partiton_reqs_in_parallel = 852852
partiton_reqs_in_parallel_total    = 22481350
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5263
partiton_reqs_in_parallel_util = 852852
partiton_reqs_in_parallel_util_total    = 22481350
gpu_sim_cycle_parition_util = 38766
gpu_tot_sim_cycle_parition_util    = 1023569
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9650
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1116600
L2_BW  =     113.7036 GB/Sec
L2_BW_total  =      16.6604 GB/Sec
gpu_total_sim_rate=249990

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14480700
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 44800
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0364
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 43168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14477586
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 44800
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 14480700
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
120676, 115944, 116171, 120429, 120699, 116034, 116189, 120390, 33861, 32485, 32606, 22904, 
gpgpu_n_tot_thrd_icount = 832985600
gpgpu_n_tot_w_icount = 26030800
gpgpu_n_stall_shd_mem = 128611
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 784600
gpgpu_n_mem_write_global = 378000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19155200
gpgpu_n_store_insn = 11907000
gpgpu_n_shmem_insn = 78882200
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1433600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21602
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:765212	W0_Idle:489914	W0_Scoreboard:33024151	W1:1512000	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10204500	W32:14314300
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6276800 {8:784600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51408000 {136:378000,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88561600 {40:189000,136:595600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3024000 {8:378000,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 295 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 6617110 
mrq_lat_table:525297 	82865 	56160 	123144 	151586 	116962 	67037 	30636 	8413 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	731101 	417421 	2246 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	30 	1017198 	45676 	752 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	658290 	124379 	1955 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	151200 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1773 	204 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.113924  7.790055  8.373652  8.313912  7.590334  7.599078  8.242177  8.013227  8.754237  8.692847  7.597291  7.361575  8.908497  8.804910  7.737705  7.670639 
dram[1]:  8.441916  8.462185  7.766175  7.679012  6.836879  6.942387  9.262997  8.754335  8.560774  8.608334  7.519464  7.537805  8.221954  8.037736  7.840531  7.522848 
dram[2]:  8.561236  8.480565  8.354091  8.253317  7.472868  7.599099  8.617354  8.344353  8.632312  8.275033  7.824050  7.556235  8.749679  8.520000  7.387885  7.341077 
dram[3]:  8.460634  8.440797  8.001169  8.019930  6.992746  7.000000  9.067366  8.460894  7.845570  7.786432  7.697500  7.528117  8.261818  8.056738  7.681768  7.287212 
dram[4]:  8.856089  8.685163  8.312272  8.272068  7.518729  7.107296  8.658298  8.321715  8.308311  7.915709  8.221629  8.210667  8.361963  8.476368  7.429487  7.445396 
dram[5]:  8.234813  7.957110  8.262159  8.361344  7.084492  6.957983  9.293413  9.434650  7.905612  7.855513  7.806084  7.367225  8.637516  8.540100  7.542299  7.327713 
dram[6]:  9.096774  8.713226  8.321386  8.242603  7.272827  7.047975  8.670391  8.366577  8.308311  8.018111  8.113307  8.018229  8.020457  8.108273  7.689394  7.689394 
dram[7]:  8.273474  8.010227  8.034602  7.871186  7.521047  7.217249  9.321321  9.321321  7.364734  7.302994  7.915935  7.788889  8.803170  8.885333  7.631579  7.385655 
dram[8]:  8.823529  8.462185  8.362545  8.166471  7.106175  7.067888  8.893983  8.670391  8.152407  7.797954  7.896120  7.808168  8.319600  8.288557  7.574627  7.264826 
dram[9]:  8.200456  8.053691  8.034602  7.853438  7.969624  7.734670  8.719101  8.945245  7.564516  7.336944  8.193506  7.847015  8.665800  8.478372  7.391073  7.305672 
dram[10]:  8.748481  8.769793  8.302741  8.484775  7.091892  7.038627  9.293413  9.183432  7.938802  7.796675  7.702233  7.779449  8.508115  8.250606  7.668137  7.344245 
average row locality = 1165522/145451 = 8.013159
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4726      4725      4696      4696      4491      4491      4133      4133      4198      4198      4193      4193      4607      4607      4740      4740 
dram[1]:      4724      4724      4621      4621      4568      4568      4133      4133      4198      4198      4205      4205      4608      4608      4740      4739 
dram[2]:      4800      4800      4621      4621      4568      4568      4133      4133      4198      4198      4205      4205      4608      4608      4675      4675 
dram[3]:      4800      4800      4620      4620      4568      4568      4132      4133      4198      4198      4194      4194      4608      4608      4675      4675 
dram[4]:      4800      4800      4620      4620      4506      4506      4208      4208      4198      4198      4194      4194      4607      4607      4677      4677 
dram[5]:      4724      4725      4682      4682      4506      4506      4208      4208      4198      4198      4195      4195      4607      4607      4677      4677 
dram[6]:      4725      4724      4682      4682      4493      4493      4208      4208      4198      4198      4194      4194      4532      4532      4753      4753 
dram[7]:      4724      4724      4683      4683      4493      4493      4208      4208      4148      4148      4270      4270      4531      4531      4753      4753 
dram[8]:      4725      4724      4683      4683      4466      4466      4208      4208      4148      4148      4270      4270      4531      4531      4753      4753 
dram[9]:      4800      4800      4683      4683      4466      4466      4208      4208      4147      4147      4270      4270      4531      4531      4678      4678 
dram[10]:      4800      4800      4683      4683      4467      4467      4208      4208      4147      4147      4219      4219      4607      4607      4678      4678 
total reads: 787522
bank skew: 4800/4132 = 1.16
chip skew: 71620/71566 = 1.00
number of total write accesses:
dram[0]:      2325      2325      2296      2296      2105      2105      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[1]:      2325      2325      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2340      2340 
dram[2]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1976      1976      2208      2208      2277      2277 
dram[3]:      2400      2400      2221      2221      2180      2180      1925      1925      2000      2000      1964      1964      2208      2208      2277      2277 
dram[4]:      2400      2400      2221      2221      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[5]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2208      2208      2277      2277 
dram[6]:      2325      2325      2283      2283      2118      2118      2000      2000      2000      2000      1964      1964      2133      2133      2352      2352 
dram[7]:      2325      2325      2283      2283      2118      2118      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[8]:      2325      2325      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2352      2352 
dram[9]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      2039      2039      2133      2133      2277      2277 
dram[10]:      2400      2400      2283      2283      2093      2093      2000      2000      1950      1950      1989      1989      2208      2208      2277      2277 
total reads: 378000
bank skew: 2400/1925 = 1.25
chip skew: 34400/34350 = 1.00
average mf latency per bank:
dram[0]:        324       262       304       263       320       265       294       262       300       260       331       269       372       276       337       266
dram[1]:        321       262       305       262       321       265       293       265       298       259       333       268       375       276       335       265
dram[2]:        324       263       305       265       318       265       294       265       300       258       330       269       367       276       337       264
dram[3]:        322       262       306       263       319       264       293       266       300       260       336       270       374       276       332       265
dram[4]:        322       261       306       266       319       264       292       263       301       259       334       272       373       277       335       263
dram[5]:        321       261       305       264       320       267       293       263       301       261       337       270       375       276       331       264
dram[6]:        322       262       308       265       320       263       292       262       299       259       336       271       375       279       336       264
dram[7]:        319       263       306       263       317       265       294       263       300       256       339       270       373       280       337       264
dram[8]:        318       262       312       266       320       265       293       263       297       258       337       270       375       277       337       265
dram[9]:        321       262       308       263       318       266       293       262       300       257       339       271       375       279       337       263
dram[10]:        319       261       308       265       320       264       292       262       296       258       340       269       375       276       336       265
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1974470 n_nop=1524564 n_act=13127 n_pre=13111 n_req=105917 n_rd=286268 n_write=137400 bw_util=0.4291
n_activity=1440381 dram_eff=0.5883
bk0: 18904a 1792259i bk1: 18900a 1802809i bk2: 18784a 1795723i bk3: 18784a 1802782i bk4: 17964a 1808356i bk5: 17964a 1809904i bk6: 16532a 1818265i bk7: 16532a 1823003i bk8: 16792a 1818833i bk9: 16792a 1819402i bk10: 16772a 1815825i bk11: 16772a 1824129i bk12: 18428a 1800672i bk13: 18428a 1804636i bk14: 18960a 1785196i bk15: 18960a 1792214i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31945
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1974470 n_nop=1524010 n_act=13352 n_pre=13336 n_req=105943 n_rd=286372 n_write=137400 bw_util=0.4293
n_activity=1443972 dram_eff=0.587
bk0: 18896a 1793467i bk1: 18896a 1803014i bk2: 18484a 1798392i bk3: 18484a 1803846i bk4: 18272a 1799393i bk5: 18272a 1805486i bk6: 16532a 1818962i bk7: 16532a 1822730i bk8: 16792a 1816652i bk9: 16792a 1820628i bk10: 16820a 1819236i bk11: 16820a 1824799i bk12: 18432a 1799557i bk13: 18432a 1802270i bk14: 18960a 1787779i bk15: 18956a 1792938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30989
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1974470 n_nop=1524326 n_act=13100 n_pre=13084 n_req=105990 n_rd=286464 n_write=137496 bw_util=0.4294
n_activity=1439597 dram_eff=0.589
bk0: 19200a 1788727i bk1: 19200a 1798213i bk2: 18484a 1797322i bk3: 18484a 1803569i bk4: 18272a 1803938i bk5: 18272a 1806321i bk6: 16532a 1818321i bk7: 16532a 1822274i bk8: 16792a 1817077i bk9: 16792a 1822439i bk10: 16820a 1815774i bk11: 16820a 1823872i bk12: 18432a 1800183i bk13: 18432a 1806236i bk14: 18700a 1789924i bk15: 18700a 1794026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2955
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1974470 n_nop=1523804 n_act=13459 n_pre=13443 n_req=105941 n_rd=286364 n_write=137400 bw_util=0.4292
n_activity=1440798 dram_eff=0.5882
bk0: 19200a 1788593i bk1: 19200a 1800926i bk2: 18480a 1797877i bk3: 18480a 1804360i bk4: 18272a 1801813i bk5: 18272a 1806900i bk6: 16528a 1818564i bk7: 16532a 1820010i bk8: 16792a 1815105i bk9: 16792a 1819867i bk10: 16776a 1818778i bk11: 16776a 1824985i bk12: 18432a 1795736i bk13: 18432a 1799598i bk14: 18700a 1792418i bk15: 18700a 1794235i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30434
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1974470 n_nop=1524332 n_act=13085 n_pre=13069 n_req=105996 n_rd=286480 n_write=137504 bw_util=0.4295
n_activity=1439773 dram_eff=0.589
bk0: 19200a 1788606i bk1: 19200a 1797603i bk2: 18480a 1799696i bk3: 18480a 1805257i bk4: 18024a 1805214i bk5: 18024a 1810068i bk6: 16832a 1813737i bk7: 16832a 1816676i bk8: 16792a 1815048i bk9: 16792a 1819422i bk10: 16776a 1816938i bk11: 16776a 1826353i bk12: 18428a 1799358i bk13: 18428a 1805333i bk14: 18708a 1790638i bk15: 18708a 1795617i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29764
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1974470 n_nop=1524132 n_act=13287 n_pre=13271 n_req=105945 n_rd=286380 n_write=137400 bw_util=0.4293
n_activity=1441862 dram_eff=0.5878
bk0: 18896a 1792664i bk1: 18900a 1802766i bk2: 18728a 1796837i bk3: 18728a 1800127i bk4: 18024a 1805552i bk5: 18024a 1807582i bk6: 16832a 1816080i bk7: 16832a 1819996i bk8: 16792a 1814959i bk9: 16792a 1817479i bk10: 16780a 1819960i bk11: 16780a 1823245i bk12: 18428a 1799743i bk13: 18428a 1804098i bk14: 18708a 1795448i bk15: 18708a 1796224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31391
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1974470 n_nop=1524574 n_act=13118 n_pre=13102 n_req=105919 n_rd=286276 n_write=137400 bw_util=0.4292
n_activity=1439856 dram_eff=0.5885
bk0: 18900a 1792730i bk1: 18896a 1800812i bk2: 18728a 1793698i bk3: 18728a 1802858i bk4: 17972a 1804829i bk5: 17972a 1811663i bk6: 16832a 1814780i bk7: 16832a 1819799i bk8: 16792a 1816388i bk9: 16792a 1820667i bk10: 16776a 1817849i bk11: 16776a 1823729i bk12: 18128a 1801454i bk13: 18128a 1808333i bk14: 19012a 1788567i bk15: 19012a 1791341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31437
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1974470 n_nop=1523844 n_act=13281 n_pre=13265 n_req=106020 n_rd=286480 n_write=137600 bw_util=0.4296
n_activity=1439777 dram_eff=0.5891
bk0: 18896a 1793133i bk1: 18896a 1802644i bk2: 18732a 1797382i bk3: 18732a 1801677i bk4: 17972a 1805511i bk5: 17972a 1811133i bk6: 16832a 1816640i bk7: 16832a 1819978i bk8: 16592a 1815967i bk9: 16592a 1821931i bk10: 17080a 1813672i bk11: 17080a 1819181i bk12: 18124a 1800624i bk13: 18124a 1805616i bk14: 19012a 1789210i bk15: 19012a 1792515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28877
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1974470 n_nop=1524336 n_act=13241 n_pre=13225 n_req=105917 n_rd=286268 n_write=137400 bw_util=0.4291
n_activity=1442220 dram_eff=0.5875
bk0: 18900a 1795287i bk1: 18896a 1802096i bk2: 18732a 1796678i bk3: 18732a 1801804i bk4: 17864a 1808179i bk5: 17864a 1813022i bk6: 16832a 1814977i bk7: 16832a 1817500i bk8: 16592a 1816939i bk9: 16592a 1819226i bk10: 17080a 1815079i bk11: 17080a 1819641i bk12: 18124a 1801544i bk13: 18124a 1808601i bk14: 19012a 1787125i bk15: 19012a 1788817i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32903
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9121074590 :  mf: uid=16067544, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6617110), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1974470 n_nop=1524300 n_act=13262 n_pre=13246 n_req=105916 n_rd=286262 n_write=137400 bw_util=0.4291
n_activity=1439149 dram_eff=0.5888
bk0: 19200a 1790218i bk1: 19200a 1797304i bk2: 18732a 1795694i bk3: 18730a 1800830i bk4: 17864a 1808265i bk5: 17864a 1812166i bk6: 16832a 1814548i bk7: 16832a 1819010i bk8: 16588a 1818195i bk9: 16588a 1821159i bk10: 17080a 1814487i bk11: 17080a 1820499i bk12: 18124a 1803031i bk13: 18124a 1806548i bk14: 18712a 1790664i bk15: 18712a 1797825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28689
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1974470 n_nop=1524134 n_act=13140 n_pre=13124 n_req=106018 n_rd=286472 n_write=137600 bw_util=0.4296
n_activity=1440539 dram_eff=0.5888
bk0: 19200a 1790839i bk1: 19200a 1798890i bk2: 18732a 1795589i bk3: 18732a 1801675i bk4: 17868a 1808315i bk5: 17868a 1811821i bk6: 16832a 1815586i bk7: 16832a 1821517i bk8: 16588a 1819603i bk9: 16588a 1820995i bk10: 16876a 1817106i bk11: 16876a 1822063i bk12: 18428a 1797300i bk13: 18428a 1802525i bk14: 18712a 1792988i bk15: 18712a 1796794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29406

========= L2 cache stats =========
L2_cache_bank[0]: Access = 52881, Miss = 35784, Miss_rate = 0.677, Pending_hits = 282, Reservation_fails = 2
L2_cache_bank[1]: Access = 52828, Miss = 35783, Miss_rate = 0.677, Pending_hits = 1467, Reservation_fails = 0
L2_cache_bank[2]: Access = 52853, Miss = 35797, Miss_rate = 0.677, Pending_hits = 252, Reservation_fails = 0
L2_cache_bank[3]: Access = 52850, Miss = 35796, Miss_rate = 0.677, Pending_hits = 1456, Reservation_fails = 1
L2_cache_bank[4]: Access = 52875, Miss = 35808, Miss_rate = 0.677, Pending_hits = 258, Reservation_fails = 1
L2_cache_bank[5]: Access = 52863, Miss = 35808, Miss_rate = 0.677, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[6]: Access = 52813, Miss = 35795, Miss_rate = 0.678, Pending_hits = 261, Reservation_fails = 1
L2_cache_bank[7]: Access = 52812, Miss = 35796, Miss_rate = 0.678, Pending_hits = 1472, Reservation_fails = 0
L2_cache_bank[8]: Access = 52890, Miss = 35810, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 2
L2_cache_bank[9]: Access = 52903, Miss = 35810, Miss_rate = 0.677, Pending_hits = 1492, Reservation_fails = 0
L2_cache_bank[10]: Access = 52878, Miss = 35797, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 2
L2_cache_bank[11]: Access = 52853, Miss = 35798, Miss_rate = 0.677, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[12]: Access = 52828, Miss = 35785, Miss_rate = 0.677, Pending_hits = 260, Reservation_fails = 2
L2_cache_bank[13]: Access = 52853, Miss = 35784, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 0
L2_cache_bank[14]: Access = 52928, Miss = 35810, Miss_rate = 0.677, Pending_hits = 254, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 35810, Miss_rate = 0.677, Pending_hits = 1462, Reservation_fails = 0
L2_cache_bank[16]: Access = 52866, Miss = 35784, Miss_rate = 0.677, Pending_hits = 257, Reservation_fails = 1
L2_cache_bank[17]: Access = 52841, Miss = 35783, Miss_rate = 0.677, Pending_hits = 1454, Reservation_fails = 1
L2_cache_bank[18]: Access = 52840, Miss = 35783, Miss_rate = 0.677, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[19]: Access = 52865, Miss = 35783, Miss_rate = 0.677, Pending_hits = 1471, Reservation_fails = 1
L2_cache_bank[20]: Access = 52928, Miss = 35809, Miss_rate = 0.677, Pending_hits = 247, Reservation_fails = 0
L2_cache_bank[21]: Access = 52928, Miss = 35809, Miss_rate = 0.677, Pending_hits = 1454, Reservation_fails = 0
L2_total_cache_accesses = 1163104
L2_total_cache_misses = 787522
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19094
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 356137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18959
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 409504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 378000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 784600
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 378000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.135

icnt_total_pkts_mem_to_simt=3736464
icnt_total_pkts_simt_to_mem=2675104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59
	minimum = 6
	maximum = 54
Network latency average = 8.46055
	minimum = 6
	maximum = 54
Slowest packet = 2314940
Flit latency average = 6.93708
	minimum = 6
	maximum = 50
Slowest flit = 6380397
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239928
	minimum = 0.0189862 (at node 5)
	maximum = 0.0284793 (at node 0)
Accepted packet rate average = 0.0239928
	minimum = 0.0189862 (at node 5)
	maximum = 0.0284793 (at node 0)
Injected flit rate average = 0.0661277
	minimum = 0.0437508 (at node 5)
	maximum = 0.0876564 (at node 42)
Accepted flit rate average= 0.0661277
	minimum = 0.0608797 (at node 5)
	maximum = 0.0913195 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.03633 (25 samples)
	minimum = 6 (25 samples)
	maximum = 97.76 (25 samples)
Network latency average = 8.72624 (25 samples)
	minimum = 6 (25 samples)
	maximum = 94.76 (25 samples)
Flit latency average = 7.2632 (25 samples)
	minimum = 6 (25 samples)
	maximum = 91 (25 samples)
Fragmentation average = 0.0201268 (25 samples)
	minimum = 0 (25 samples)
	maximum = 48.84 (25 samples)
Injected packet rate average = 0.0228389 (25 samples)
	minimum = 0.0180735 (25 samples)
	maximum = 0.0271085 (25 samples)
Accepted packet rate average = 0.0228389 (25 samples)
	minimum = 0.0180735 (25 samples)
	maximum = 0.0271085 (25 samples)
Injected flit rate average = 0.0629481 (25 samples)
	minimum = 0.0416433 (25 samples)
	maximum = 0.083466 (25 samples)
Accepted flit rate average = 0.0629481 (25 samples)
	minimum = 0.0579584 (25 samples)
	maximum = 0.0869296 (25 samples)
Injected packet size average = 2.75618 (25 samples)
Accepted packet size average = 2.75618 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 5 sec (2885 sec)
gpgpu_simulation_rate = 249990 (inst/sec)
gpgpu_simulation_rate = 2293 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 26: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 26 
gpu_sim_cycle = 39095
gpu_sim_insn = 28848876
gpu_ipc =     737.9173
gpu_tot_sim_cycle = 6878356
gpu_tot_sim_insn = 750070776
gpu_tot_ipc =     109.0480
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 13218
partiton_reqs_in_parallel = 860090
partiton_reqs_in_parallel_total    = 23334202
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5175
partiton_reqs_in_parallel_util = 860090
partiton_reqs_in_parallel_util_total    = 23334202
gpu_sim_cycle_parition_util = 39095
gpu_tot_sim_cycle_parition_util    = 1062335
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9663
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1163104
L2_BW  =     112.7468 GB/Sec
L2_BW_total  =      16.6684 GB/Sec
gpu_total_sim_rate=251364

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15059928
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 46592
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0350
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 44960
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15056814
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 46592
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15059928
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
125503, 120591, 120818, 125239, 125526, 120677, 120836, 125202, 33861, 32485, 32606, 22904, 
gpgpu_n_tot_thrd_icount = 866305024
gpgpu_n_tot_w_icount = 27072032
gpgpu_n_stall_shd_mem = 128642
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 815984
gpgpu_n_mem_write_global = 393120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 19921408
gpgpu_n_store_insn = 12383280
gpgpu_n_shmem_insn = 82037488
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1490944
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21633
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:795193	W0_Idle:505383	W0_Scoreboard:34165485	W1:1572480	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:10612680	W32:14886872
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6527872 {8:815984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 53464320 {136:393120,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 92104064 {40:196560,136:619424,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3144960 {8:393120,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 293 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 6878355 
mrq_lat_table:544654 	85305 	58248 	128762 	158772 	122374 	70067 	32115 	8427 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	759599 	435417 	2256 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	33 	1061615 	47746 	766 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	684873 	129127 	2008 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	166320 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1850 	205 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  7.910464  7.629552  8.188976  8.097886  7.352941  7.392473  8.056338  7.787129  8.506597  8.428759  7.440324  7.222722  8.751238  8.591738  7.562179  7.454914 
dram[1]:  8.246345  8.302379  7.651987  7.506849  6.691722  6.775530  9.066282  8.595629  8.417754  8.529100  7.385764  7.368843  8.036364  7.814364  7.640706  7.334995 
dram[2]:  8.347826  8.219539  8.179105  8.123147  7.243048  7.326042  8.378162  8.129199  8.395833  8.049937  7.631080  7.385764  8.561744  8.271345  7.233233  7.161546 
dram[3]:  8.255788  8.237624  7.801753  7.888151  6.821533  6.841440  8.835674  8.257217  7.694511  7.639811  7.583432  7.391004  8.073059  7.919373  7.534932  7.112205 
dram[4]:  8.656648  8.385219  8.215686  8.140572  7.273973  6.875498  8.450851  8.100503  8.080200  7.740696  8.030075  8.060377  8.127586  8.193511  7.242485  7.228000 
dram[5]:  8.073789  7.734177  8.085842  8.103910  6.937688  6.834653  9.081690  9.159091  7.712919  7.648873  7.740338  7.225479  8.437947  8.368048  7.436214  7.177756 
dram[6]:  8.930573  8.554259  8.195480  8.067853  7.109391  6.861554  8.439791  8.182741  8.120907  7.815758  7.891625  7.824176  7.840136  7.902857  7.520367  7.489858 
dram[7]:  8.091612  7.782378  7.842162  7.676190  7.367915  7.058402  9.107345  9.030812  7.275229  7.152198  7.705399  7.572088  8.556931  8.675032  7.437059  7.183852 
dram[8]:  8.555426  8.264938  8.141414  7.927869  7.024666  6.960285  8.643432  8.506597  7.989924  7.661836  7.705399  7.678362  8.153302  8.067677  7.414659  7.128378 
dram[9]:  7.965958  7.832636  7.825243  7.627760  7.758229  7.544150  8.506597  8.690027  7.411215  7.184598  7.976914  7.642608  8.535803  8.340169  7.207378  7.101179 
dram[10]:  8.557714  8.557714  8.051054  8.178128  6.996929  6.891129  9.030812  9.005587  7.832099  7.699029  7.537923  7.573271  8.279860  8.007928  7.538061  7.221778 
average row locality = 1212146/154869 = 7.826912
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4915      4914      4888      4888      4678      4678      4290      4290      4368      4368      4367      4367      4783      4783      4927      4927 
dram[1]:      4913      4913      4810      4810      4758      4758      4290      4290      4368      4368      4379      4379      4784      4784      4927      4926 
dram[2]:      4992      4992      4810      4810      4758      4758      4290      4290      4368      4368      4379      4379      4784      4784      4860      4860 
dram[3]:      4992      4992      4809      4809      4758      4758      4289      4290      4368      4368      4367      4367      4784      4784      4860      4860 
dram[4]:      4992      4992      4809      4809      4693      4693      4368      4368      4368      4368      4367      4367      4783      4783      4862      4862 
dram[5]:      4913      4914      4874      4874      4693      4693      4368      4368      4368      4368      4368      4368      4783      4783      4862      4862 
dram[6]:      4914      4913      4874      4874      4679      4679      4368      4368      4368      4368      4367      4367      4705      4705      4941      4941 
dram[7]:      4913      4913      4875      4875      4679      4679      4368      4368      4316      4316      4446      4446      4704      4704      4941      4941 
dram[8]:      4914      4913      4875      4875      4651      4651      4368      4368      4316      4316      4446      4446      4704      4704      4941      4941 
dram[9]:      4992      4992      4875      4875      4651      4651      4368      4368      4316      4316      4446      4446      4704      4704      4863      4863 
dram[10]:      4992      4992      4875      4875      4652      4652      4368      4368      4316      4316      4393      4393      4783      4783      4863      4863 
total reads: 819026
bank skew: 4992/4289 = 1.16
chip skew: 74484/74429 = 1.00
number of total write accesses:
dram[0]:      2418      2418      2392      2392      2197      2197      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[1]:      2418      2418      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2431      2431 
dram[2]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2054      2054      2288      2288      2366      2366 
dram[3]:      2496      2496      2314      2314      2275      2275      2002      2002      2080      2080      2041      2041      2288      2288      2366      2366 
dram[4]:      2496      2496      2314      2314      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[5]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2288      2288      2366      2366 
dram[6]:      2418      2418      2379      2379      2210      2210      2080      2080      2080      2080      2041      2041      2210      2210      2444      2444 
dram[7]:      2418      2418      2379      2379      2210      2210      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[8]:      2418      2418      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2444      2444 
dram[9]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2119      2119      2210      2210      2366      2366 
dram[10]:      2496      2496      2379      2379      2184      2184      2080      2080      2028      2028      2067      2067      2288      2288      2366      2366 
total reads: 393120
bank skew: 2496/2002 = 1.25
chip skew: 35776/35724 = 1.00
average mf latency per bank:
dram[0]:        320       261       301       262       316       263       291       261       298       258       327       267       367       275       332       264
dram[1]:        317       261       302       260       316       263       290       263       295       258       329       266       370       274       331       264
dram[2]:        321       262       301       263       314       263       292       263       297       257       326       267       363       275       333       262
dram[3]:        318       260       302       262       315       262       290       265       297       258       332       268       369       275       328       263
dram[4]:        319       260       303       265       315       262       290       261       298       258       330       270       368       275       330       261
dram[5]:        317       259       302       262       316       265       291       261       298       259       333       268       370       274       327       263
dram[6]:        318       261       305       263       316       261       290       260       296       257       332       269       370       277       332       262
dram[7]:        315       261       303       261       313       263       291       261       297       254       334       268       368       278       333       262
dram[8]:        314       261       308       264       316       263       290       261       294       257       333       268       370       275       332       263
dram[9]:        317       261       305       262       314       263       290       261       297       255       334       269       370       277       333       261
dram[10]:        316       260       304       263       316       262       290       261       294       257       335       267       370       275       331       264
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2047062 n_nop=1578464 n_act=13997 n_pre=13981 n_req=110155 n_rd=297724 n_write=142896 bw_util=0.4305
n_activity=1499293 dram_eff=0.5878
bk0: 19660a 1857211i bk1: 19656a 1868296i bk2: 19552a 1860746i bk3: 19552a 1868351i bk4: 18712a 1873635i bk5: 18712a 1875367i bk6: 17160a 1884471i bk7: 17160a 1889620i bk8: 17472a 1884848i bk9: 17472a 1885659i bk10: 17468a 1881968i bk11: 17468a 1890383i bk12: 19132a 1866668i bk13: 19132a 1870597i bk14: 19708a 1850282i bk15: 19708a 1857268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32162
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f9119856ac0 :  mf: uid=16710188, sid09:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (6878355), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2047062 n_nop=1577987 n_act=14184 n_pre=14168 n_req=110181 n_rd=297827 n_write=142896 bw_util=0.4306
n_activity=1503610 dram_eff=0.5862
bk0: 19652a 1858791i bk1: 19652a 1868455i bk2: 19240a 1863712i bk3: 19240a 1869517i bk4: 19032a 1864477i bk5: 19031a 1870978i bk6: 17160a 1885196i bk7: 17160a 1889265i bk8: 17472a 1882716i bk9: 17472a 1887141i bk10: 17516a 1885609i bk11: 17516a 1891127i bk12: 19136a 1865652i bk13: 19136a 1868160i bk14: 19708a 1853060i bk15: 19704a 1857866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31128
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2047062 n_nop=1578182 n_act=13984 n_pre=13968 n_req=110232 n_rd=297928 n_write=143000 bw_util=0.4308
n_activity=1499101 dram_eff=0.5883
bk0: 19968a 1853755i bk1: 19968a 1863375i bk2: 19240a 1862430i bk3: 19240a 1869057i bk4: 19032a 1868878i bk5: 19032a 1871436i bk6: 17160a 1884471i bk7: 17160a 1888634i bk8: 17472a 1882913i bk9: 17472a 1888740i bk10: 17516a 1881906i bk11: 17516a 1890118i bk12: 19136a 1866241i bk13: 19136a 1872537i bk14: 19440a 1855027i bk15: 19440a 1859276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29954
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2047062 n_nop=1577756 n_act=14303 n_pre=14287 n_req=110179 n_rd=297820 n_write=142896 bw_util=0.4306
n_activity=1500061 dram_eff=0.5876
bk0: 19968a 1854009i bk1: 19968a 1866371i bk2: 19236a 1863091i bk3: 19236a 1870062i bk4: 19032a 1866812i bk5: 19032a 1872303i bk6: 17156a 1884823i bk7: 17160a 1886686i bk8: 17472a 1881195i bk9: 17472a 1886109i bk10: 17468a 1884823i bk11: 17468a 1891476i bk12: 19136a 1861379i bk13: 19136a 1865592i bk14: 19440a 1857893i bk15: 19440a 1859453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30503
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2047062 n_nop=1578208 n_act=13967 n_pre=13951 n_req=110234 n_rd=297936 n_write=143000 bw_util=0.4308
n_activity=1499014 dram_eff=0.5883
bk0: 19968a 1853827i bk1: 19968a 1862790i bk2: 19236a 1865309i bk3: 19236a 1871032i bk4: 18772a 1870318i bk5: 18772a 1875218i bk6: 17472a 1880178i bk7: 17472a 1883147i bk8: 17472a 1881314i bk9: 17472a 1885634i bk10: 17468a 1883362i bk11: 17468a 1892616i bk12: 19132a 1864703i bk13: 19132a 1870913i bk14: 19448a 1855681i bk15: 19448a 1860925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29816
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2047062 n_nop=1578100 n_act=14123 n_pre=14107 n_req=110183 n_rd=297836 n_write=142896 bw_util=0.4306
n_activity=1501085 dram_eff=0.5872
bk0: 19652a 1857829i bk1: 19656a 1868372i bk2: 19496a 1862152i bk3: 19496a 1865430i bk4: 18772a 1870929i bk5: 18772a 1873085i bk6: 17472a 1882333i bk7: 17472a 1886532i bk8: 17472a 1880805i bk9: 17472a 1883568i bk10: 17472a 1886170i bk11: 17472a 1889595i bk12: 19132a 1865618i bk13: 19132a 1870215i bk14: 19448a 1860800i bk15: 19448a 1861593i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31766
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2047062 n_nop=1578534 n_act=13962 n_pre=13946 n_req=110155 n_rd=297724 n_write=142896 bw_util=0.4305
n_activity=1499129 dram_eff=0.5878
bk0: 19656a 1858080i bk1: 19652a 1866083i bk2: 19496a 1859315i bk3: 19496a 1868440i bk4: 18716a 1870164i bk5: 18716a 1877047i bk6: 17472a 1881116i bk7: 17472a 1886343i bk8: 17472a 1882695i bk9: 17472a 1887021i bk10: 17468a 1883958i bk11: 17468a 1889942i bk12: 18820a 1867485i bk13: 18820a 1874531i bk14: 19764a 1853334i bk15: 19764a 1856260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31829
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2047062 n_nop=1577728 n_act=14155 n_pre=14139 n_req=110260 n_rd=297936 n_write=143104 bw_util=0.4309
n_activity=1498932 dram_eff=0.5885
bk0: 19652a 1858287i bk1: 19652a 1867539i bk2: 19500a 1862193i bk3: 19500a 1866761i bk4: 18716a 1870892i bk5: 18716a 1876677i bk6: 17472a 1882904i bk7: 17472a 1886530i bk8: 17264a 1882000i bk9: 17264a 1888430i bk10: 17784a 1879501i bk11: 17784a 1885296i bk12: 18816a 1866408i bk13: 18816a 1871724i bk14: 19764a 1853998i bk15: 19764a 1857548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2895
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2047062 n_nop=1578316 n_act=14075 n_pre=14059 n_req=110153 n_rd=297716 n_write=142896 bw_util=0.4305
n_activity=1501199 dram_eff=0.587
bk0: 19656a 1860356i bk1: 19652a 1867623i bk2: 19500a 1861960i bk3: 19500a 1866936i bk4: 18604a 1873930i bk5: 18604a 1878686i bk6: 17472a 1881305i bk7: 17472a 1883992i bk8: 17264a 1882989i bk9: 17264a 1885736i bk10: 17784a 1881247i bk11: 17784a 1885924i bk12: 18816a 1867741i bk13: 18816a 1874345i bk14: 19764a 1851835i bk15: 19764a 1854441i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32915
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2047062 n_nop=1578178 n_act=14142 n_pre=14126 n_req=110154 n_rd=297720 n_write=142896 bw_util=0.4305
n_activity=1498237 dram_eff=0.5882
bk0: 19968a 1855347i bk1: 19968a 1862410i bk2: 19500a 1860334i bk3: 19500a 1866033i bk4: 18604a 1873563i bk5: 18604a 1877821i bk6: 17472a 1880618i bk7: 17472a 1885227i bk8: 17264a 1884332i bk9: 17264a 1887606i bk10: 17784a 1880782i bk11: 17784a 1886771i bk12: 18816a 1868946i bk13: 18816a 1872907i bk14: 19452a 1855841i bk15: 19452a 1863089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28867
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2047062 n_nop=1578082 n_act=13978 n_pre=13962 n_req=110260 n_rd=297936 n_write=143104 bw_util=0.4309
n_activity=1499696 dram_eff=0.5882
bk0: 19968a 1856025i bk1: 19968a 1864167i bk2: 19500a 1860732i bk3: 19500a 1866730i bk4: 18608a 1873689i bk5: 18608a 1877119i bk6: 17472a 1881804i bk7: 17472a 1888025i bk8: 17264a 1885857i bk9: 17264a 1887543i bk10: 17572a 1883026i bk11: 17572a 1888440i bk12: 19132a 1862999i bk13: 19132a 1868491i bk14: 19452a 1858188i bk15: 19452a 1862286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29712

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54994, Miss = 37216, Miss_rate = 0.677, Pending_hits = 288, Reservation_fails = 2
L2_cache_bank[1]: Access = 54940, Miss = 37215, Miss_rate = 0.677, Pending_hits = 1476, Reservation_fails = 0
L2_cache_bank[2]: Access = 54966, Miss = 37229, Miss_rate = 0.677, Pending_hits = 259, Reservation_fails = 0
L2_cache_bank[3]: Access = 54964, Miss = 37228, Miss_rate = 0.677, Pending_hits = 1465, Reservation_fails = 1
L2_cache_bank[4]: Access = 54990, Miss = 37241, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 1
L2_cache_bank[5]: Access = 54977, Miss = 37241, Miss_rate = 0.677, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[6]: Access = 54925, Miss = 37227, Miss_rate = 0.678, Pending_hits = 267, Reservation_fails = 1
L2_cache_bank[7]: Access = 54925, Miss = 37228, Miss_rate = 0.678, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[8]: Access = 55005, Miss = 37242, Miss_rate = 0.677, Pending_hits = 290, Reservation_fails = 2
L2_cache_bank[9]: Access = 55018, Miss = 37242, Miss_rate = 0.677, Pending_hits = 1503, Reservation_fails = 0
L2_cache_bank[10]: Access = 54992, Miss = 37229, Miss_rate = 0.677, Pending_hits = 302, Reservation_fails = 2
L2_cache_bank[11]: Access = 54966, Miss = 37230, Miss_rate = 0.677, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[12]: Access = 54940, Miss = 37216, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 2
L2_cache_bank[13]: Access = 54966, Miss = 37215, Miss_rate = 0.677, Pending_hits = 1476, Reservation_fails = 0
L2_cache_bank[14]: Access = 55044, Miss = 37242, Miss_rate = 0.677, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[15]: Access = 55044, Miss = 37242, Miss_rate = 0.677, Pending_hits = 1475, Reservation_fails = 0
L2_cache_bank[16]: Access = 54979, Miss = 37215, Miss_rate = 0.677, Pending_hits = 264, Reservation_fails = 1
L2_cache_bank[17]: Access = 54953, Miss = 37214, Miss_rate = 0.677, Pending_hits = 1462, Reservation_fails = 1
L2_cache_bank[18]: Access = 54953, Miss = 37215, Miss_rate = 0.677, Pending_hits = 265, Reservation_fails = 0
L2_cache_bank[19]: Access = 54979, Miss = 37215, Miss_rate = 0.677, Pending_hits = 1481, Reservation_fails = 1
L2_cache_bank[20]: Access = 55044, Miss = 37242, Miss_rate = 0.677, Pending_hits = 255, Reservation_fails = 0
L2_cache_bank[21]: Access = 55044, Miss = 37242, Miss_rate = 0.677, Pending_hits = 1466, Reservation_fails = 0
L2_total_cache_accesses = 1209608
L2_total_cache_misses = 819026
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19282
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 370949
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19147
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 425888
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 393120
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 815984
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 393120
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.135

icnt_total_pkts_mem_to_simt=3885824
icnt_total_pkts_simt_to_mem=2782088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51996
	minimum = 6
	maximum = 48
Network latency average = 8.40127
	minimum = 6
	maximum = 46
Slowest packet = 2385718
Flit latency average = 6.86158
	minimum = 6
	maximum = 42
Slowest flit = 6575655
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237909
	minimum = 0.0188264 (at node 0)
	maximum = 0.0282396 (at node 7)
Accepted packet rate average = 0.0237909
	minimum = 0.0188264 (at node 0)
	maximum = 0.0282396 (at node 7)
Injected flit rate average = 0.0655712
	minimum = 0.0433826 (at node 0)
	maximum = 0.0869187 (at node 42)
Accepted flit rate average= 0.0655712
	minimum = 0.0603673 (at node 0)
	maximum = 0.090551 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.01647 (26 samples)
	minimum = 6 (26 samples)
	maximum = 95.8462 (26 samples)
Network latency average = 8.71374 (26 samples)
	minimum = 6 (26 samples)
	maximum = 92.8846 (26 samples)
Flit latency average = 7.24776 (26 samples)
	minimum = 6 (26 samples)
	maximum = 89.1154 (26 samples)
Fragmentation average = 0.0193527 (26 samples)
	minimum = 0 (26 samples)
	maximum = 46.9615 (26 samples)
Injected packet rate average = 0.0228755 (26 samples)
	minimum = 0.0181024 (26 samples)
	maximum = 0.027152 (26 samples)
Accepted packet rate average = 0.0228755 (26 samples)
	minimum = 0.0181024 (26 samples)
	maximum = 0.027152 (26 samples)
Injected flit rate average = 0.0630489 (26 samples)
	minimum = 0.0417102 (26 samples)
	maximum = 0.0835988 (26 samples)
Accepted flit rate average = 0.0630489 (26 samples)
	minimum = 0.0580511 (26 samples)
	maximum = 0.0870689 (26 samples)
Injected packet size average = 2.75618 (26 samples)
Accepted packet size average = 2.75618 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 44 sec (2984 sec)
gpgpu_simulation_rate = 251364 (inst/sec)
gpgpu_simulation_rate = 2305 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 27 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 27: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 27 
gpu_sim_cycle = 38763
gpu_sim_insn = 28848876
gpu_ipc =     744.2374
gpu_tot_sim_cycle = 7139269
gpu_tot_sim_insn = 778919652
gpu_tot_ipc =     109.1036
gpu_tot_issued_cta = 1728
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 13698
partiton_reqs_in_parallel = 852786
partiton_reqs_in_parallel_total    = 24194292
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5084
partiton_reqs_in_parallel_util = 852786
partiton_reqs_in_parallel_util_total    = 24194292
gpu_sim_cycle_parition_util = 38763
gpu_tot_sim_cycle_parition_util    = 1101430
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9674
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1209608
L2_BW  =     113.7124 GB/Sec
L2_BW_total  =      16.6767 GB/Sec
gpu_total_sim_rate=252731

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15639156
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 48384
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0337
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 46752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 15636042
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 48384
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15639156
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
130330, 125231, 125465, 130058, 130353, 125323, 125483, 130009, 33861, 32485, 32606, 22904, 
gpgpu_n_tot_thrd_icount = 899624448
gpgpu_n_tot_w_icount = 28113264
gpgpu_n_stall_shd_mem = 128679
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 847368
gpgpu_n_mem_write_global = 408240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 20687616
gpgpu_n_store_insn = 12859560
gpgpu_n_shmem_insn = 85192776
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1548288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21670
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:825864	W0_Idle:520627	W0_Scoreboard:35289838	W1:1632960	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11020860	W32:15459444
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6778944 {8:847368,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 55520640 {136:408240,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 95646528 {40:204120,136:643248,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3265920 {8:408240,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 290 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 7139268 
mrq_lat_table:566003 	89220 	60739 	133236 	164257 	126998 	73063 	33324 	8508 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	792158 	449332 	2286 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	1105931 	49922 	776 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	710912 	134394 	2086 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	181440 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1925 	207 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.109692  7.825283  8.363234  8.271632  7.531713  7.571732  8.260101  7.987790  8.704811  8.604114  7.614857  7.395116  8.974390  8.813173  7.731041  7.638361 
dram[1]:  8.449500  8.506145  7.836691  7.673935  6.863465  6.948523  9.279432  8.804845  8.593068  8.704811  7.560589  7.543503  8.251122  8.026173  7.794088  7.502453 
dram[2]:  8.554456  8.424702  8.350283  8.294051  7.422607  7.506694  8.585301  8.333758  8.593068  8.223587  7.808187  7.560589  8.782816  8.489042  7.397044  7.339199 
dram[3]:  8.461371  8.442997  7.970874  8.057797  6.995202  7.015399  9.047027  8.463131  7.866040  7.810968  7.760794  7.566553  8.288288  8.132597  7.700513  7.275194 
dram[4]:  8.866590  8.592265  8.387060  8.311586  7.453125  7.049261  8.661499  8.307311  8.274413  7.912529  8.211111  8.241635  8.343537  8.410286  7.420949  7.406312 
dram[5]:  8.275000  7.931250  8.276128  8.276128  7.112326  7.007835  9.298197  9.376224  7.884570  7.820094  7.919048  7.399333  8.657647  8.586931  7.601214  7.341154 
dram[6]:  9.140456  8.760644  8.386845  8.257958  7.286735  7.035468  8.650323  8.390488  8.315528  7.988067  8.071602  8.003610  8.050336  8.113867  7.688377  7.657685 
dram[7]:  8.293028  7.980084  8.029882  7.845673  7.548626  7.235056  9.324061  9.246897  7.441808  7.317778  7.886574  7.751991  8.775610  8.894932  7.604559  7.335564 
dram[8]:  8.761795  8.468298  8.332226  8.116505  7.200203  7.134944  8.856010  8.717815  8.161091  7.831153  7.886574  7.859285  8.367442  8.280783  7.582016  7.293726 
dram[9]:  8.168067  8.033058  7.995749  7.796891  7.942825  7.726281  8.717815  8.903054  7.577675  7.332962  8.160479  7.823192  8.754258  8.556480  7.356513  7.278101 
dram[10]:  8.766629  8.766629  8.240964  8.369299  7.172065  7.064806  9.246897  9.221458  8.001215  7.867383  7.715765  7.751445  8.497690  8.222346  7.703590  7.385448 
average row locality = 1258770/157063 = 8.014427
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5104      5103      5072      5072      4851      4851      4463      4463      4534      4534      4529      4529      4975      4975      5119      5119 
dram[1]:      5102      5102      4991      4991      4934      4934      4463      4463      4534      4534      4542      4542      4976      4976      5119      5118 
dram[2]:      5184      5184      4991      4991      4934      4934      4463      4463      4534      4534      4542      4542      4976      4976      5049      5049 
dram[3]:      5184      5184      4990      4990      4934      4934      4462      4463      4534      4534      4530      4530      4976      4976      5049      5049 
dram[4]:      5184      5184      4990      4990      4867      4867      4544      4544      4534      4534      4530      4530      4975      4975      5051      5051 
dram[5]:      5102      5103      5057      5057      4867      4867      4544      4544      4534      4534      4531      4531      4975      4975      5051      5051 
dram[6]:      5103      5102      5057      5057      4853      4853      4544      4544      4534      4534      4530      4530      4894      4894      5133      5133 
dram[7]:      5102      5102      5058      5058      4853      4853      4544      4544      4480      4480      4612      4612      4893      4893      5133      5133 
dram[8]:      5103      5102      5058      5058      4824      4824      4544      4544      4480      4480      4612      4612      4893      4893      5133      5133 
dram[9]:      5184      5184      5058      5058      4824      4824      4544      4544      4479      4479      4612      4612      4893      4893      5052      5052 
dram[10]:      5184      5184      5058      5058      4825      4825      4544      4544      4479      4479      4557      4557      4975      4975      5052      5052 
total reads: 850530
bank skew: 5184/4462 = 1.16
chip skew: 77350/77292 = 1.00
number of total write accesses:
dram[0]:      2511      2511      2480      2480      2274      2274      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[1]:      2511      2511      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2527      2527 
dram[2]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2134      2134      2384      2384      2459      2459 
dram[3]:      2592      2592      2399      2399      2355      2355      2079      2079      2160      2160      2121      2121      2384      2384      2459      2459 
dram[4]:      2592      2592      2399      2399      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[5]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2384      2384      2459      2459 
dram[6]:      2511      2511      2466      2466      2288      2288      2160      2160      2160      2160      2121      2121      2303      2303      2540      2540 
dram[7]:      2511      2511      2466      2466      2288      2288      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[8]:      2511      2511      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2540      2540 
dram[9]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2202      2202      2303      2303      2459      2459 
dram[10]:      2592      2592      2466      2466      2261      2261      2160      2160      2106      2106      2148      2148      2384      2384      2459      2459 
total reads: 408240
bank skew: 2592/2079 = 1.25
chip skew: 37152/37098 = 1.00
average mf latency per bank:
dram[0]:        316       259       298       260       313       262       289       259       295       257       323       265       361       272       328       263
dram[1]:        314       259       299       259       313       261       288       262       292       256       325       264       364       272       327       262
dram[2]:        317       260       299       262       311       261       289       261       294       255       322       265       357       272       328       261
dram[3]:        315       259       300       260       312       261       288       263       294       257       328       266       363       272       324       261
dram[4]:        315       258       300       263       311       261       287       260       295       256       326       268       362       273       326       260
dram[5]:        314       258       299       260       313       263       288       260       295       258       329       266       364       272       323       261
dram[6]:        315       259       302       262       313       260       287       259       293       256       328       267       364       274       328       261
dram[7]:        312       259       300       259       310       262       289       260       294       253       330       266       362       276       329       260
dram[8]:        311       259       305       263       313       261       288       260       291       255       329       266       364       273       328       261
dram[9]:        314       259       302       260       311       262       288       259       294       254       330       267       364       275       329       260
dram[10]:        312       258       301       261       313       260       287       259       291       255       331       265       364       272       327       262
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2119038 n_nop=1633100 n_act=14195 n_pre=14179 n_req=114391 n_rd=309172 n_write=148392 bw_util=0.4319
n_activity=1554360 dram_eff=0.5887
bk0: 20416a 1922421i bk1: 20412a 1934163i bk2: 20288a 1925999i bk3: 20288a 1934110i bk4: 19404a 1939764i bk5: 19404a 1941532i bk6: 17852a 1950508i bk7: 17852a 1955965i bk8: 18136a 1951012i bk9: 18136a 1951600i bk10: 18116a 1948233i bk11: 18116a 1956537i bk12: 19900a 1931789i bk13: 19900a 1935929i bk14: 20476a 1915399i bk15: 20476a 1922729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31592
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2119038 n_nop=1632606 n_act=14386 n_pre=14370 n_req=114419 n_rd=309284 n_write=148392 bw_util=0.432
n_activity=1559217 dram_eff=0.5871
bk0: 20408a 1924069i bk1: 20408a 1933970i bk2: 19964a 1929300i bk3: 19964a 1935481i bk4: 19736a 1930892i bk5: 19736a 1937239i bk6: 17852a 1951257i bk7: 17852a 1955427i bk8: 18136a 1948864i bk9: 18136a 1953575i bk10: 18168a 1951758i bk11: 18168a 1957574i bk12: 19904a 1930839i bk13: 19904a 1933370i bk14: 20476a 1917798i bk15: 20472a 1922603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30506
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2119038 n_nop=1632810 n_act=14182 n_pre=14166 n_req=114470 n_rd=309384 n_write=148496 bw_util=0.4322
n_activity=1554719 dram_eff=0.589
bk0: 20736a 1918680i bk1: 20736a 1928975i bk2: 19964a 1928124i bk3: 19964a 1934764i bk4: 19736a 1934855i bk5: 19736a 1937653i bk6: 17852a 1950515i bk7: 17852a 1955079i bk8: 18136a 1949195i bk9: 18136a 1954873i bk10: 18168a 1948296i bk11: 18168a 1956690i bk12: 19904a 1931468i bk13: 19904a 1938230i bk14: 20196a 1920157i bk15: 20196a 1924552i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28833
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2119038 n_nop=1632376 n_act=14505 n_pre=14489 n_req=114417 n_rd=309276 n_write=148392 bw_util=0.432
n_activity=1555248 dram_eff=0.5885
bk0: 20736a 1919150i bk1: 20736a 1931629i bk2: 19960a 1928560i bk3: 19960a 1935857i bk4: 19736a 1932715i bk5: 19736a 1938487i bk6: 17848a 1950762i bk7: 17852a 1952935i bk8: 18136a 1947359i bk9: 18136a 1951992i bk10: 18120a 1951297i bk11: 18120a 1958025i bk12: 19904a 1926271i bk13: 19904a 1930332i bk14: 20196a 1922778i bk15: 20196a 1924668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29847
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2119038 n_nop=1632824 n_act=14163 n_pre=14147 n_req=114476 n_rd=309400 n_write=148504 bw_util=0.4322
n_activity=1554469 dram_eff=0.5891
bk0: 20736a 1918974i bk1: 20736a 1928402i bk2: 19960a 1930869i bk3: 19960a 1936715i bk4: 19468a 1936677i bk5: 19468a 1941627i bk6: 18176a 1946047i bk7: 18176a 1949445i bk8: 18136a 1947322i bk9: 18136a 1951364i bk10: 18120a 1949476i bk11: 18120a 1959198i bk12: 19900a 1929696i bk13: 19900a 1936262i bk14: 20204a 1921213i bk15: 20204a 1926457i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29073
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2119038 n_nop=1632724 n_act=14323 n_pre=14307 n_req=114421 n_rd=309292 n_write=148392 bw_util=0.432
n_activity=1556830 dram_eff=0.588
bk0: 20408a 1923265i bk1: 20412a 1934258i bk2: 20228a 1927767i bk3: 20228a 1931254i bk4: 19468a 1937490i bk5: 19468a 1939686i bk6: 18176a 1948408i bk7: 18176a 1952753i bk8: 18136a 1946873i bk9: 18136a 1949762i bk10: 18124a 1952493i bk11: 18124a 1956042i bk12: 19900a 1930661i bk13: 19900a 1935500i bk14: 20204a 1925969i bk15: 20204a 1927354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30925
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2119038 n_nop=1633166 n_act=14158 n_pre=14142 n_req=114393 n_rd=309180 n_write=148392 bw_util=0.4319
n_activity=1554522 dram_eff=0.5887
bk0: 20412a 1923333i bk1: 20408a 1931700i bk2: 20228a 1924910i bk3: 20228a 1934303i bk4: 19412a 1936525i bk5: 19412a 1943215i bk6: 18176a 1947107i bk7: 18176a 1952750i bk8: 18136a 1948984i bk9: 18136a 1952785i bk10: 18120a 1950157i bk11: 18120a 1956229i bk12: 19576a 1932724i bk13: 19576a 1940332i bk14: 20532a 1918312i bk15: 20532a 1921057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31082
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2119038 n_nop=1632332 n_act=14357 n_pre=14341 n_req=114502 n_rd=309400 n_write=148608 bw_util=0.4323
n_activity=1554241 dram_eff=0.5894
bk0: 20408a 1923840i bk1: 20408a 1933121i bk2: 20232a 1927731i bk3: 20232a 1932418i bk4: 19412a 1937066i bk5: 19412a 1942518i bk6: 18176a 1948583i bk7: 18176a 1952674i bk8: 17920a 1947945i bk9: 17920a 1954546i bk10: 18448a 1945603i bk11: 18448a 1951451i bk12: 19572a 1931398i bk13: 19572a 1936855i bk14: 20532a 1919026i bk15: 20532a 1922836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28058
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2119038 n_nop=1632944 n_act=14273 n_pre=14257 n_req=114391 n_rd=309172 n_write=148392 bw_util=0.4319
n_activity=1556393 dram_eff=0.588
bk0: 20412a 1925478i bk1: 20408a 1932900i bk2: 20232a 1927301i bk3: 20232a 1932743i bk4: 19296a 1940154i bk5: 19296a 1944717i bk6: 18176a 1947029i bk7: 18176a 1950174i bk8: 17920a 1949075i bk9: 17920a 1952206i bk10: 18448a 1947336i bk11: 18448a 1952329i bk12: 19572a 1932300i bk13: 19572a 1939897i bk14: 20532a 1916975i bk15: 20532a 1919250i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32478
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9119ea5080 :  mf: uid=17352832, sid17:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (7139268), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2119038 n_nop=1632804 n_act=14346 n_pre=14330 n_req=114390 n_rd=309166 n_write=148392 bw_util=0.4319
n_activity=1553818 dram_eff=0.5889
bk0: 20736a 1920394i bk1: 20736a 1927672i bk2: 20232a 1926227i bk3: 20230a 1931543i bk4: 19296a 1939675i bk5: 19296a 1943761i bk6: 18176a 1946469i bk7: 18176a 1951378i bk8: 17916a 1950415i bk9: 17916a 1953941i bk10: 18448a 1946760i bk11: 18448a 1953172i bk12: 19572a 1934226i bk13: 19572a 1938023i bk14: 20208a 1920790i bk15: 20208a 1928193i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28089
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2119038 n_nop=1632702 n_act=14176 n_pre=14160 n_req=114500 n_rd=309392 n_write=148608 bw_util=0.4323
n_activity=1555226 dram_eff=0.589
bk0: 20736a 1921517i bk1: 20736a 1929974i bk2: 20232a 1926044i bk3: 20232a 1932763i bk4: 19300a 1939907i bk5: 19300a 1943147i bk6: 18176a 1947452i bk7: 18176a 1953982i bk8: 17916a 1952028i bk9: 17916a 1954033i bk10: 18228a 1949444i bk11: 18228a 1955002i bk12: 19900a 1928022i bk13: 19900a 1933750i bk14: 20208a 1923282i bk15: 20208a 1927585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28908

========= L2 cache stats =========
L2_cache_bank[0]: Access = 57107, Miss = 38647, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 2
L2_cache_bank[1]: Access = 57052, Miss = 38646, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 0
L2_cache_bank[2]: Access = 57079, Miss = 38661, Miss_rate = 0.677, Pending_hits = 261, Reservation_fails = 0
L2_cache_bank[3]: Access = 57078, Miss = 38660, Miss_rate = 0.677, Pending_hits = 1467, Reservation_fails = 1
L2_cache_bank[4]: Access = 57105, Miss = 38673, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 1
L2_cache_bank[5]: Access = 57092, Miss = 38673, Miss_rate = 0.677, Pending_hits = 1513, Reservation_fails = 0
L2_cache_bank[6]: Access = 57038, Miss = 38659, Miss_rate = 0.678, Pending_hits = 269, Reservation_fails = 1
L2_cache_bank[7]: Access = 57037, Miss = 38660, Miss_rate = 0.678, Pending_hits = 1483, Reservation_fails = 0
L2_cache_bank[8]: Access = 57119, Miss = 38675, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 2
L2_cache_bank[9]: Access = 57133, Miss = 38675, Miss_rate = 0.677, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[10]: Access = 57106, Miss = 38661, Miss_rate = 0.677, Pending_hits = 305, Reservation_fails = 2
L2_cache_bank[11]: Access = 57079, Miss = 38662, Miss_rate = 0.677, Pending_hits = 1503, Reservation_fails = 0
L2_cache_bank[12]: Access = 57052, Miss = 38648, Miss_rate = 0.677, Pending_hits = 270, Reservation_fails = 2
L2_cache_bank[13]: Access = 57079, Miss = 38647, Miss_rate = 0.677, Pending_hits = 1480, Reservation_fails = 0
L2_cache_bank[14]: Access = 57160, Miss = 38675, Miss_rate = 0.677, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[15]: Access = 57160, Miss = 38675, Miss_rate = 0.677, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[16]: Access = 57093, Miss = 38647, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 1
L2_cache_bank[17]: Access = 57066, Miss = 38646, Miss_rate = 0.677, Pending_hits = 1465, Reservation_fails = 1
L2_cache_bank[18]: Access = 57065, Miss = 38646, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[19]: Access = 57092, Miss = 38646, Miss_rate = 0.677, Pending_hits = 1483, Reservation_fails = 1
L2_cache_bank[20]: Access = 57160, Miss = 38674, Miss_rate = 0.677, Pending_hits = 258, Reservation_fails = 0
L2_cache_bank[21]: Access = 57160, Miss = 38674, Miss_rate = 0.677, Pending_hits = 1469, Reservation_fails = 0
L2_total_cache_accesses = 1256112
L2_total_cache_misses = 850530
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19340
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 385891
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 442272
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 847368
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 408240
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.136

icnt_total_pkts_mem_to_simt=4035184
icnt_total_pkts_simt_to_mem=2889072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59745
	minimum = 6
	maximum = 50
Network latency average = 8.46809
	minimum = 6
	maximum = 50
Slowest packet = 2444913
Flit latency average = 6.94935
	minimum = 6
	maximum = 46
Slowest flit = 6738997
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239946
	minimum = 0.0189877 (at node 0)
	maximum = 0.0284815 (at node 15)
Accepted packet rate average = 0.0239946
	minimum = 0.0189877 (at node 0)
	maximum = 0.0284815 (at node 15)
Injected flit rate average = 0.0661328
	minimum = 0.0437542 (at node 0)
	maximum = 0.0876632 (at node 42)
Accepted flit rate average= 0.0661328
	minimum = 0.0608844 (at node 0)
	maximum = 0.0913266 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.00095 (27 samples)
	minimum = 6 (27 samples)
	maximum = 94.1481 (27 samples)
Network latency average = 8.70464 (27 samples)
	minimum = 6 (27 samples)
	maximum = 91.2963 (27 samples)
Flit latency average = 7.23671 (27 samples)
	minimum = 6 (27 samples)
	maximum = 87.5185 (27 samples)
Fragmentation average = 0.0186359 (27 samples)
	minimum = 0 (27 samples)
	maximum = 45.2222 (27 samples)
Injected packet rate average = 0.0229169 (27 samples)
	minimum = 0.0181352 (27 samples)
	maximum = 0.0272013 (27 samples)
Accepted packet rate average = 0.0229169 (27 samples)
	minimum = 0.0181352 (27 samples)
	maximum = 0.0272013 (27 samples)
Injected flit rate average = 0.0631632 (27 samples)
	minimum = 0.0417859 (27 samples)
	maximum = 0.0837493 (27 samples)
Accepted flit rate average = 0.0631632 (27 samples)
	minimum = 0.058156 (27 samples)
	maximum = 0.0872266 (27 samples)
Injected packet size average = 2.75618 (27 samples)
Accepted packet size average = 2.75618 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 51 min, 22 sec (3082 sec)
gpgpu_simulation_rate = 252731 (inst/sec)
gpgpu_simulation_rate = 2316 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 28 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 28: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 39312
gpu_sim_insn = 28848876
gpu_ipc =     733.8440
gpu_tot_sim_cycle = 7400731
gpu_tot_sim_insn = 807768528
gpu_tot_ipc =     109.1471
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 13937
partiton_reqs_in_parallel = 864864
partiton_reqs_in_parallel_total    = 25047078
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.5013
partiton_reqs_in_parallel_util = 864864
partiton_reqs_in_parallel_util_total    = 25047078
gpu_sim_cycle_parition_util = 39312
gpu_tot_sim_cycle_parition_util    = 1140193
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9685
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1256112
L2_BW  =     112.1244 GB/Sec
L2_BW_total  =      16.6831 GB/Sec
gpu_total_sim_rate=253935

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16218384
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 50176
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0325
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16215270
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 50176
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16218384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
135157, 129867, 130111, 134866, 135181, 129959, 130130, 134825, 38695, 37117, 37263, 24103, 
gpgpu_n_tot_thrd_icount = 932943872
gpgpu_n_tot_w_icount = 29154496
gpgpu_n_stall_shd_mem = 128721
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 878752
gpgpu_n_mem_write_global = 423360
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 21453824
gpgpu_n_store_insn = 13335840
gpgpu_n_shmem_insn = 88348064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1605632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:855699	W0_Idle:536067	W0_Scoreboard:36432599	W1:1693440	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11429040	W32:16032016
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7030016 {8:878752,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57576960 {136:423360,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 99188992 {40:211680,136:667072,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3386880 {8:423360,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 288 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 7400730 
mrq_lat_table:585196 	91688 	62808 	138864 	171144 	132576 	76167 	34989 	8540 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	820775 	467195 	2310 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	35 	1150120 	52215 	798 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	737369 	139262 	2145 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	196560 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2001 	209 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.017259  7.688413  8.278775  8.175182  7.374502  7.411411  8.047506  7.815455  8.478633  8.427184  7.532680  7.294304  8.844367  8.673120  7.582775  7.468426 
dram[1]:  8.336853  8.372216  7.679680  7.441319  6.702655  6.805031  9.144400  8.698331  8.416969  8.541205  7.481641  7.433476  8.059259  7.803279  7.656039  7.383970 
dram[2]:  8.426332  8.304840  8.258343  8.187834  7.213333  7.317874  8.427860  8.154032  8.437424  8.093240  7.697778  7.401710  8.625141  8.332604  7.225627  7.146006 
dram[3]:  8.304840  8.270769  7.787817  7.867692  6.860507  6.829576  8.926219  8.334563  7.741360  7.724138  7.633850  7.404506  8.145454  7.949895  7.562682  7.126374 
dram[4]:  8.736728  8.461699  8.292973  8.117460  7.288235  6.928238  8.406779  8.083818  8.121637  7.732739  8.147580  8.118824  8.214671  8.241342  7.207407  7.194085 
dram[5]:  8.122428  7.786982  8.111111  8.060887  7.053131  6.902507  9.173052  9.295850  7.689922  7.647577  7.816535  7.326964  8.527435  8.349781  7.455939  7.174193 
dram[6]:  8.962543  8.553630  8.300744  8.196222  7.133654  6.888579  8.478633  8.237247  8.179034  7.873016  7.941312  7.859909  7.863780  7.888771  7.446629  7.418843 
dram[7]:  8.172878  7.879241  7.819820  7.666339  7.433868  7.085960  9.197351  9.077125  7.260361  7.101871  7.777778  7.618535  8.668219  8.760000  7.453608  7.216878 
dram[8]:  8.591948  8.267015  8.197271  8.012308  7.010476  6.964049  8.669164  8.583436  8.028202  7.719774  7.760703  7.735230  8.191420  8.058441  7.432710  7.126344 
dram[9]:  8.080160  7.905882  7.835506  7.636364  7.814225  7.565262  8.541205  8.690864  7.418024  7.221987  8.034091  7.668113  8.628041  8.366292  7.255359  7.116088 
dram[10]:  8.643086  8.587859  8.045314  8.214511  6.971591  6.925682  9.053455  9.053455  7.825888  7.650616  7.594978  7.645055  8.250271  8.015789  7.550921  7.268908 
average row locality = 1305394/166055 = 7.861215
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5293      5292      5264      5264      5038      5038      4620      4620      4704      4704      4703      4703      5151      5151      5306      5306 
dram[1]:      5291      5291      5180      5180      5124      5124      4620      4620      4704      4704      4716      4716      5152      5152      5306      5305 
dram[2]:      5376      5376      5180      5180      5124      5124      4620      4620      4704      4704      4716      4716      5152      5152      5234      5234 
dram[3]:      5376      5376      5179      5179      5124      5124      4619      4620      4704      4704      4703      4703      5152      5152      5234      5234 
dram[4]:      5376      5376      5179      5179      5054      5054      4704      4704      4704      4704      4703      4703      5151      5151      5236      5236 
dram[5]:      5291      5292      5249      5249      5054      5054      4704      4704      4704      4704      4704      4704      5151      5151      5236      5236 
dram[6]:      5292      5291      5249      5249      5039      5039      4704      4704      4704      4704      4703      4703      5067      5067      5321      5321 
dram[7]:      5291      5291      5250      5250      5039      5039      4704      4704      4648      4648      4788      4788      5066      5066      5321      5321 
dram[8]:      5292      5291      5250      5250      5009      5009      4704      4704      4648      4648      4788      4788      5066      5066      5321      5321 
dram[9]:      5376      5376      5250      5250      5009      5009      4704      4704      4648      4648      4788      4788      5066      5066      5237      5237 
dram[10]:      5376      5376      5250      5250      5010      5010      4704      4704      4648      4648      4731      4731      5151      5151      5237      5237 
total reads: 882034
bank skew: 5376/4619 = 1.16
chip skew: 80214/80155 = 1.00
number of total write accesses:
dram[0]:      2604      2604      2576      2576      2366      2366      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[1]:      2604      2604      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2618      2618 
dram[2]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2212      2212      2464      2464      2548      2548 
dram[3]:      2688      2688      2492      2492      2450      2450      2156      2156      2240      2240      2198      2198      2464      2464      2548      2548 
dram[4]:      2688      2688      2492      2492      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[5]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2464      2464      2548      2548 
dram[6]:      2604      2604      2562      2562      2380      2380      2240      2240      2240      2240      2198      2198      2380      2380      2632      2632 
dram[7]:      2604      2604      2562      2562      2380      2380      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[8]:      2604      2604      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2632      2632 
dram[9]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2282      2282      2380      2380      2548      2548 
dram[10]:      2688      2688      2562      2562      2352      2352      2240      2240      2184      2184      2226      2226      2464      2464      2548      2548 
total reads: 423360
bank skew: 2688/2156 = 1.25
chip skew: 38528/38472 = 1.00
average mf latency per bank:
dram[0]:        313       258       295       259       309       260       286       258       292       255       319       264       357       271       325       261
dram[1]:        311       258       296       257       310       260       286       260       290       255       322       262       359       271       323       261
dram[2]:        314       259       296       260       307       259       287       260       292       254       318       263       353       271       325       259
dram[3]:        312       257       297       259       309       259       285       261       292       256       324       264       359       271       321       260
dram[4]:        312       257       297       262       308       259       285       258       293       255       322       266       358       271       323       258
dram[5]:        311       257       296       259       309       261       286       258       293       256       325       265       360       270       320       259
dram[6]:        311       258       299       260       309       258       285       257       291       255       325       266       359       273       324       259
dram[7]:        309       258       297       258       307       260       286       258       292       252       326       264       358       274       325       259
dram[8]:        308       258       302       261       309       259       286       258       289       254       325       264       360       272       325       260
dram[9]:        311       258       299       259       307       260       286       258       292       252       326       266       360       273       326       258
dram[10]:        309       257       298       260       309       259       285       258       289       254       327       264       360       271       324       261
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2192033 n_nop=1687563 n_act=14985 n_pre=14969 n_req=118629 n_rd=320628 n_write=153888 bw_util=0.4329
n_activity=1614141 dram_eff=0.5879
bk0: 21172a 1988510i bk1: 21168a 1999669i bk2: 21056a 1991752i bk3: 21056a 2000163i bk4: 20152a 2005591i bk5: 20152a 2007919i bk6: 18480a 2017576i bk7: 18480a 2022747i bk8: 18816a 2018029i bk9: 18816a 2018538i bk10: 18812a 2015232i bk11: 18812a 2023518i bk12: 20604a 1998377i bk13: 20604a 2002926i bk14: 21224a 1981041i bk15: 21224a 1988252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3189
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2192033 n_nop=1687005 n_act=15208 n_pre=15192 n_req=118657 n_rd=320740 n_write=153888 bw_util=0.433
n_activity=1618953 dram_eff=0.5863
bk0: 21164a 1990076i bk1: 21164a 1999895i bk2: 20720a 1994421i bk3: 20720a 2000998i bk4: 20496a 1996417i bk5: 20496a 2003036i bk6: 18480a 2018009i bk7: 18480a 2022883i bk8: 18816a 2015691i bk9: 18816a 2020501i bk10: 18864a 2018934i bk11: 18864a 2024502i bk12: 20608a 1997220i bk13: 20608a 1999745i bk14: 21224a 1983254i bk15: 21220a 1988890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31266
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2192033 n_nop=1687213 n_act=14994 n_pre=14978 n_req=118712 n_rd=320848 n_write=154000 bw_util=0.4332
n_activity=1613887 dram_eff=0.5885
bk0: 21504a 1984050i bk1: 21504a 1994861i bk2: 20720a 1993789i bk3: 20720a 2000746i bk4: 20496a 2000159i bk5: 20496a 2003753i bk6: 18480a 2017198i bk7: 18480a 2022317i bk8: 18816a 2015771i bk9: 18816a 2021722i bk10: 18864a 2015166i bk11: 18864a 2023718i bk12: 20608a 1997887i bk13: 20608a 2004705i bk14: 20936a 1985625i bk15: 20936a 1990109i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29303
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2192033 n_nop=1686755 n_act=15337 n_pre=15321 n_req=118655 n_rd=320732 n_write=153888 bw_util=0.433
n_activity=1614671 dram_eff=0.5879
bk0: 21504a 1984698i bk1: 21504a 1997645i bk2: 20716a 1994336i bk3: 20716a 2001687i bk4: 20496a 1998490i bk5: 20496a 2003979i bk6: 18476a 2017855i bk7: 18480a 2020094i bk8: 18816a 2013985i bk9: 18816a 2018876i bk10: 18812a 2018078i bk11: 18812a 2024681i bk12: 20608a 1992282i bk13: 20608a 1997128i bk14: 20936a 1988258i bk15: 20936a 1990468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3028
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f911a4c5070 :  mf: uid=17995475, sid23:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7400728), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2192033 n_nop=1687219 n_act=14987 n_pre=14971 n_req=118714 n_rd=320856 n_write=154000 bw_util=0.4333
n_activity=1614039 dram_eff=0.5884
bk0: 21504a 1984320i bk1: 21504a 1994382i bk2: 20716a 1996804i bk3: 20716a 2002940i bk4: 20216a 2002201i bk5: 20216a 2007840i bk6: 18816a 2012516i bk7: 18816a 2016454i bk8: 18816a 2013970i bk9: 18816a 2018092i bk10: 18812a 2016606i bk11: 18812a 2026481i bk12: 20604a 1995994i bk13: 20604a 2002668i bk14: 20944a 1986809i bk15: 20944a 1992219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29595
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2192033 n_nop=1687167 n_act=15123 n_pre=15107 n_req=118659 n_rd=320748 n_write=153888 bw_util=0.4331
n_activity=1616193 dram_eff=0.5874
bk0: 21164a 1988762i bk1: 21168a 1999841i bk2: 20996a 1992818i bk3: 20996a 1997056i bk4: 20216a 2003516i bk5: 20216a 2005778i bk6: 18816a 2015272i bk7: 18816a 2020230i bk8: 18816a 2013499i bk9: 18816a 2016240i bk10: 18816a 2019554i bk11: 18816a 2022934i bk12: 20604a 1997046i bk13: 20604a 2002259i bk14: 20944a 1991609i bk15: 20944a 1993073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31268
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7f911a492190 :  mf: uid=17995474, sid23:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (7400725), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2192033 n_nop=1687561 n_act=14986 n_pre=14970 n_req=118629 n_rd=320628 n_write=153888 bw_util=0.4329
n_activity=1613802 dram_eff=0.5881
bk0: 21168a 1988860i bk1: 21164a 1997514i bk2: 20996a 1990853i bk3: 20996a 2000556i bk4: 20156a 2002505i bk5: 20156a 2009140i bk6: 18816a 2013718i bk7: 18816a 2019499i bk8: 18816a 2015476i bk9: 18816a 2019968i bk10: 18812a 2016901i bk11: 18812a 2023259i bk12: 20268a 1999505i bk13: 20268a 2006580i bk14: 21284a 1983539i bk15: 21284a 1986281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3133
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2192033 n_nop=1686743 n_act=15169 n_pre=15153 n_req=118742 n_rd=320856 n_write=154112 bw_util=0.4334
n_activity=1613054 dram_eff=0.5889
bk0: 21164a 1989650i bk1: 21164a 1998972i bk2: 21000a 1992301i bk3: 21000a 1997916i bk4: 20156a 2002670i bk5: 20156a 2008594i bk6: 18816a 2015540i bk7: 18816a 2019724i bk8: 18592a 2014245i bk9: 18592a 2020986i bk10: 19152a 2012287i bk11: 19152a 2018534i bk12: 20264a 1998074i bk13: 20264a 2003472i bk14: 21284a 1984367i bk15: 21284a 1988591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28638
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f91317810a0 :  mf: uid=17995476, sid23:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (7400730), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2192033 n_nop=1687345 n_act=15099 n_pre=15083 n_req=118627 n_rd=320618 n_write=153888 bw_util=0.4329
n_activity=1615787 dram_eff=0.5873
bk0: 21168a 1991193i bk1: 21164a 1998944i bk2: 21000a 1992914i bk3: 21000a 1998823i bk4: 20036a 2005962i bk5: 20034a 2010714i bk6: 18816a 2013808i bk7: 18816a 2017242i bk8: 18592a 2015933i bk9: 18592a 2018793i bk10: 19152a 2013786i bk11: 19152a 2019114i bk12: 20264a 1998793i bk13: 20264a 2006432i bk14: 21284a 1982484i bk15: 21284a 1984676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32849
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2192033 n_nop=1687229 n_act=15154 n_pre=15138 n_req=118628 n_rd=320624 n_write=153888 bw_util=0.4329
n_activity=1613134 dram_eff=0.5883
bk0: 21504a 1985988i bk1: 21504a 1993024i bk2: 21000a 1991328i bk3: 21000a 1996912i bk4: 20036a 2005905i bk5: 20036a 2010110i bk6: 18816a 2013119i bk7: 18816a 2018266i bk8: 18592a 2016902i bk9: 18592a 2020980i bk10: 19152a 2013578i bk11: 19152a 2019883i bk12: 20264a 2000815i bk13: 20264a 2004987i bk14: 20948a 1986111i bk15: 20948a 1994073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28828
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2192033 n_nop=1687053 n_act=15014 n_pre=14998 n_req=118742 n_rd=320856 n_write=154112 bw_util=0.4334
n_activity=1615144 dram_eff=0.5881
bk0: 21504a 1986930i bk1: 21504a 1995847i bk2: 21000a 1991689i bk3: 21000a 1998553i bk4: 20040a 2005646i bk5: 20040a 2009351i bk6: 18816a 2014218i bk7: 18816a 2021250i bk8: 18592a 2018826i bk9: 18592a 2020550i bk10: 18924a 2016199i bk11: 18924a 2021560i bk12: 20604a 1994445i bk13: 20604a 2000223i bk14: 20948a 1989123i bk15: 20948a 1993689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29353

========= L2 cache stats =========
L2_cache_bank[0]: Access = 59220, Miss = 40079, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 2
L2_cache_bank[1]: Access = 59164, Miss = 40078, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[2]: Access = 59192, Miss = 40093, Miss_rate = 0.677, Pending_hits = 266, Reservation_fails = 0
L2_cache_bank[3]: Access = 59192, Miss = 40092, Miss_rate = 0.677, Pending_hits = 1476, Reservation_fails = 1
L2_cache_bank[4]: Access = 59220, Miss = 40106, Miss_rate = 0.677, Pending_hits = 276, Reservation_fails = 1
L2_cache_bank[5]: Access = 59206, Miss = 40106, Miss_rate = 0.677, Pending_hits = 1519, Reservation_fails = 0
L2_cache_bank[6]: Access = 59150, Miss = 40091, Miss_rate = 0.678, Pending_hits = 273, Reservation_fails = 1
L2_cache_bank[7]: Access = 59150, Miss = 40092, Miss_rate = 0.678, Pending_hits = 1491, Reservation_fails = 0
L2_cache_bank[8]: Access = 59234, Miss = 40107, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 2
L2_cache_bank[9]: Access = 59248, Miss = 40107, Miss_rate = 0.677, Pending_hits = 1512, Reservation_fails = 0
L2_cache_bank[10]: Access = 59220, Miss = 40093, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 2
L2_cache_bank[11]: Access = 59192, Miss = 40094, Miss_rate = 0.677, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[12]: Access = 59164, Miss = 40079, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 2
L2_cache_bank[13]: Access = 59192, Miss = 40078, Miss_rate = 0.677, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[14]: Access = 59276, Miss = 40107, Miss_rate = 0.677, Pending_hits = 271, Reservation_fails = 0
L2_cache_bank[15]: Access = 59276, Miss = 40107, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 0
L2_cache_bank[16]: Access = 59206, Miss = 40078, Miss_rate = 0.677, Pending_hits = 272, Reservation_fails = 1
L2_cache_bank[17]: Access = 59178, Miss = 40077, Miss_rate = 0.677, Pending_hits = 1473, Reservation_fails = 1
L2_cache_bank[18]: Access = 59178, Miss = 40078, Miss_rate = 0.677, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[19]: Access = 59206, Miss = 40078, Miss_rate = 0.677, Pending_hits = 1491, Reservation_fails = 1
L2_cache_bank[20]: Access = 59276, Miss = 40107, Miss_rate = 0.677, Pending_hits = 264, Reservation_fails = 0
L2_cache_bank[21]: Access = 59276, Miss = 40107, Miss_rate = 0.677, Pending_hits = 1475, Reservation_fails = 0
L2_total_cache_accesses = 1302616
L2_total_cache_misses = 882034
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19470
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 400761
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 458656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 423360
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 878752
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 423360
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.136

icnt_total_pkts_mem_to_simt=4184544
icnt_total_pkts_simt_to_mem=2996056
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.55273
	minimum = 6
	maximum = 46
Network latency average = 8.4316
	minimum = 6
	maximum = 45
Slowest packet = 2580035
Flit latency average = 6.90224
	minimum = 6
	maximum = 41
Slowest flit = 7111252
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236595
	minimum = 0.0187225 (at node 1)
	maximum = 0.0280837 (at node 23)
Accepted packet rate average = 0.0236595
	minimum = 0.0187225 (at node 1)
	maximum = 0.0280837 (at node 23)
Injected flit rate average = 0.0652092
	minimum = 0.0431431 (at node 1)
	maximum = 0.0864389 (at node 42)
Accepted flit rate average= 0.0652092
	minimum = 0.0600341 (at node 1)
	maximum = 0.0900511 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.98494 (28 samples)
	minimum = 6 (28 samples)
	maximum = 92.4286 (28 samples)
Network latency average = 8.69489 (28 samples)
	minimum = 6 (28 samples)
	maximum = 89.6429 (28 samples)
Flit latency average = 7.22476 (28 samples)
	minimum = 6 (28 samples)
	maximum = 85.8571 (28 samples)
Fragmentation average = 0.0179703 (28 samples)
	minimum = 0 (28 samples)
	maximum = 43.6071 (28 samples)
Injected packet rate average = 0.0229435 (28 samples)
	minimum = 0.0181562 (28 samples)
	maximum = 0.0272328 (28 samples)
Accepted packet rate average = 0.0229435 (28 samples)
	minimum = 0.0181562 (28 samples)
	maximum = 0.0272328 (28 samples)
Injected flit rate average = 0.0632362 (28 samples)
	minimum = 0.0418343 (28 samples)
	maximum = 0.0838454 (28 samples)
Accepted flit rate average = 0.0632362 (28 samples)
	minimum = 0.0582231 (28 samples)
	maximum = 0.0873275 (28 samples)
Injected packet size average = 2.75618 (28 samples)
Accepted packet size average = 2.75618 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 1 sec (3181 sec)
gpgpu_simulation_rate = 253935 (inst/sec)
gpgpu_simulation_rate = 2326 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 29: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 38920
gpu_sim_insn = 28848876
gpu_ipc =     741.2352
gpu_tot_sim_cycle = 7661801
gpu_tot_sim_insn = 836617404
gpu_tot_ipc =     109.1933
gpu_tot_issued_cta = 1856
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 14434
partiton_reqs_in_parallel = 856240
partiton_reqs_in_parallel_total    = 25911942
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4937
partiton_reqs_in_parallel_util = 856240
partiton_reqs_in_parallel_util_total    = 25911942
gpu_sim_cycle_parition_util = 38920
gpu_tot_sim_cycle_parition_util    = 1179505
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9695
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1302616
L2_BW  =     113.2537 GB/Sec
L2_BW_total  =      16.6899 GB/Sec
gpu_total_sim_rate=255066

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 16797612
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 51968
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0314
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 50336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16794498
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 51968
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 16797612
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
139984, 134515, 134758, 139680, 140008, 134606, 134777, 139636, 38695, 37117, 37263, 24103, 
gpgpu_n_tot_thrd_icount = 966263296
gpgpu_n_tot_w_icount = 30195728
gpgpu_n_stall_shd_mem = 128757
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 910136
gpgpu_n_mem_write_global = 438480
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22220032
gpgpu_n_store_insn = 13812120
gpgpu_n_shmem_insn = 91503352
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1662976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21748
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:886295	W0_Idle:550924	W0_Scoreboard:37556518	W1:1753920	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:11837220	W32:16604588
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7281088 {8:910136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 59633280 {136:438480,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 102731456 {40:219240,136:690896,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3507840 {8:438480,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 285 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 7661800 
mrq_lat_table:606282 	95726 	65328 	143377 	176771 	137282 	79095 	36098 	8637 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	853309 	481135 	2340 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	38 	1194338 	54491 	805 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	763527 	144395 	2238 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	211680 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2076 	211 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.203610  7.871030  8.441207  8.337102  7.540887  7.578218  8.236812  8.002278  8.662651  8.610779  7.695699  7.455208  9.052691  8.879775  7.739868  7.624884 
dram[1]:  8.526590  8.562304  7.836130  7.596172  6.862401  6.966192  9.343085  8.893671  8.600478  8.725728  7.644989  7.596398  8.241919  7.983839  7.828408  7.539945 
dram[2]:  8.619195  8.496440  8.417815  8.347003  7.379830  7.485660  8.620859  8.344419  8.621103  8.273878  7.862938  7.564346  8.831285  8.517241  7.377859  7.297738 
dram[3]:  8.496440  8.462006  7.944945  8.025278  7.022421  6.991071  9.123377  8.526699  7.883772  7.866521  7.799127  7.567797  8.346357  8.148454  7.731544  7.277978 
dram[4]:  8.932620  8.654922  8.452609  8.276329  7.454898  7.090406  8.602151  8.275862  8.283410  7.892426  8.316648  8.287703  8.416400  8.443377  7.372943  7.359489 
dram[5]:  8.309959  7.970760  8.271238  8.220753  7.216901  7.064338  9.375000  9.498681  7.832244  7.789816  7.983240  7.489518  8.732596  8.553030  7.609434  7.326067 
dram[6]:  9.157895  8.745455  8.461781  8.356773  7.298763  7.050551  8.674699  8.430913  8.341067  8.033520  8.108967  8.026966  8.042664  8.067850  7.616451  7.588398 
dram[7]:  8.360941  8.064102  7.978282  7.823814  7.602577  7.250473  9.399478  9.278351  7.399581  7.240532  7.946797  7.786170  8.872561  8.944445  7.609418  7.358036 
dram[8]:  8.784103  8.456050  8.357808  8.171891  7.173421  7.126404  8.866995  8.780488  8.187500  7.877506  7.929577  7.903888  8.372698  8.238806  7.602398  7.280035 
dram[9]:  8.269307  8.093023  7.994065  7.793635  7.986359  7.734756  8.737864  8.888889  7.556624  7.360042  8.205157  7.836188  8.832000  8.567628  7.407713  7.267568 
dram[10]:  8.838096  8.782334  8.221770  8.392524  7.134021  7.087523  9.254498  9.254498  7.983070  7.806843  7.760776  7.811280  8.434365  8.198133  7.719617  7.435023 
average row locality = 1352018/168281 = 8.034287
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5482      5481      5448      5448      5211      5211      4793      4793      4870      4870      4865      4865      5343      5343      5498      5498 
dram[1]:      5480      5480      5361      5361      5300      5300      4793      4793      4870      4870      4879      4879      5344      5344      5498      5497 
dram[2]:      5568      5568      5361      5361      5300      5300      4793      4793      4870      4870      4879      4879      5344      5344      5423      5423 
dram[3]:      5568      5568      5360      5360      5300      5300      4792      4793      4870      4870      4866      4866      5344      5344      5423      5423 
dram[4]:      5568      5568      5360      5360      5228      5228      4880      4880      4870      4870      4866      4866      5343      5343      5425      5425 
dram[5]:      5480      5481      5432      5432      5228      5228      4880      4880      4870      4870      4867      4867      5343      5343      5425      5425 
dram[6]:      5481      5480      5432      5432      5213      5213      4880      4880      4870      4870      4866      4866      5256      5256      5513      5513 
dram[7]:      5480      5480      5433      5433      5213      5213      4880      4880      4812      4812      4954      4954      5255      5255      5513      5513 
dram[8]:      5481      5480      5433      5433      5182      5182      4880      4880      4812      4812      4954      4954      5255      5255      5513      5513 
dram[9]:      5568      5568      5433      5433      5182      5182      4880      4880      4811      4811      4954      4954      5255      5255      5426      5426 
dram[10]:      5568      5568      5433      5433      5183      5183      4880      4880      4811      4811      4895      4895      5343      5343      5426      5426 
total reads: 913538
bank skew: 5568/4792 = 1.16
chip skew: 83080/83018 = 1.00
number of total write accesses:
dram[0]:      2697      2697      2664      2664      2443      2443      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[1]:      2697      2697      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2714      2714 
dram[2]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2292      2292      2560      2560      2641      2641 
dram[3]:      2784      2784      2577      2577      2530      2530      2233      2233      2320      2320      2278      2278      2560      2560      2641      2641 
dram[4]:      2784      2784      2577      2577      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[5]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2560      2560      2641      2641 
dram[6]:      2697      2697      2649      2649      2458      2458      2320      2320      2320      2320      2278      2278      2473      2473      2728      2728 
dram[7]:      2697      2697      2649      2649      2458      2458      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[8]:      2697      2697      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2728      2728 
dram[9]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2365      2365      2473      2473      2641      2641 
dram[10]:      2784      2784      2649      2649      2429      2429      2320      2320      2262      2262      2307      2307      2560      2560      2641      2641 
total reads: 438480
bank skew: 2784/2233 = 1.25
chip skew: 39904/39846 = 1.00
average mf latency per bank:
dram[0]:        310       256       293       258       306       259       284       256       290       254       316       262       352       269       321       260
dram[1]:        308       257       294       256       307       258       283       259       288       254       318       261       354       269       320       259
dram[2]:        311       258       294       259       305       258       285       258       289       253       315       262       348       269       321       258
dram[3]:        309       256       295       257       306       258       283       260       289       254       320       262       354       269       317       259
dram[4]:        309       256       295       260       305       258       283       257       290       254       318       265       353       269       319       257
dram[5]:        308       255       294       258       307       260       284       257       290       255       321       263       354       269       316       258
dram[6]:        308       256       296       259       306       257       283       256       288       253       321       264       354       271       321       258
dram[7]:        306       257       295       257       304       259       284       257       289       251       323       262       353       272       322       257
dram[8]:        305       256       300       260       307       258       283       257       287       253       322       263       355       270       321       258
dram[9]:        308       257       297       258       305       259       283       256       290       251       323       264       354       271       322       257
dram[10]:        306       256       296       259       307       257       283       256       286       253       324       262       355       269       320       259
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264300 n_nop=1742490 n_act=15183 n_pre=15167 n_req=122865 n_rd=332076 n_write=159384 bw_util=0.4341
n_activity=1669703 dram_eff=0.5887
bk0: 21928a 2054306i bk1: 21924a 2065517i bk2: 21792a 2057661i bk3: 21792a 2066580i bk4: 20844a 2072276i bk5: 20844a 2074608i bk6: 19172a 2084139i bk7: 19172a 2089269i bk8: 19480a 2084383i bk9: 19480a 2085356i bk10: 19460a 2081803i bk11: 19460a 2090404i bk12: 21372a 2064086i bk13: 21372a 2068940i bk14: 21992a 2046327i bk15: 21992a 2053910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30978
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc03ee880, atomic=0 1 entries : 0x7f911909f480 :  mf: uid=18638120, sid03:w08, part=1, addr=0xc03ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7661800), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264300 n_nop=1741922 n_act=15408 n_pre=15392 n_req=122895 n_rd=332194 n_write=159384 bw_util=0.4342
n_activity=1674757 dram_eff=0.587
bk0: 21920a 2055539i bk1: 21920a 2066089i bk2: 21444a 2060303i bk3: 21442a 2067298i bk4: 21200a 2062752i bk5: 21200a 2070120i bk6: 19172a 2084838i bk7: 19172a 2090007i bk8: 19480a 2081909i bk9: 19480a 2086971i bk10: 19516a 2085516i bk11: 19516a 2091676i bk12: 21376a 2062896i bk13: 21376a 2065269i bk14: 21992a 2048637i bk15: 21988a 2054221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30406
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264300 n_nop=1742128 n_act=15194 n_pre=15178 n_req=122950 n_rd=332304 n_write=159496 bw_util=0.4344
n_activity=1669284 dram_eff=0.5892
bk0: 22272a 2049310i bk1: 22272a 2060211i bk2: 21444a 2059500i bk3: 21444a 2066856i bk4: 21200a 2066562i bk5: 21200a 2070066i bk6: 19172a 2083691i bk7: 19172a 2089053i bk8: 19480a 2081966i bk9: 19480a 2088423i bk10: 19516a 2081611i bk11: 19516a 2090731i bk12: 21376a 2063444i bk13: 21376a 2070471i bk14: 21692a 2051117i bk15: 21692a 2055721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28187
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264300 n_nop=1741662 n_act=15541 n_pre=15525 n_req=122893 n_rd=332188 n_write=159384 bw_util=0.4342
n_activity=1670101 dram_eff=0.5887
bk0: 22272a 2050241i bk1: 22272a 2063967i bk2: 21440a 2060246i bk3: 21440a 2068073i bk4: 21200a 2064679i bk5: 21200a 2070857i bk6: 19168a 2084401i bk7: 19172a 2086578i bk8: 19480a 2079970i bk9: 19480a 2084974i bk10: 19464a 2085018i bk11: 19464a 2091801i bk12: 21376a 2057716i bk13: 21376a 2062690i bk14: 21692a 2053623i bk15: 21692a 2056169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29612
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264300 n_nop=1742122 n_act=15185 n_pre=15169 n_req=122956 n_rd=332320 n_write=159504 bw_util=0.4344
n_activity=1669802 dram_eff=0.5891
bk0: 22272a 2049857i bk1: 22272a 2059836i bk2: 21440a 2062605i bk3: 21440a 2068986i bk4: 20912a 2068772i bk5: 20912a 2074381i bk6: 19520a 2078931i bk7: 19520a 2083316i bk8: 19480a 2080083i bk9: 19480a 2084891i bk10: 19464a 2083083i bk11: 19464a 2093521i bk12: 21372a 2061657i bk13: 21372a 2068366i bk14: 21700a 2052561i bk15: 21700a 2058405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28818
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264300 n_nop=1742070 n_act=15329 n_pre=15313 n_req=122897 n_rd=332204 n_write=159384 bw_util=0.4342
n_activity=1671991 dram_eff=0.588
bk0: 21920a 2054556i bk1: 21924a 2066194i bk2: 21728a 2059145i bk3: 21728a 2063363i bk4: 20912a 2070005i bk5: 20912a 2072401i bk6: 19520a 2081769i bk7: 19520a 2087123i bk8: 19480a 2079917i bk9: 19480a 2082762i bk10: 19468a 2086257i bk11: 19468a 2089586i bk12: 21372a 2062639i bk13: 21372a 2067885i bk14: 21700a 2057107i bk15: 21700a 2059434i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30371
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264300 n_nop=1742472 n_act=15188 n_pre=15172 n_req=122867 n_rd=332084 n_write=159384 bw_util=0.4341
n_activity=1669443 dram_eff=0.5888
bk0: 21924a 2054167i bk1: 21920a 2063513i bk2: 21728a 2056685i bk3: 21728a 2066841i bk4: 20852a 2069049i bk5: 20852a 2075814i bk6: 19520a 2080323i bk7: 19520a 2086248i bk8: 19480a 2081529i bk9: 19480a 2086528i bk10: 19464a 2083600i bk11: 19464a 2089839i bk12: 21024a 2064701i bk13: 21024a 2072573i bk14: 22052a 2048897i bk15: 22052a 2051700i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30503
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264300 n_nop=1741622 n_act=15379 n_pre=15363 n_req=122984 n_rd=332320 n_write=159616 bw_util=0.4345
n_activity=1668441 dram_eff=0.5897
bk0: 21920a 2055721i bk1: 21920a 2065404i bk2: 21732a 2058230i bk3: 21732a 2063973i bk4: 20852a 2069092i bk5: 20852a 2074552i bk6: 19520a 2081571i bk7: 19520a 2086395i bk8: 19248a 2080618i bk9: 19248a 2088023i bk10: 19816a 2078778i bk11: 19816a 2084984i bk12: 21020a 2063589i bk13: 21020a 2069039i bk14: 22052a 2049792i bk15: 22052a 2053811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27852
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264300 n_nop=1742250 n_act=15303 n_pre=15287 n_req=122865 n_rd=332076 n_write=159384 bw_util=0.4341
n_activity=1671204 dram_eff=0.5882
bk0: 21924a 2056950i bk1: 21920a 2065110i bk2: 21732a 2058648i bk3: 21732a 2065067i bk4: 20728a 2072773i bk5: 20728a 2077403i bk6: 19520a 2079825i bk7: 19520a 2083713i bk8: 19248a 2081989i bk9: 19248a 2085440i bk10: 19816a 2079964i bk11: 19816a 2085906i bk12: 21020a 2064025i bk13: 21020a 2072366i bk14: 22052a 2047983i bk15: 22052a 2049950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32269
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264300 n_nop=1742140 n_act=15360 n_pre=15344 n_req=122864 n_rd=332072 n_write=159384 bw_util=0.4341
n_activity=1668862 dram_eff=0.589
bk0: 22272a 2051718i bk1: 22272a 2059136i bk2: 21732a 2057564i bk3: 21732a 2063448i bk4: 20728a 2072391i bk5: 20728a 2076689i bk6: 19520a 2079496i bk7: 19520a 2085282i bk8: 19244a 2083257i bk9: 19244a 2087767i bk10: 19816a 2079901i bk11: 19816a 2086538i bk12: 21020a 2066695i bk13: 21020a 2071080i bk14: 21704a 2051425i bk15: 21704a 2059955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28092
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2264300 n_nop=1741964 n_act=15212 n_pre=15196 n_req=122982 n_rd=332312 n_write=159616 bw_util=0.4345
n_activity=1670618 dram_eff=0.5889
bk0: 22272a 2052616i bk1: 22272a 2062083i bk2: 21732a 2057630i bk3: 21732a 2064490i bk4: 20732a 2072463i bk5: 20732a 2076207i bk6: 19520a 2080341i bk7: 19520a 2087702i bk8: 19244a 2084899i bk9: 19244a 2087161i bk10: 19580a 2082684i bk11: 19580a 2088548i bk12: 21372a 2059450i bk13: 21372a 2065794i bk14: 21704a 2054724i bk15: 21704a 2059098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28874

========= L2 cache stats =========
L2_cache_bank[0]: Access = 61333, Miss = 41510, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 2
L2_cache_bank[1]: Access = 61276, Miss = 41509, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 0
L2_cache_bank[2]: Access = 61305, Miss = 41525, Miss_rate = 0.677, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[3]: Access = 61306, Miss = 41524, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 1
L2_cache_bank[4]: Access = 61335, Miss = 41538, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 1
L2_cache_bank[5]: Access = 61321, Miss = 41538, Miss_rate = 0.677, Pending_hits = 1524, Reservation_fails = 0
L2_cache_bank[6]: Access = 61263, Miss = 41523, Miss_rate = 0.678, Pending_hits = 276, Reservation_fails = 1
L2_cache_bank[7]: Access = 61262, Miss = 41524, Miss_rate = 0.678, Pending_hits = 1495, Reservation_fails = 0
L2_cache_bank[8]: Access = 61348, Miss = 41540, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 2
L2_cache_bank[9]: Access = 61363, Miss = 41540, Miss_rate = 0.677, Pending_hits = 1515, Reservation_fails = 0
L2_cache_bank[10]: Access = 61334, Miss = 41525, Miss_rate = 0.677, Pending_hits = 313, Reservation_fails = 2
L2_cache_bank[11]: Access = 61305, Miss = 41526, Miss_rate = 0.677, Pending_hits = 1512, Reservation_fails = 0
L2_cache_bank[12]: Access = 61276, Miss = 41511, Miss_rate = 0.677, Pending_hits = 278, Reservation_fails = 2
L2_cache_bank[13]: Access = 61305, Miss = 41510, Miss_rate = 0.677, Pending_hits = 1490, Reservation_fails = 0
L2_cache_bank[14]: Access = 61392, Miss = 41540, Miss_rate = 0.677, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[15]: Access = 61392, Miss = 41540, Miss_rate = 0.677, Pending_hits = 1486, Reservation_fails = 0
L2_cache_bank[16]: Access = 61320, Miss = 41510, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 1
L2_cache_bank[17]: Access = 61291, Miss = 41509, Miss_rate = 0.677, Pending_hits = 1476, Reservation_fails = 1
L2_cache_bank[18]: Access = 61290, Miss = 41509, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[19]: Access = 61319, Miss = 41509, Miss_rate = 0.677, Pending_hits = 1494, Reservation_fails = 1
L2_cache_bank[20]: Access = 61392, Miss = 41539, Miss_rate = 0.677, Pending_hits = 267, Reservation_fails = 0
L2_cache_bank[21]: Access = 61392, Miss = 41539, Miss_rate = 0.677, Pending_hits = 1479, Reservation_fails = 0
L2_total_cache_accesses = 1349120
L2_total_cache_misses = 913538
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19544
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 415687
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 475040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 438480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 910136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 438480
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.136

icnt_total_pkts_mem_to_simt=4333904
icnt_total_pkts_simt_to_mem=3103040
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.61419
	minimum = 6
	maximum = 44
Network latency average = 8.4825
	minimum = 6
	maximum = 42
Slowest packet = 2607263
Flit latency average = 6.95959
	minimum = 6
	maximum = 38
Slowest flit = 7186659
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238978
	minimum = 0.0189111 (at node 0)
	maximum = 0.0283666 (at node 3)
Accepted packet rate average = 0.0238978
	minimum = 0.0189111 (at node 0)
	maximum = 0.0283666 (at node 3)
Injected flit rate average = 0.065866
	minimum = 0.0435777 (at node 0)
	maximum = 0.0873095 (at node 42)
Accepted flit rate average= 0.065866
	minimum = 0.0606388 (at node 0)
	maximum = 0.0909581 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.97216 (29 samples)
	minimum = 6 (29 samples)
	maximum = 90.7586 (29 samples)
Network latency average = 8.68757 (29 samples)
	minimum = 6 (29 samples)
	maximum = 88 (29 samples)
Flit latency average = 7.21562 (29 samples)
	minimum = 6 (29 samples)
	maximum = 84.2069 (29 samples)
Fragmentation average = 0.0173507 (29 samples)
	minimum = 0 (29 samples)
	maximum = 42.1034 (29 samples)
Injected packet rate average = 0.0229764 (29 samples)
	minimum = 0.0181822 (29 samples)
	maximum = 0.0272719 (29 samples)
Accepted packet rate average = 0.0229764 (29 samples)
	minimum = 0.0181822 (29 samples)
	maximum = 0.0272719 (29 samples)
Injected flit rate average = 0.0633269 (29 samples)
	minimum = 0.0418945 (29 samples)
	maximum = 0.0839648 (29 samples)
Accepted flit rate average = 0.0633269 (29 samples)
	minimum = 0.0583064 (29 samples)
	maximum = 0.0874527 (29 samples)
Injected packet size average = 2.75618 (29 samples)
Accepted packet size average = 2.75618 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 54 min, 40 sec (3280 sec)
gpgpu_simulation_rate = 255066 (inst/sec)
gpgpu_simulation_rate = 2335 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 30: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 30 
gpu_sim_cycle = 39314
gpu_sim_insn = 28848876
gpu_ipc =     733.8067
gpu_tot_sim_cycle = 7923265
gpu_tot_sim_insn = 865466280
gpu_tot_ipc =     109.2310
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 14949
partiton_reqs_in_parallel = 864908
partiton_reqs_in_parallel_total    = 26768182
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4876
partiton_reqs_in_parallel_util = 864908
partiton_reqs_in_parallel_util_total    = 26768182
gpu_sim_cycle_parition_util = 39314
gpu_tot_sim_cycle_parition_util    = 1218425
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9704
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1349120
L2_BW  =     112.1187 GB/Sec
L2_BW_total  =      16.6955 GB/Sec
gpu_total_sim_rate=256130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17376840
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 53760
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52128
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17373726
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 53760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17376840
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
144811, 139157, 139405, 144489, 144835, 139248, 139424, 144449, 38695, 37117, 37263, 24103, 
gpgpu_n_tot_thrd_icount = 999582720
gpgpu_n_tot_w_icount = 31236960
gpgpu_n_stall_shd_mem = 128777
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 941520
gpgpu_n_mem_write_global = 453600
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 22986240
gpgpu_n_store_insn = 14288400
gpgpu_n_shmem_insn = 94658640
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1720320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21768
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:916244	W0_Idle:566637	W0_Scoreboard:38700803	W1:1814400	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12245400	W32:17177160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7532160 {8:941520,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61689600 {136:453600,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106273920 {40:226800,136:714720,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3628800 {8:453600,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 283 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 7923264 
mrq_lat_table:624311 	98008 	67319 	148857 	184005 	143301 	82833 	37921 	8665 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	881072 	499852 	2364 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	38 	1238424 	56897 	817 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	789808 	149441 	2295 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	226800 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2152 	213 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.112176  7.754354  8.391608  8.292201  7.393290  7.414019  8.093645  7.857143  8.512586  8.425821  7.583419  7.372139  8.907206  8.707578  7.641764  7.519929 
dram[1]:  8.433699  8.501508  7.732831  7.520586  6.745636  6.842327  9.236641  8.853659  8.493151  8.631090  7.536041  7.475327  8.079208  7.868853  7.753425  7.439965 
dram[2]:  8.512315  8.380214  8.345178  8.261307  7.264996  7.350543  8.531139  8.175675  8.493151  8.131147  7.789087  7.475327  8.680851  8.403708  7.231570  7.144816 
dram[3]:  8.396502  8.315688  7.850048  7.925747  6.906383  6.853885  9.006204  8.441860  7.798742  7.782427  7.662176  7.446123  8.242424  8.071217  7.628545  7.175560 
dram[4]:  8.825332  8.529121  8.429744  8.210790  7.354571  6.974606  8.483466  8.175824  8.157895  7.790576  8.143172  8.134213  8.291667  8.300101  7.277487  7.214533 
dram[5]:  8.212622  7.833333  8.117362  8.070395  7.105263  6.950262  9.207921  9.323308  7.750000  7.693899  7.850318  7.358209  8.643008  8.472482  7.527076  7.233305 
dram[6]:  9.048128  8.640450  8.343968  8.245320  7.180668  6.924216  8.571428  8.322147  8.230088  7.957219  7.933476  7.941998  7.900000  7.892186  7.487698  7.448427 
dram[7]:  8.244639  7.905608  7.859155  7.714286  7.520340  7.135548  9.300000  9.162561  7.305389  7.113703  7.809278  7.628399  8.767033  8.796031  7.507489  7.258092 
dram[8]:  8.641471  8.350444  8.230088  8.024928  7.048257  6.979646  8.794326  8.671329  8.061674  7.770700  7.809278  7.785201  8.275933  8.066734  7.448427  7.160504 
dram[9]:  8.150944  7.941176  7.933649  7.728532  7.847761  7.569098  8.631090  8.752941  7.408907  7.226061  8.101604  7.737487  8.767033  8.460234  7.310254  7.178141 
dram[10]:  8.736097  8.648648  8.086957  8.278932  6.999113  6.943662  9.162561  9.185185  7.904968  7.705263  7.676622  7.724352  8.308554  8.006869  7.589627  7.323091 
average row locality = 1398642/176647 = 7.917723
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5671      5670      5640      5640      5398      5398      4950      4950      5040      5040      5039      5039      5519      5519      5685      5685 
dram[1]:      5669      5669      5550      5550      5490      5490      4950      4950      5040      5040      5053      5053      5520      5520      5685      5684 
dram[2]:      5760      5760      5550      5550      5490      5490      4950      4950      5040      5040      5053      5053      5520      5520      5608      5608 
dram[3]:      5760      5760      5549      5549      5490      5490      4949      4950      5040      5040      5039      5039      5520      5520      5608      5608 
dram[4]:      5760      5760      5549      5549      5415      5415      5040      5040      5040      5040      5039      5039      5519      5519      5610      5610 
dram[5]:      5669      5670      5624      5624      5415      5415      5040      5040      5040      5040      5040      5040      5519      5519      5610      5610 
dram[6]:      5670      5669      5624      5624      5399      5399      5040      5040      5040      5040      5039      5039      5429      5429      5701      5701 
dram[7]:      5669      5669      5625      5625      5399      5399      5040      5040      4980      4980      5130      5130      5428      5428      5701      5701 
dram[8]:      5670      5669      5625      5625      5367      5367      5040      5040      4980      4980      5130      5130      5428      5428      5701      5701 
dram[9]:      5760      5760      5625      5625      5367      5367      5040      5040      4980      4980      5130      5130      5428      5428      5611      5611 
dram[10]:      5760      5760      5625      5625      5368      5368      5040      5040      4980      4980      5069      5069      5519      5519      5611      5611 
total reads: 945042
bank skew: 5760/4949 = 1.16
chip skew: 85944/85881 = 1.00
number of total write accesses:
dram[0]:      2790      2790      2760      2760      2535      2535      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[1]:      2790      2790      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2805      2805 
dram[2]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2370      2370      2640      2640      2730      2730 
dram[3]:      2880      2880      2670      2670      2625      2625      2310      2310      2400      2400      2355      2355      2640      2640      2730      2730 
dram[4]:      2880      2880      2670      2670      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[5]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2640      2640      2730      2730 
dram[6]:      2790      2790      2745      2745      2550      2550      2400      2400      2400      2400      2355      2355      2550      2550      2820      2820 
dram[7]:      2790      2790      2745      2745      2550      2550      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[8]:      2790      2790      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2820      2820 
dram[9]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2445      2445      2550      2550      2730      2730 
dram[10]:      2880      2880      2745      2745      2520      2520      2400      2400      2340      2340      2385      2385      2640      2640      2730      2730 
total reads: 453600
bank skew: 2880/2310 = 1.25
chip skew: 41280/41220 = 1.00
average mf latency per bank:
dram[0]:        307       255       291       256       303       257       282       255       287       253       313       261       348       268       318       259
dram[1]:        305       256       292       255       304       257       281       258       286       253       315       259       351       268       317       258
dram[2]:        308       256       291       258       302       257       283       257       287       252       312       261       345       268       318       257
dram[3]:        306       255       292       256       303       256       281       259       287       253       317       261       350       268       314       258
dram[4]:        306       255       293       259       302       256       281       256       288       252       315       263       349       268       316       256
dram[5]:        305       254       292       256       304       258       282       256       288       254       318       262       351       267       313       257
dram[6]:        306       255       294       258       303       256       281       255       287       252       318       263       351       270       318       257
dram[7]:        303       256       292       255       301       257       282       256       287       250       319       261       349       271       318       256
dram[8]:        302       255       297       259       304       257       281       256       285       252       318       261       351       269       318       257
dram[9]:        305       256       295       256       302       257       281       255       287       250       320       263       351       270       319       256
dram[10]:        304       255       294       257       304       256       281       255       285       252       321       261       351       268       317       258
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2337299 n_nop=1797013 n_act=15945 n_pre=15929 n_req=127103 n_rd=343532 n_write=164880 bw_util=0.435
n_activity=1728509 dram_eff=0.5883
bk0: 22684a 2120225i bk1: 22680a 2131519i bk2: 22560a 2123263i bk3: 22560a 2132719i bk4: 21592a 2138165i bk5: 21592a 2140569i bk6: 19800a 2150843i bk7: 19800a 2156092i bk8: 20160a 2151371i bk9: 20160a 2152187i bk10: 20156a 2147788i bk11: 20156a 2156810i bk12: 22076a 2130339i bk13: 22076a 2135332i bk14: 22740a 2111887i bk15: 22740a 2119602i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31882
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2337299 n_nop=1796487 n_act=16148 n_pre=16132 n_req=127133 n_rd=343652 n_write=164880 bw_util=0.4351
n_activity=1732764 dram_eff=0.587
bk0: 22676a 2120713i bk1: 22676a 2131863i bk2: 22200a 2125455i bk3: 22200a 2132888i bk4: 21960a 2128324i bk5: 21960a 2135872i bk6: 19800a 2151922i bk7: 19800a 2157266i bk8: 20160a 2148252i bk9: 20160a 2153793i bk10: 20212a 2152277i bk11: 20212a 2158465i bk12: 22080a 2128901i bk13: 22080a 2131975i bk14: 22740a 2113944i bk15: 22736a 2119735i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2337299 n_nop=1796639 n_act=15954 n_pre=15938 n_req=127192 n_rd=343768 n_write=165000 bw_util=0.4353
n_activity=1727929 dram_eff=0.5889
bk0: 23040a 2114509i bk1: 23040a 2126262i bk2: 22200a 2125166i bk3: 22200a 2132912i bk4: 21960a 2132085i bk5: 21960a 2136072i bk6: 19800a 2150538i bk7: 19800a 2155980i bk8: 20160a 2148861i bk9: 20160a 2155376i bk10: 20212a 2148353i bk11: 20212a 2157189i bk12: 22080a 2129689i bk13: 22080a 2136523i bk14: 22432a 2116093i bk15: 22432a 2120883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29206
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2337299 n_nop=1796189 n_act=16301 n_pre=16285 n_req=127131 n_rd=343644 n_write=164880 bw_util=0.4351
n_activity=1728190 dram_eff=0.5885
bk0: 23040a 2115345i bk1: 23040a 2129176i bk2: 22196a 2125521i bk3: 22196a 2133778i bk4: 21960a 2130006i bk5: 21960a 2136337i bk6: 19796a 2150860i bk7: 19800a 2153541i bk8: 20160a 2146402i bk9: 20160a 2151277i bk10: 20156a 2151710i bk11: 20156a 2158384i bk12: 22080a 2123759i bk13: 22080a 2128883i bk14: 22432a 2118776i bk15: 22432a 2121859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3112
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9122b6d600 :  mf: uid=19280764, sid11:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (7923264), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2337299 n_nop=1796675 n_act=15933 n_pre=15917 n_req=127194 n_rd=343774 n_write=165000 bw_util=0.4354
n_activity=1727984 dram_eff=0.5889
bk0: 23040a 2115017i bk1: 23040a 2125463i bk2: 22196a 2128110i bk3: 22196a 2134751i bk4: 21660a 2134503i bk5: 21658a 2140198i bk6: 20160a 2145533i bk7: 20160a 2150170i bk8: 20160a 2146606i bk9: 20160a 2151503i bk10: 20156a 2149651i bk11: 20156a 2160101i bk12: 22076a 2127646i bk13: 22076a 2134704i bk14: 22440a 2118287i bk15: 22440a 2123919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2337299 n_nop=1796589 n_act=16093 n_pre=16077 n_req=127135 n_rd=343660 n_write=164880 bw_util=0.4352
n_activity=1730051 dram_eff=0.5879
bk0: 22676a 2120324i bk1: 22680a 2131412i bk2: 22496a 2124267i bk3: 22496a 2128862i bk4: 21660a 2135419i bk5: 21660a 2137883i bk6: 20160a 2148005i bk7: 20160a 2153900i bk8: 20160a 2146634i bk9: 20160a 2149257i bk10: 20160a 2153224i bk11: 20160a 2156369i bk12: 22076a 2128665i bk13: 22076a 2134566i bk14: 22440a 2122548i bk15: 22440a 2124839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3167
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2337299 n_nop=1796995 n_act=15954 n_pre=15938 n_req=127103 n_rd=343532 n_write=164880 bw_util=0.435
n_activity=1727961 dram_eff=0.5885
bk0: 22680a 2119727i bk1: 22676a 2129559i bk2: 22496a 2122298i bk3: 22496a 2132614i bk4: 21596a 2134688i bk5: 21596a 2141839i bk6: 20160a 2147027i bk7: 20160a 2153227i bk8: 20160a 2147904i bk9: 20160a 2153165i bk10: 20156a 2150096i bk11: 20156a 2156356i bk12: 21716a 2130649i bk13: 21716a 2138968i bk14: 22804a 2114292i bk15: 22804a 2116682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.321
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2337299 n_nop=1796121 n_act=16149 n_pre=16133 n_req=127224 n_rd=343776 n_write=165120 bw_util=0.4355
n_activity=1726822 dram_eff=0.5894
bk0: 22676a 2121620i bk1: 22676a 2130879i bk2: 22500a 2123674i bk3: 22500a 2129793i bk4: 21596a 2135013i bk5: 21596a 2140167i bk6: 20160a 2148036i bk7: 20160a 2153364i bk8: 19920a 2147209i bk9: 19920a 2154788i bk10: 20520a 2145318i bk11: 20520a 2151615i bk12: 21712a 2129930i bk13: 21712a 2135838i bk14: 22804a 2115227i bk15: 22804a 2119730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28802
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f911b34bad0 :  mf: uid=19280762, sid11:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (7923259), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2337299 n_nop=1796741 n_act=16085 n_pre=16069 n_req=127101 n_rd=343524 n_write=164880 bw_util=0.435
n_activity=1729690 dram_eff=0.5879
bk0: 22680a 2122472i bk1: 22676a 2131351i bk2: 22500a 2124019i bk3: 22500a 2130654i bk4: 21468a 2138330i bk5: 21468a 2143270i bk6: 20160a 2146360i bk7: 20160a 2150295i bk8: 19920a 2148186i bk9: 19920a 2152413i bk10: 20520a 2146269i bk11: 20520a 2152285i bk12: 21712a 2130690i bk13: 21712a 2138741i bk14: 22804a 2113987i bk15: 22804a 2115277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.33382
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2337299 n_nop=1796675 n_act=16116 n_pre=16100 n_req=127102 n_rd=343528 n_write=164880 bw_util=0.435
n_activity=1727096 dram_eff=0.5887
bk0: 23040a 2117413i bk1: 23040a 2124913i bk2: 22500a 2123159i bk3: 22500a 2129317i bk4: 21468a 2138514i bk5: 21468a 2142913i bk6: 20160a 2146240i bk7: 20160a 2152268i bk8: 19920a 2149804i bk9: 19920a 2154375i bk10: 20520a 2145953i bk11: 20520a 2152722i bk12: 21712a 2133085i bk13: 21712a 2137716i bk14: 22444a 2116921i bk15: 22444a 2125686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29058
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f911b4e9870 :  mf: uid=19280763, sid11:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (7923263), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2337299 n_nop=1796479 n_act=15970 n_pre=15954 n_req=127224 n_rd=343776 n_write=165120 bw_util=0.4355
n_activity=1729238 dram_eff=0.5886
bk0: 23040a 2118246i bk1: 23040a 2128019i bk2: 22500a 2123293i bk3: 22500a 2130295i bk4: 21472a 2138547i bk5: 21472a 2142270i bk6: 20160a 2147090i bk7: 20160a 2154579i bk8: 19920a 2151204i bk9: 19920a 2153998i bk10: 20276a 2149217i bk11: 20276a 2155248i bk12: 22076a 2125819i bk13: 22076a 2132275i bk14: 22444a 2120457i bk15: 22444a 2124717i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30129

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63446, Miss = 42942, Miss_rate = 0.677, Pending_hits = 304, Reservation_fails = 2
L2_cache_bank[1]: Access = 63388, Miss = 42941, Miss_rate = 0.677, Pending_hits = 1497, Reservation_fails = 0
L2_cache_bank[2]: Access = 63418, Miss = 42957, Miss_rate = 0.677, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[3]: Access = 63420, Miss = 42956, Miss_rate = 0.677, Pending_hits = 1491, Reservation_fails = 1
L2_cache_bank[4]: Access = 63450, Miss = 42971, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 1
L2_cache_bank[5]: Access = 63435, Miss = 42971, Miss_rate = 0.677, Pending_hits = 1530, Reservation_fails = 0
L2_cache_bank[6]: Access = 63375, Miss = 42955, Miss_rate = 0.678, Pending_hits = 282, Reservation_fails = 1
L2_cache_bank[7]: Access = 63375, Miss = 42956, Miss_rate = 0.678, Pending_hits = 1503, Reservation_fails = 0
L2_cache_bank[8]: Access = 63463, Miss = 42972, Miss_rate = 0.677, Pending_hits = 307, Reservation_fails = 2
L2_cache_bank[9]: Access = 63478, Miss = 42972, Miss_rate = 0.677, Pending_hits = 1524, Reservation_fails = 0
L2_cache_bank[10]: Access = 63448, Miss = 42957, Miss_rate = 0.677, Pending_hits = 319, Reservation_fails = 2
L2_cache_bank[11]: Access = 63418, Miss = 42958, Miss_rate = 0.677, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[12]: Access = 63388, Miss = 42942, Miss_rate = 0.677, Pending_hits = 282, Reservation_fails = 2
L2_cache_bank[13]: Access = 63418, Miss = 42941, Miss_rate = 0.677, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[14]: Access = 63508, Miss = 42972, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[15]: Access = 63508, Miss = 42972, Miss_rate = 0.677, Pending_hits = 1496, Reservation_fails = 0
L2_cache_bank[16]: Access = 63433, Miss = 42941, Miss_rate = 0.677, Pending_hits = 282, Reservation_fails = 1
L2_cache_bank[17]: Access = 63403, Miss = 42940, Miss_rate = 0.677, Pending_hits = 1484, Reservation_fails = 1
L2_cache_bank[18]: Access = 63403, Miss = 42941, Miss_rate = 0.677, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[19]: Access = 63433, Miss = 42941, Miss_rate = 0.677, Pending_hits = 1500, Reservation_fails = 1
L2_cache_bank[20]: Access = 63508, Miss = 42972, Miss_rate = 0.677, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[21]: Access = 63508, Miss = 42972, Miss_rate = 0.677, Pending_hits = 1490, Reservation_fails = 0
L2_total_cache_accesses = 1395624
L2_total_cache_misses = 945042
L2_total_cache_miss_rate = 0.6771
L2_total_cache_pending_hits = 19704
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 430527
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19569
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 491424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 453600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 941520
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 453600
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.137

icnt_total_pkts_mem_to_simt=4483264
icnt_total_pkts_simt_to_mem=3210024
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.58743
	minimum = 6
	maximum = 40
Network latency average = 8.45326
	minimum = 6
	maximum = 39
Slowest packet = 2698970
Flit latency average = 6.93039
	minimum = 6
	maximum = 38
Slowest flit = 7513830
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236583
	minimum = 0.0187215 (at node 0)
	maximum = 0.0280823 (at node 11)
Accepted packet rate average = 0.0236583
	minimum = 0.0187215 (at node 0)
	maximum = 0.0280823 (at node 11)
Injected flit rate average = 0.0652059
	minimum = 0.0431409 (at node 0)
	maximum = 0.0864345 (at node 42)
Accepted flit rate average= 0.0652059
	minimum = 0.060031 (at node 0)
	maximum = 0.0900465 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.95933 (30 samples)
	minimum = 6 (30 samples)
	maximum = 89.0667 (30 samples)
Network latency average = 8.67976 (30 samples)
	minimum = 6 (30 samples)
	maximum = 86.3667 (30 samples)
Flit latency average = 7.20611 (30 samples)
	minimum = 6 (30 samples)
	maximum = 82.6667 (30 samples)
Fragmentation average = 0.0167723 (30 samples)
	minimum = 0 (30 samples)
	maximum = 40.7 (30 samples)
Injected packet rate average = 0.0229991 (30 samples)
	minimum = 0.0182002 (30 samples)
	maximum = 0.0272989 (30 samples)
Accepted packet rate average = 0.0229991 (30 samples)
	minimum = 0.0182002 (30 samples)
	maximum = 0.0272989 (30 samples)
Injected flit rate average = 0.0633895 (30 samples)
	minimum = 0.041936 (30 samples)
	maximum = 0.0840471 (30 samples)
Accepted flit rate average = 0.0633895 (30 samples)
	minimum = 0.0583639 (30 samples)
	maximum = 0.0875391 (30 samples)
Injected packet size average = 2.75617 (30 samples)
Accepted packet size average = 2.75617 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 56 min, 19 sec (3379 sec)
gpgpu_simulation_rate = 256130 (inst/sec)
gpgpu_simulation_rate = 2344 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 31 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 31: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 31 
gpu_sim_cycle = 38802
gpu_sim_insn = 28848876
gpu_ipc =     743.4894
gpu_tot_sim_cycle = 8184217
gpu_tot_sim_insn = 894315156
gpu_tot_ipc =     109.2731
gpu_tot_issued_cta = 1984
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 15602
partiton_reqs_in_parallel = 853644
partiton_reqs_in_parallel_total    = 27633090
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4807
partiton_reqs_in_parallel_util = 853644
partiton_reqs_in_parallel_util_total    = 27633090
gpu_sim_cycle_parition_util = 38802
gpu_tot_sim_cycle_parition_util    = 1257739
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9713
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1395624
L2_BW  =     113.5981 GB/Sec
L2_BW_total  =      16.7017 GB/Sec
gpu_total_sim_rate=257282

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17956068
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 55552
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0294
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 53920
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17952954
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 55552
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 17956068
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
149638, 143799, 144052, 149303, 149662, 143887, 144071, 149258, 38695, 37117, 37263, 24103, 
gpgpu_n_tot_thrd_icount = 1032902144
gpgpu_n_tot_w_icount = 32278192
gpgpu_n_stall_shd_mem = 128805
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 972904
gpgpu_n_mem_write_global = 468720
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 23752448
gpgpu_n_store_insn = 14764680
gpgpu_n_shmem_insn = 97813928
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1777664
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21796
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:946376	W0_Idle:581577	W0_Scoreboard:39824170	W1:1874880	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:12653580	W32:17749732
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7783232 {8:972904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63745920 {136:468720,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 109816384 {40:234360,136:738544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3749760 {8:468720,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 281 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 8184216 
mrq_lat_table:645731 	102003 	69825 	153310 	189592 	147885 	85644 	39109 	8745 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	913871 	513536 	2385 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	39 	1282817 	59004 	820 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	816055 	154490 	2383 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	241920 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2227 	215 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.287204  7.925657  8.543842  8.444012  7.548893  7.569843  8.270926  8.032085  8.684746  8.597316  7.736097  7.523107  9.102370  8.900949  7.788820  7.666376 
dram[1]:  8.611823  8.680239  7.879294  7.651939  6.895387  6.993317  9.422835  9.037305  8.665163  8.784000  7.689067  7.627861  8.250000  8.038059  7.900990  7.572907 
dram[2]:  8.693281  8.559923  8.494494  8.410307  7.421099  7.507623  8.712297  8.353726  8.665163  8.300216  7.944041  7.627861  8.873950  8.594100  7.373824  7.286560 
dram[3]:  8.576369  8.494767  7.997172  8.073263  7.058179  7.005021  9.190943  8.622273  7.931889  7.915551  7.816786  7.599005  8.431138  8.258064  7.758776  7.317487 
dram[4]:  9.009082  8.710244  8.579373  8.359606  7.510969  7.126626  8.666667  8.356134  8.309189  7.940083  8.301087  8.292074  8.480924  8.489448  7.432759  7.356655 
dram[5]:  8.388676  8.005494  8.266986  8.204179  7.258834  7.101988  9.396826  9.512979  7.883077  7.826884  8.006289  7.510324  8.835774  8.663589  7.657194  7.362937 
dram[6]:  9.231256  8.820383  8.511330  8.411880  7.335421  7.075928  8.755404  8.503867  8.381680  8.107594  8.090042  8.098621  8.067383  8.059512  7.646701  7.607081 
dram[7]:  8.421002  8.078558  8.007414  7.861692  7.678839  7.289778  9.489519  9.351154  7.435595  7.243295  7.967413  7.785075  8.958785  8.988030  7.653345  7.390100 
dram[8]:  8.821392  8.527805  8.396502  8.189573  7.200885  7.131464  8.980164  8.856156  8.210641  7.918324  7.967413  7.943147  8.445807  8.235294  7.607081  7.316445 
dram[9]:  8.328359  8.116364  8.082320  7.876026  8.008859  7.727446  8.815578  8.938444  7.553447  7.355058  8.261880  7.895055  8.958785  8.631139  7.440034  7.320034 
dram[10]:  8.919081  8.830860  8.252149  8.429268  7.151142  7.095030  9.351154  9.373934  8.052183  7.851506  7.832147  7.880246  8.497988  8.177154  7.733632  7.465801 
average row locality = 1445266/178885 = 8.079303
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5860      5859      5824      5824      5571      5571      5123      5123      5206      5206      5201      5201      5711      5711      5877      5877 
dram[1]:      5858      5858      5731      5731      5666      5666      5123      5123      5206      5206      5216      5216      5712      5712      5877      5876 
dram[2]:      5952      5952      5731      5731      5666      5666      5123      5123      5206      5206      5216      5216      5712      5712      5797      5797 
dram[3]:      5952      5952      5730      5730      5666      5666      5122      5123      5206      5206      5202      5202      5712      5712      5797      5797 
dram[4]:      5952      5952      5730      5730      5589      5589      5216      5216      5206      5206      5202      5202      5711      5711      5799      5799 
dram[5]:      5858      5859      5807      5807      5589      5589      5216      5216      5206      5206      5203      5203      5711      5711      5799      5799 
dram[6]:      5859      5858      5807      5807      5573      5573      5216      5216      5206      5206      5202      5202      5618      5618      5893      5893 
dram[7]:      5858      5858      5808      5808      5573      5573      5216      5216      5144      5144      5296      5296      5617      5617      5893      5893 
dram[8]:      5859      5858      5808      5808      5540      5540      5216      5216      5144      5144      5296      5296      5617      5617      5893      5893 
dram[9]:      5952      5952      5808      5808      5540      5540      5216      5216      5143      5143      5296      5296      5617      5617      5800      5800 
dram[10]:      5952      5952      5808      5808      5541      5541      5216      5216      5143      5143      5233      5233      5711      5711      5800      5800 
total reads: 976546
bank skew: 5952/5122 = 1.16
chip skew: 88810/88744 = 1.00
number of total write accesses:
dram[0]:      2883      2883      2848      2848      2612      2612      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[1]:      2883      2883      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2901      2901 
dram[2]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2450      2450      2736      2736      2823      2823 
dram[3]:      2976      2976      2755      2755      2705      2705      2387      2387      2480      2480      2435      2435      2736      2736      2823      2823 
dram[4]:      2976      2976      2755      2755      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[5]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2736      2736      2823      2823 
dram[6]:      2883      2883      2832      2832      2628      2628      2480      2480      2480      2480      2435      2435      2643      2643      2916      2916 
dram[7]:      2883      2883      2832      2832      2628      2628      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[8]:      2883      2883      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2916      2916 
dram[9]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2528      2528      2643      2643      2823      2823 
dram[10]:      2976      2976      2832      2832      2597      2597      2480      2480      2418      2418      2466      2466      2736      2736      2823      2823 
total reads: 468720
bank skew: 2976/2387 = 1.25
chip skew: 42656/42594 = 1.00
average mf latency per bank:
dram[0]:        305       254       289       255       301       256       280       254       285       252       310       259       343       266       315       257
dram[1]:        303       255       290       254       301       256       279       256       284       251       312       258       346       266       313       257
dram[2]:        305       255       289       257       300       256       281       256       285       251       309       259       340       266       315       255
dram[3]:        304       254       290       255       301       255       279       257       285       252       314       259       346       266       311       256
dram[4]:        304       254       291       258       300       255       279       254       286       251       312       261       345       267       313       254
dram[5]:        303       253       290       255       302       257       280       255       286       253       315       260       346       266       310       256
dram[6]:        303       254       292       257       301       255       279       254       284       251       315       261       346       268       315       256
dram[7]:        301       255       290       254       299       256       280       254       285       248       316       260       345       269       315       255
dram[8]:        299       254       295       257       301       256       279       254       283       251       315       260       347       267       315       256
dram[9]:        302       255       292       255       299       256       279       254       285       249       316       261       346       268       316       254
dram[10]:        301       253       291       256       301       255       279       254       282       251       317       259       347       266       314       257
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2409347 n_nop=1851721 n_act=16143 n_pre=16127 n_req=131339 n_rd=354980 n_write=170376 bw_util=0.4361
n_activity=1783990 dram_eff=0.589
bk0: 23440a 2185735i bk1: 23436a 2197145i bk2: 23296a 2188734i bk3: 23296a 2198757i bk4: 22284a 2204544i bk5: 22284a 2207166i bk6: 20492a 2217128i bk7: 20492a 2222914i bk8: 20824a 2217778i bk9: 20824a 2218864i bk10: 20804a 2214127i bk11: 20804a 2223567i bk12: 22844a 2195753i bk13: 22844a 2200492i bk14: 23508a 2176450i bk15: 23508a 2184875i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2409347 n_nop=1851167 n_act=16356 n_pre=16340 n_req=131371 n_rd=355108 n_write=170376 bw_util=0.4362
n_activity=1788524 dram_eff=0.5876
bk0: 23432a 2186100i bk1: 23432a 2197872i bk2: 22924a 2191725i bk3: 22924a 2198942i bk4: 22664a 2194447i bk5: 22664a 2202435i bk6: 20492a 2218062i bk7: 20492a 2223829i bk8: 20824a 2214443i bk9: 20824a 2220170i bk10: 20864a 2218578i bk11: 20864a 2225272i bk12: 22848a 2194143i bk13: 22848a 2197404i bk14: 23508a 2178553i bk15: 23504a 2184751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2409347 n_nop=1851339 n_act=16152 n_pre=16136 n_req=131430 n_rd=355224 n_write=170496 bw_util=0.4364
n_activity=1783532 dram_eff=0.5895
bk0: 23808a 2179505i bk1: 23808a 2191294i bk2: 22924a 2190662i bk3: 22924a 2198896i bk4: 22664a 2198058i bk5: 22664a 2202419i bk6: 20492a 2216850i bk7: 20492a 2222539i bk8: 20824a 2214940i bk9: 20824a 2221927i bk10: 20864a 2214753i bk11: 20864a 2224217i bk12: 22848a 2194908i bk13: 22848a 2201861i bk14: 23188a 2181229i bk15: 23188a 2185611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28214
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2409347 n_nop=1850869 n_act=16509 n_pre=16493 n_req=131369 n_rd=355100 n_write=170376 bw_util=0.4362
n_activity=1783973 dram_eff=0.5891
bk0: 23808a 2180565i bk1: 23808a 2195146i bk2: 22920a 2191601i bk3: 22920a 2199727i bk4: 22664a 2196002i bk5: 22664a 2202247i bk6: 20488a 2217112i bk7: 20492a 2220223i bk8: 20824a 2212678i bk9: 20824a 2217508i bk10: 20808a 2218544i bk11: 20808a 2225134i bk12: 22848a 2188921i bk13: 22848a 2194649i bk14: 23188a 2184229i bk15: 23188a 2187352i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30311
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2409347 n_nop=1851353 n_act=16133 n_pre=16117 n_req=131436 n_rd=355240 n_write=170504 bw_util=0.4364
n_activity=1783572 dram_eff=0.5895
bk0: 23808a 2180144i bk1: 23808a 2190926i bk2: 22920a 2193458i bk3: 22920a 2200562i bk4: 22356a 2200612i bk5: 22356a 2206632i bk6: 20864a 2211571i bk7: 20864a 2216783i bk8: 20824a 2212853i bk9: 20824a 2217965i bk10: 20808a 2216270i bk11: 20808a 2227241i bk12: 22844a 2192486i bk13: 22844a 2200394i bk14: 23196a 2183196i bk15: 23196a 2189279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.294
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2409347 n_nop=1851261 n_act=16305 n_pre=16289 n_req=131373 n_rd=355116 n_write=170376 bw_util=0.4362
n_activity=1785952 dram_eff=0.5885
bk0: 23432a 2185825i bk1: 23436a 2197431i bk2: 23228a 2190264i bk3: 23228a 2194755i bk4: 22356a 2201844i bk5: 22356a 2204290i bk6: 20864a 2214306i bk7: 20864a 2219897i bk8: 20824a 2212665i bk9: 20824a 2215698i bk10: 20812a 2219685i bk11: 20812a 2223260i bk12: 22844a 2193889i bk13: 22844a 2200046i bk14: 23196a 2187885i bk15: 23196a 2190426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31098
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2409347 n_nop=1851695 n_act=16152 n_pre=16136 n_req=131341 n_rd=354988 n_write=170376 bw_util=0.4361
n_activity=1783265 dram_eff=0.5892
bk0: 23436a 2184970i bk1: 23432a 2195130i bk2: 23228a 2188146i bk3: 23228a 2198698i bk4: 22292a 2200864i bk5: 22292a 2208120i bk6: 20864a 2213214i bk7: 20864a 2219499i bk8: 20824a 2213807i bk9: 20824a 2219278i bk10: 20808a 2216168i bk11: 20808a 2223075i bk12: 22472a 2195875i bk13: 22472a 2204871i bk14: 23572a 2179108i bk15: 23572a 2182046i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31328
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2409347 n_nop=1850785 n_act=16357 n_pre=16341 n_req=131466 n_rd=355240 n_write=170624 bw_util=0.4365
n_activity=1782876 dram_eff=0.5899
bk0: 23432a 2187172i bk1: 23432a 2196633i bk2: 23232a 2189177i bk3: 23232a 2195673i bk4: 22292a 2201379i bk5: 22292a 2206458i bk6: 20864a 2214228i bk7: 20864a 2219980i bk8: 20576a 2213265i bk9: 20576a 2221428i bk10: 21184a 2211770i bk11: 21184a 2218400i bk12: 22468a 2195725i bk13: 22468a 2201440i bk14: 23572a 2180124i bk15: 23572a 2185059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28065
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2409347 n_nop=1851441 n_act=16283 n_pre=16267 n_req=131339 n_rd=354980 n_write=170376 bw_util=0.4361
n_activity=1785550 dram_eff=0.5885
bk0: 23436a 2187910i bk1: 23432a 2197321i bk2: 23232a 2190172i bk3: 23232a 2196706i bk4: 22160a 2204925i bk5: 22160a 2209741i bk6: 20864a 2212376i bk7: 20864a 2216752i bk8: 20576a 2214446i bk9: 20576a 2218847i bk10: 21184a 2212415i bk11: 21184a 2218659i bk12: 22468a 2195687i bk13: 22468a 2204516i bk14: 23572a 2178860i bk15: 23572a 2180513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32458
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f911bb73450 :  mf: uid=19923408, sid21:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8184216), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2409347 n_nop=1851365 n_act=16324 n_pre=16308 n_req=131338 n_rd=354974 n_write=170376 bw_util=0.4361
n_activity=1782847 dram_eff=0.5893
bk0: 23808a 2182957i bk1: 23808a 2190699i bk2: 23232a 2188455i bk3: 23230a 2195194i bk4: 22160a 2205051i bk5: 22160a 2209324i bk6: 20864a 2212492i bk7: 20864a 2218626i bk8: 20572a 2215991i bk9: 20572a 2220911i bk10: 21184a 2212079i bk11: 21184a 2219688i bk12: 22468a 2198333i bk13: 22468a 2202851i bk14: 23200a 2181749i bk15: 23200a 2190826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28248
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2409347 n_nop=1851163 n_act=16172 n_pre=16156 n_req=131464 n_rd=355232 n_write=170624 bw_util=0.4365
n_activity=1784898 dram_eff=0.5892
bk0: 23808a 2183856i bk1: 23808a 2193671i bk2: 23232a 2189393i bk3: 23232a 2196241i bk4: 22164a 2205035i bk5: 22164a 2209019i bk6: 20864a 2213210i bk7: 20864a 2221033i bk8: 20572a 2217688i bk9: 20572a 2220595i bk10: 20932a 2215530i bk11: 20932a 2221921i bk12: 22844a 2191101i bk13: 22844a 2197513i bk14: 23200a 2185798i bk15: 23200a 2190033i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29335

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65559, Miss = 44373, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 2
L2_cache_bank[1]: Access = 65500, Miss = 44372, Miss_rate = 0.677, Pending_hits = 1501, Reservation_fails = 0
L2_cache_bank[2]: Access = 65531, Miss = 44389, Miss_rate = 0.677, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[3]: Access = 65534, Miss = 44388, Miss_rate = 0.677, Pending_hits = 1494, Reservation_fails = 1
L2_cache_bank[4]: Access = 65565, Miss = 44403, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 1
L2_cache_bank[5]: Access = 65550, Miss = 44403, Miss_rate = 0.677, Pending_hits = 1534, Reservation_fails = 0
L2_cache_bank[6]: Access = 65488, Miss = 44387, Miss_rate = 0.678, Pending_hits = 286, Reservation_fails = 1
L2_cache_bank[7]: Access = 65487, Miss = 44388, Miss_rate = 0.678, Pending_hits = 1507, Reservation_fails = 0
L2_cache_bank[8]: Access = 65577, Miss = 44405, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 2
L2_cache_bank[9]: Access = 65593, Miss = 44405, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[10]: Access = 65562, Miss = 44389, Miss_rate = 0.677, Pending_hits = 324, Reservation_fails = 2
L2_cache_bank[11]: Access = 65531, Miss = 44390, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[12]: Access = 65500, Miss = 44374, Miss_rate = 0.677, Pending_hits = 285, Reservation_fails = 2
L2_cache_bank[13]: Access = 65531, Miss = 44373, Miss_rate = 0.677, Pending_hits = 1504, Reservation_fails = 0
L2_cache_bank[14]: Access = 65624, Miss = 44405, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[15]: Access = 65624, Miss = 44405, Miss_rate = 0.677, Pending_hits = 1498, Reservation_fails = 0
L2_cache_bank[16]: Access = 65547, Miss = 44373, Miss_rate = 0.677, Pending_hits = 286, Reservation_fails = 1
L2_cache_bank[17]: Access = 65516, Miss = 44372, Miss_rate = 0.677, Pending_hits = 1488, Reservation_fails = 1
L2_cache_bank[18]: Access = 65515, Miss = 44372, Miss_rate = 0.677, Pending_hits = 281, Reservation_fails = 0
L2_cache_bank[19]: Access = 65546, Miss = 44372, Miss_rate = 0.677, Pending_hits = 1502, Reservation_fails = 1
L2_cache_bank[20]: Access = 65624, Miss = 44404, Miss_rate = 0.677, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 65624, Miss = 44404, Miss_rate = 0.677, Pending_hits = 1494, Reservation_fails = 0
L2_total_cache_accesses = 1442128
L2_total_cache_misses = 976546
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 19780
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 445451
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 507808
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468720
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 972904
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468720
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.137

icnt_total_pkts_mem_to_simt=4632624
icnt_total_pkts_simt_to_mem=3317008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57783
	minimum = 6
	maximum = 46
Network latency average = 8.45005
	minimum = 6
	maximum = 46
Slowest packet = 2792145
Flit latency average = 6.92441
	minimum = 6
	maximum = 42
Slowest flit = 7698707
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239705
	minimum = 0.0189686 (at node 0)
	maximum = 0.0284529 (at node 19)
Accepted packet rate average = 0.0239705
	minimum = 0.0189686 (at node 0)
	maximum = 0.0284529 (at node 19)
Injected flit rate average = 0.0660663
	minimum = 0.0437102 (at node 0)
	maximum = 0.0875751 (at node 42)
Accepted flit rate average= 0.0660663
	minimum = 0.0608232 (at node 0)
	maximum = 0.0912348 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.94703 (31 samples)
	minimum = 6 (31 samples)
	maximum = 87.6774 (31 samples)
Network latency average = 8.67235 (31 samples)
	minimum = 6 (31 samples)
	maximum = 85.0645 (31 samples)
Flit latency average = 7.19702 (31 samples)
	minimum = 6 (31 samples)
	maximum = 81.3548 (31 samples)
Fragmentation average = 0.0162313 (31 samples)
	minimum = 0 (31 samples)
	maximum = 39.3871 (31 samples)
Injected packet rate average = 0.0230304 (31 samples)
	minimum = 0.018225 (31 samples)
	maximum = 0.0273361 (31 samples)
Accepted packet rate average = 0.0230304 (31 samples)
	minimum = 0.018225 (31 samples)
	maximum = 0.0273361 (31 samples)
Injected flit rate average = 0.0634759 (31 samples)
	minimum = 0.0419932 (31 samples)
	maximum = 0.0841609 (31 samples)
Accepted flit rate average = 0.0634759 (31 samples)
	minimum = 0.0584432 (31 samples)
	maximum = 0.0876584 (31 samples)
Injected packet size average = 2.75617 (31 samples)
Accepted packet size average = 2.75617 (31 samples)
Hops average = 1 (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 57 min, 56 sec (3476 sec)
gpgpu_simulation_rate = 257282 (inst/sec)
gpgpu_simulation_rate = 2354 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 32 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 32: size 0

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 32 
gpu_sim_cycle = 39028
gpu_sim_insn = 28848876
gpu_ipc =     739.1841
gpu_tot_sim_cycle = 8445395
gpu_tot_sim_insn = 923164032
gpu_tot_ipc =     109.3098
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 15885
partiton_reqs_in_parallel = 858616
partiton_reqs_in_parallel_total    = 28486734
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4747
partiton_reqs_in_parallel_util = 858616
partiton_reqs_in_parallel_util_total    = 28486734
gpu_sim_cycle_parition_util = 39028
gpu_tot_sim_cycle_parition_util    = 1296541
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9722
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1442128
L2_BW  =     112.9403 GB/Sec
L2_BW_total  =      16.7072 GB/Sec
gpu_total_sim_rate=258299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18535296
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57344
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0285
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18532182
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 18535296
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
154466, 148431, 148700, 154119, 154490, 148518, 148722, 154074, 43535, 41760, 41920, 28931, 
gpgpu_n_tot_thrd_icount = 1066221568
gpgpu_n_tot_w_icount = 33319424
gpgpu_n_stall_shd_mem = 128844
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1004288
gpgpu_n_mem_write_global = 483840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 24518656
gpgpu_n_store_insn = 15240960
gpgpu_n_shmem_insn = 100969216
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21835
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:976569	W0_Idle:596869	W0_Scoreboard:40962376	W1:1935360	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13061760	W32:18322304
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8034304 {8:1004288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65802240 {136:483840,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 113358848 {40:241920,136:762368,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3870720 {8:483840,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 279 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 8445394 
mrq_lat_table:664986 	104459 	71942 	158890 	196616 	153321 	88886 	40605 	8763 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	942487 	531415 	2394 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	41 	1327175 	61139 	829 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	842784 	159088 	2440 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	241920 	15120 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2303 	217 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.152665  7.759243  8.366014  8.273314  7.396853  7.403325  8.117400  7.845998  8.505895  8.460554  7.643134  7.483902  8.926154  8.737952  7.681086  7.565581 
dram[1]:  8.472301  8.568851  7.752431  7.487617  6.751950  6.821119  9.252090  8.810011  8.505895  8.616721  7.569790  7.512334  8.142189  7.941606  7.773391  7.464963 
dram[2]:  8.573023  8.401093  8.374403  8.326686  7.237458  7.292334  8.528634  8.177402  8.524168  8.164609  7.808679  7.555344  8.712712  8.417795  7.248574  7.155270 
dram[3]:  8.431839  8.340272  7.848702  7.891089  6.958200  6.897211  9.098707  8.481928  7.834156  7.818719  7.657281  7.412594  8.329186  8.119403  7.660637  7.195793 
dram[4]:  8.921588  8.573023  8.437922  8.247413  7.362218  6.958231  8.460554  8.156218  8.156218  7.826430  8.207076  8.164597  8.344199  8.336206  7.256117  7.209076 
dram[5]:  8.187840  7.833333  8.137649  8.035104  7.175676  6.981101  9.217190  9.347467  7.788027  7.734893  7.833168  7.385768  8.694305  8.482456  7.526227  7.238405 
dram[6]:  9.142858  8.684312  8.366448  8.288765  7.210034  6.944308  8.616721  8.362487  8.292581  8.032389  7.974722  7.966667  7.887859  7.895176  7.486820  7.474506 
dram[7]:  8.217669  7.887238  7.866079  7.716508  7.570536  7.191688  9.347467  9.174566  7.331455  7.124088  7.852284  7.637051  8.836967  8.827801  7.480659  7.236465 
dram[8]:  8.702025  8.362372  8.228572  8.065041  7.046063  7.004996  8.867039  8.692224  8.124870  7.847236  7.821878  7.829457  8.302439  8.104762  7.486820  7.202060 
dram[9]:  8.155752  7.958549  7.921916  7.729870  7.892120  7.558850  8.635473  8.749724  7.443279  7.243042  8.178138  7.814313  8.836967  8.459245  7.274734  7.151929 
dram[10]:  8.752137  8.637300  8.153424  8.259020  7.000000  6.936521  9.153402  9.195828  7.959225  7.738355  7.704457  7.749513  8.264957  8.013812  7.636910  7.358974 
average row locality = 1491890/187921 = 7.938921
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6049      6048      6016      6016      5758      5758      5280      5280      5376      5376      5375      5375      5887      5887      6064      6064 
dram[1]:      6047      6047      5920      5920      5856      5856      5280      5280      5376      5376      5390      5390      5888      5888      6064      6063 
dram[2]:      6144      6144      5920      5920      5856      5856      5280      5280      5376      5376      5390      5390      5888      5888      5982      5982 
dram[3]:      6144      6144      5919      5919      5856      5856      5279      5280      5376      5376      5375      5375      5888      5888      5982      5982 
dram[4]:      6144      6144      5919      5919      5776      5776      5376      5376      5376      5376      5375      5375      5887      5887      5984      5984 
dram[5]:      6047      6048      5999      5999      5776      5776      5376      5376      5376      5376      5376      5376      5887      5887      5984      5984 
dram[6]:      6048      6047      5999      5999      5759      5759      5376      5376      5376      5376      5375      5375      5791      5791      6081      6081 
dram[7]:      6047      6047      6000      6000      5759      5759      5376      5376      5312      5312      5472      5472      5790      5790      6081      6081 
dram[8]:      6048      6047      6000      6000      5725      5725      5376      5376      5312      5312      5472      5472      5790      5790      6081      6081 
dram[9]:      6144      6144      6000      6000      5725      5725      5376      5376      5312      5312      5472      5472      5790      5790      5985      5985 
dram[10]:      6144      6144      6000      6000      5726      5726      5376      5376      5312      5312      5407      5407      5887      5887      5985      5985 
total reads: 1008050
bank skew: 6144/5279 = 1.16
chip skew: 91674/91607 = 1.00
number of total write accesses:
dram[0]:      2976      2976      2944      2944      2704      2704      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[1]:      2976      2976      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2992      2992 
dram[2]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2528      2528      2816      2816      2912      2912 
dram[3]:      3072      3072      2848      2848      2800      2800      2464      2464      2560      2560      2512      2512      2816      2816      2912      2912 
dram[4]:      3072      3072      2848      2848      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[5]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2816      2816      2912      2912 
dram[6]:      2976      2976      2928      2928      2720      2720      2560      2560      2560      2560      2512      2512      2720      2720      3008      3008 
dram[7]:      2976      2976      2928      2928      2720      2720      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[8]:      2976      2976      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      3008      3008 
dram[9]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2608      2608      2720      2720      2912      2912 
dram[10]:      3072      3072      2928      2928      2688      2688      2560      2560      2496      2496      2544      2544      2816      2816      2912      2912 
total reads: 483840
bank skew: 3072/2464 = 1.25
chip skew: 44032/43968 = 1.00
average mf latency per bank:
dram[0]:        302       253       287       254       298       255       279       253       283       251       308       258       340       265       312       256
dram[1]:        300       254       288       253       299       254       278       255       282       250       309       257       343       265       311       256
dram[2]:        303       254       287       255       297       254       279       255       283       250       306       258       337       265       312       254
dram[3]:        301       253       288       254       298       254       278       256       283       251       311       258       342       265       308       255
dram[4]:        301       253       288       257       297       254       277       253       284       250       309       260       342       265       310       253
dram[5]:        300       252       287       254       299       256       278       254       284       252       312       259       343       265       308       255
dram[6]:        301       253       290       255       298       253       277       253       282       250       312       260       343       267       312       255
dram[7]:        298       254       288       253       296       255       279       253       283       248       313       258       342       268       313       254
dram[8]:        297       253       293       256       298       254       278       253       281       250       313       259       344       266       312       255
dram[9]:        300       254       290       254       297       255       277       253       283       248       314       260       343       267       313       253
dram[10]:        299       253       289       255       298       253       277       253       281       250       315       258       343       265       311       256
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2481815 n_nop=1905601 n_act=16961 n_pre=16945 n_req=135577 n_rd=366436 n_write=175872 bw_util=0.437
n_activity=1843680 dram_eff=0.5883
bk0: 24196a 2251296i bk1: 24192a 2262473i bk2: 24064a 2253622i bk3: 24064a 2264241i bk4: 23032a 2269861i bk5: 23032a 2272500i bk6: 21120a 2283695i bk7: 21120a 2289579i bk8: 21504a 2283784i bk9: 21504a 2284961i bk10: 21500a 2279779i bk11: 21500a 2289616i bk12: 23548a 2261548i bk13: 23548a 2266365i bk14: 24256a 2241476i bk15: 24256a 2249985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents
MSHR: tag=0xc01ef080, atomic=0 1 entries : 0x7f911031dbb0 :  mf: uid=20566051, sid01:w08, part=1, addr=0xc01ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8445391), 

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2481815 n_nop=1905027 n_act=17184 n_pre=17168 n_req=135609 n_rd=366564 n_write=175872 bw_util=0.4371
n_activity=1848155 dram_eff=0.587
bk0: 24188a 2251162i bk1: 24188a 2263423i bk2: 23680a 2257055i bk3: 23680a 2264392i bk4: 23424a 2259662i bk5: 23424a 2267658i bk6: 21120a 2284246i bk7: 21120a 2290115i bk8: 21504a 2280542i bk9: 21504a 2286428i bk10: 21560a 2284729i bk11: 21560a 2291647i bk12: 23552a 2260131i bk13: 23552a 2263504i bk14: 24256a 2243753i bk15: 24252a 2249974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31293
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2481815 n_nop=1905187 n_act=16978 n_pre=16962 n_req=135672 n_rd=366688 n_write=176000 bw_util=0.4373
n_activity=1843328 dram_eff=0.5888
bk0: 24576a 2244730i bk1: 24576a 2256278i bk2: 23680a 2255730i bk3: 23680a 2264326i bk4: 23424a 2263401i bk5: 23424a 2267528i bk6: 21120a 2283183i bk7: 21120a 2289241i bk8: 21504a 2281442i bk9: 21504a 2288263i bk10: 21560a 2280702i bk11: 21560a 2290641i bk12: 23552a 2260700i bk13: 23552a 2267619i bk14: 23928a 2246302i bk15: 23928a 2250649i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28307
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc01ef280, atomic=0 1 entries : 0x7f91103b5c80 :  mf: uid=20566052, sid01:w09, part=3, addr=0xc01ef280, load , size=128, unknown  status = IN_PARTITION_DRAM (8445394), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2481815 n_nop=1904755 n_act=17325 n_pre=17309 n_req=135607 n_rd=366554 n_write=175872 bw_util=0.4371
n_activity=1843486 dram_eff=0.5885
bk0: 24576a 2245658i bk1: 24576a 2260634i bk2: 23676a 2256738i bk3: 23676a 2264943i bk4: 23424a 2261247i bk5: 23422a 2267237i bk6: 21116a 2283449i bk7: 21120a 2286896i bk8: 21504a 2278772i bk9: 21504a 2283660i bk10: 21500a 2284790i bk11: 21500a 2291496i bk12: 23552a 2254740i bk13: 23552a 2260262i bk14: 23928a 2249511i bk15: 23928a 2252435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30857
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2481815 n_nop=1905221 n_act=16957 n_pre=16941 n_req=135674 n_rd=366696 n_write=176000 bw_util=0.4373
n_activity=1842797 dram_eff=0.589
bk0: 24576a 2245203i bk1: 24576a 2255810i bk2: 23676a 2258668i bk3: 23676a 2266042i bk4: 23104a 2265793i bk5: 23104a 2272081i bk6: 21504a 2277691i bk7: 21504a 2283049i bk8: 21504a 2279236i bk9: 21504a 2284332i bk10: 21500a 2282479i bk11: 21500a 2293280i bk12: 23548a 2258110i bk13: 23548a 2266275i bk14: 23936a 2248062i bk15: 23936a 2254533i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29933
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2481815 n_nop=1905125 n_act=17131 n_pre=17115 n_req=135611 n_rd=366572 n_write=175872 bw_util=0.4371
n_activity=1845349 dram_eff=0.5879
bk0: 24188a 2250936i bk1: 24192a 2262468i bk2: 23996a 2255527i bk3: 23996a 2259996i bk4: 23104a 2267411i bk5: 23104a 2269578i bk6: 21504a 2279981i bk7: 21504a 2286233i bk8: 21504a 2278924i bk9: 21504a 2281934i bk10: 21504a 2285627i bk11: 21504a 2289750i bk12: 23548a 2259723i bk13: 23548a 2266098i bk14: 23936a 2253251i bk15: 23936a 2255120i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31403
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2481815 n_nop=1905627 n_act=16948 n_pre=16932 n_req=135577 n_rd=366436 n_write=175872 bw_util=0.437
n_activity=1842519 dram_eff=0.5887
bk0: 24192a 2250518i bk1: 24188a 2260450i bk2: 23996a 2253356i bk3: 23996a 2264142i bk4: 23036a 2266365i bk5: 23036a 2273607i bk6: 21504a 2279552i bk7: 21504a 2286274i bk8: 21504a 2280086i bk9: 21504a 2285659i bk10: 21500a 2282244i bk11: 21500a 2289333i bk12: 23164a 2261826i bk13: 23164a 2271191i bk14: 24324a 2244193i bk15: 24324a 2247487i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31472
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2481815 n_nop=1904621 n_act=17193 n_pre=17177 n_req=135706 n_rd=366696 n_write=176128 bw_util=0.4374
n_activity=1842192 dram_eff=0.5893
bk0: 24188a 2252120i bk1: 24188a 2261938i bk2: 24000a 2254064i bk3: 24000a 2260587i bk4: 23036a 2266801i bk5: 23036a 2271754i bk6: 21504a 2280507i bk7: 21504a 2286308i bk8: 21248a 2279346i bk9: 21248a 2287432i bk10: 21888a 2278014i bk11: 21888a 2284286i bk12: 23160a 2261650i bk13: 23160a 2267667i bk14: 24324a 2245335i bk15: 24324a 2250049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28801
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2481815 n_nop=1905365 n_act=17083 n_pre=17067 n_req=135575 n_rd=366428 n_write=175872 bw_util=0.437
n_activity=1844820 dram_eff=0.5879
bk0: 24192a 2253366i bk1: 24188a 2262445i bk2: 24000a 2254965i bk3: 24000a 2261854i bk4: 22900a 2270132i bk5: 22900a 2275197i bk6: 21504a 2278582i bk7: 21504a 2283242i bk8: 21248a 2280658i bk9: 21248a 2285283i bk10: 21888a 2278191i bk11: 21888a 2284812i bk12: 23160a 2261686i bk13: 23160a 2270766i bk14: 24324a 2244095i bk15: 24324a 2245585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32598
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2481815 n_nop=1905207 n_act=17160 n_pre=17144 n_req=135576 n_rd=366432 n_write=175872 bw_util=0.437
n_activity=1842654 dram_eff=0.5886
bk0: 24576a 2248282i bk1: 24576a 2255871i bk2: 24000a 2253219i bk3: 24000a 2260598i bk4: 22900a 2270607i bk5: 22900a 2274826i bk6: 21504a 2278441i bk7: 21504a 2284967i bk8: 21248a 2281906i bk9: 21248a 2287228i bk10: 21888a 2278115i bk11: 21888a 2286145i bk12: 23160a 2264409i bk13: 23160a 2269341i bk14: 23940a 2246845i bk15: 23940a 2255896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28471
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2481815 n_nop=1905003 n_act=17002 n_pre=16986 n_req=135706 n_rd=366696 n_write=176128 bw_util=0.4374
n_activity=1844657 dram_eff=0.5885
bk0: 24576a 2249316i bk1: 24576a 2258798i bk2: 24000a 2254639i bk3: 24000a 2261416i bk4: 22904a 2270273i bk5: 22904a 2274439i bk6: 21504a 2279505i bk7: 21504a 2287390i bk8: 21248a 2283912i bk9: 21248a 2286716i bk10: 21628a 2281619i bk11: 21628a 2287569i bk12: 23548a 2256914i bk13: 23548a 2263419i bk14: 23940a 2251377i bk15: 23940a 2255583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29488

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67672, Miss = 45805, Miss_rate = 0.677, Pending_hits = 312, Reservation_fails = 2
L2_cache_bank[1]: Access = 67612, Miss = 45804, Miss_rate = 0.677, Pending_hits = 1509, Reservation_fails = 0
L2_cache_bank[2]: Access = 67644, Miss = 45821, Miss_rate = 0.677, Pending_hits = 280, Reservation_fails = 0
L2_cache_bank[3]: Access = 67648, Miss = 45820, Miss_rate = 0.677, Pending_hits = 1502, Reservation_fails = 1
L2_cache_bank[4]: Access = 67680, Miss = 45836, Miss_rate = 0.677, Pending_hits = 299, Reservation_fails = 1
L2_cache_bank[5]: Access = 67664, Miss = 45836, Miss_rate = 0.677, Pending_hits = 1545, Reservation_fails = 0
L2_cache_bank[6]: Access = 67600, Miss = 45819, Miss_rate = 0.678, Pending_hits = 290, Reservation_fails = 1
L2_cache_bank[7]: Access = 67600, Miss = 45820, Miss_rate = 0.678, Pending_hits = 1513, Reservation_fails = 0
L2_cache_bank[8]: Access = 67692, Miss = 45837, Miss_rate = 0.677, Pending_hits = 317, Reservation_fails = 2
L2_cache_bank[9]: Access = 67708, Miss = 45837, Miss_rate = 0.677, Pending_hits = 1535, Reservation_fails = 0
L2_cache_bank[10]: Access = 67676, Miss = 45821, Miss_rate = 0.677, Pending_hits = 330, Reservation_fails = 2
L2_cache_bank[11]: Access = 67644, Miss = 45822, Miss_rate = 0.677, Pending_hits = 1536, Reservation_fails = 0
L2_cache_bank[12]: Access = 67612, Miss = 45805, Miss_rate = 0.677, Pending_hits = 288, Reservation_fails = 2
L2_cache_bank[13]: Access = 67644, Miss = 45804, Miss_rate = 0.677, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[14]: Access = 67740, Miss = 45837, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[15]: Access = 67740, Miss = 45837, Miss_rate = 0.677, Pending_hits = 1508, Reservation_fails = 0
L2_cache_bank[16]: Access = 67660, Miss = 45804, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 1
L2_cache_bank[17]: Access = 67628, Miss = 45803, Miss_rate = 0.677, Pending_hits = 1495, Reservation_fails = 1
L2_cache_bank[18]: Access = 67628, Miss = 45804, Miss_rate = 0.677, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[19]: Access = 67660, Miss = 45804, Miss_rate = 0.677, Pending_hits = 1511, Reservation_fails = 1
L2_cache_bank[20]: Access = 67740, Miss = 45837, Miss_rate = 0.677, Pending_hits = 284, Reservation_fails = 0
L2_cache_bank[21]: Access = 67740, Miss = 45837, Miss_rate = 0.677, Pending_hits = 1504, Reservation_fails = 0
L2_total_cache_accesses = 1488632
L2_total_cache_misses = 1008050
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 19930
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 460301
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19795
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 524192
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1004288
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 483840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.137

icnt_total_pkts_mem_to_simt=4781984
icnt_total_pkts_simt_to_mem=3423992
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5139
	minimum = 6
	maximum = 46
Network latency average = 8.39117
	minimum = 6
	maximum = 38
Slowest packet = 2885005
Flit latency average = 6.8479
	minimum = 6
	maximum = 34
Slowest flit = 8084895
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238317
	minimum = 0.0188587 (at node 5)
	maximum = 0.0282881 (at node 0)
Accepted packet rate average = 0.0238317
	minimum = 0.0188587 (at node 5)
	maximum = 0.0282881 (at node 0)
Injected flit rate average = 0.0656838
	minimum = 0.0434571 (at node 5)
	maximum = 0.0870679 (at node 42)
Accepted flit rate average= 0.0656838
	minimum = 0.060471 (at node 5)
	maximum = 0.0907064 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93349 (32 samples)
	minimum = 6 (32 samples)
	maximum = 86.375 (32 samples)
Network latency average = 8.66356 (32 samples)
	minimum = 6 (32 samples)
	maximum = 83.5938 (32 samples)
Flit latency average = 7.18611 (32 samples)
	minimum = 6 (32 samples)
	maximum = 79.875 (32 samples)
Fragmentation average = 0.0157241 (32 samples)
	minimum = 0 (32 samples)
	maximum = 38.1562 (32 samples)
Injected packet rate average = 0.0230555 (32 samples)
	minimum = 0.0182448 (32 samples)
	maximum = 0.0273659 (32 samples)
Accepted packet rate average = 0.0230555 (32 samples)
	minimum = 0.0182448 (32 samples)
	maximum = 0.0273659 (32 samples)
Injected flit rate average = 0.0635449 (32 samples)
	minimum = 0.042039 (32 samples)
	maximum = 0.0842518 (32 samples)
Accepted flit rate average = 0.0635449 (32 samples)
	minimum = 0.0585066 (32 samples)
	maximum = 0.0877536 (32 samples)
Injected packet size average = 2.75617 (32 samples)
Accepted packet size average = 2.75617 (32 samples)
Hops average = 1 (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 34 sec (3574 sec)
gpgpu_simulation_rate = 258299 (inst/sec)
gpgpu_simulation_rate = 2363 (cycle/sec)
GPGPU-Sim uArch: Shader 5 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 33 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 33: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 33 
gpu_sim_cycle = 38848
gpu_sim_insn = 28848876
gpu_ipc =     742.6091
gpu_tot_sim_cycle = 8706393
gpu_tot_sim_insn = 952012908
gpu_tot_ipc =     109.3464
gpu_tot_issued_cta = 2112
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 16483
partiton_reqs_in_parallel = 854656
partiton_reqs_in_parallel_total    = 29345350
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4687
partiton_reqs_in_parallel_util = 854656
partiton_reqs_in_parallel_util_total    = 29345350
gpu_sim_cycle_parition_util = 38848
gpu_tot_sim_cycle_parition_util    = 1335569
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9730
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1488632
L2_BW  =     113.4636 GB/Sec
L2_BW_total  =      16.7126 GB/Sec
gpu_total_sim_rate=259757

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19114524
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 59136
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0276
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 57504
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19111410
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 59136
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19114524
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
159293, 153072, 153347, 158940, 159317, 153153, 153369, 158897, 43535, 41760, 41920, 28931, 
gpgpu_n_tot_thrd_icount = 1099540992
gpgpu_n_tot_w_icount = 34360656
gpgpu_n_stall_shd_mem = 128873
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1035672
gpgpu_n_mem_write_global = 498960
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 25284864
gpgpu_n_store_insn = 15717240
gpgpu_n_shmem_insn = 104124504
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1892352
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1006834	W0_Idle:611838	W0_Scoreboard:42086667	W1:1995840	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13469940	W32:18894876
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8285376 {8:1035672,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 67858560 {136:498960,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 116901312 {40:249480,136:786192,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3991680 {8:498960,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 278 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 8706392 
mrq_lat_table:686753 	108570 	74434 	163351 	202039 	157648 	91749 	41681 	8867 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	975485 	544885 	2430 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	44 	1371602 	63204 	838 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	868988 	164173 	2535 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	241920 	30240 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2378 	219 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.317247  7.920000  8.508756  8.415679  7.542857  7.549393  8.283937  8.010020  8.667373  8.621707  7.786807  7.626404  9.109423  8.919642  7.819247  7.703215 
dram[1]:  8.639740  8.737089  7.889956  7.610784  6.892498  6.962500  9.426887  8.982022  8.649049  8.760171  7.713611  7.655722  8.302862  8.100901  7.898563  7.589765 
dram[2]:  8.743330  8.569882  8.514608  8.466729  7.383595  7.439065  8.698586  8.344468  8.685775  8.323500  7.954191  7.699057  8.894164  8.596559  7.382140  7.288324 
dram[3]:  8.600905  8.508505  7.986737  8.029333  7.101195  7.039495  9.272622  8.651515  7.959144  7.943689  7.802303  7.555762  8.491030  8.279926  7.796092  7.329073 
dram[4]:  9.094737  8.743330  8.578347  8.387187  7.509013  7.100649  8.632244  8.325203  8.298175  7.966894  8.355601  8.312883  8.522275  8.514205  7.401613  7.354167 
dram[5]:  8.352783  7.994845  8.278128  8.175111  7.320502  7.123778  9.394495  9.525581  7.928295  7.859750  7.979392  7.528704  8.858129  8.645192  7.661102  7.371888 
dram[6]:  9.315315  8.853473  8.523633  8.445363  7.355518  7.086851  8.789700  8.533334  8.435052  8.157527  8.121878  8.113772  8.044830  8.052197  7.635993  7.623577 
dram[7]:  8.382883  8.049308  8.005222  7.854825  7.719717  7.336975  9.525581  9.351598  7.467533  7.245725  8.000960  7.784112  8.998977  8.989775  7.617384  7.371855 
dram[8]:  8.871306  8.528872  8.384686  8.219839  7.189212  7.147690  9.041943  8.865801  8.264887  7.986111  7.970335  7.977969  8.461983  8.263158  7.635993  7.348746 
dram[9]:  8.322242  8.123077  8.061350  7.868263  8.043640  7.707295  8.808602  8.923747  7.564850  7.364135  8.329000  7.962715  9.017436  8.636542  7.396454  7.284921 
dram[10]:  8.923944  8.808156  8.308943  8.415371  7.142622  7.078432  9.330297  9.372997  8.081326  7.875734  7.850574  7.895954  8.426429  8.173636  7.772227  7.493061 
average row locality = 1538514/190163 = 8.090501
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6238      6237      6200      6200      5931      5931      5453      5453      5542      5542      5537      5537      6079      6079      6256      6256 
dram[1]:      6236      6236      6101      6101      6032      6032      5453      5453      5542      5542      5553      5553      6080      6080      6256      6255 
dram[2]:      6336      6336      6101      6101      6032      6032      5453      5453      5542      5542      5553      5553      6080      6080      6171      6171 
dram[3]:      6336      6336      6100      6100      6032      6032      5452      5453      5542      5542      5538      5538      6080      6080      6171      6171 
dram[4]:      6336      6336      6100      6100      5950      5950      5552      5552      5542      5542      5538      5538      6079      6079      6173      6173 
dram[5]:      6236      6237      6182      6182      5950      5950      5552      5552      5542      5542      5539      5539      6079      6079      6173      6173 
dram[6]:      6237      6236      6182      6182      5933      5933      5552      5552      5542      5542      5538      5538      5980      5980      6273      6273 
dram[7]:      6236      6236      6183      6183      5933      5933      5552      5552      5476      5476      5638      5638      5979      5979      6273      6273 
dram[8]:      6237      6236      6183      6183      5898      5898      5552      5552      5476      5476      5638      5638      5979      5979      6273      6273 
dram[9]:      6336      6336      6183      6183      5898      5898      5552      5552      5475      5475      5638      5638      5979      5979      6174      6174 
dram[10]:      6336      6336      6183      6183      5899      5899      5552      5552      5475      5475      5571      5571      6079      6079      6174      6174 
total reads: 1039554
bank skew: 6336/5452 = 1.16
chip skew: 94540/94470 = 1.00
number of total write accesses:
dram[0]:      3069      3069      3032      3032      2781      2781      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[1]:      3069      3069      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3088      3088 
dram[2]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2608      2608      2912      2912      3005      3005 
dram[3]:      3168      3168      2933      2933      2880      2880      2541      2541      2640      2640      2592      2592      2912      2912      3005      3005 
dram[4]:      3168      3168      2933      2933      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[5]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2912      2912      3005      3005 
dram[6]:      3069      3069      3015      3015      2798      2798      2640      2640      2640      2640      2592      2592      2813      2813      3104      3104 
dram[7]:      3069      3069      3015      3015      2798      2798      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[8]:      3069      3069      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3104      3104 
dram[9]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2691      2691      2813      2813      3005      3005 
dram[10]:      3168      3168      3015      3015      2765      2765      2640      2640      2574      2574      2625      2625      2912      2912      3005      3005 
total reads: 498960
bank skew: 3168/2541 = 1.25
chip skew: 45408/45342 = 1.00
average mf latency per bank:
dram[0]:        300       252       285       253       296       254       277       251       282       250       305       257       336       263       309       255
dram[1]:        298       253       286       252       297       254       276       254       280       249       306       256       339       263       308       255
dram[2]:        300       253       285       254       295       253       277       254       281       249       304       256       333       263       309       253
dram[3]:        299       252       286       253       296       253       276       255       282       250       308       257       338       264       306       254
dram[4]:        299       252       287       256       295       253       275       252       282       249       307       259       338       264       308       252
dram[5]:        298       251       286       253       297       255       276       252       282       251       309       257       339       263       305       253
dram[6]:        298       252       288       254       296       252       275       251       281       249       309       258       339       265       309       253
dram[7]:        296       253       287       252       294       254       277       252       281       247       310       257       338       266       310       253
dram[8]:        295       252       291       255       296       253       276       252       279       249       310       257       340       264       309       254
dram[9]:        297       252       288       253       295       254       276       252       282       247       311       258       339       266       310       252
dram[10]:        296       251       287       254       296       253       275       252       279       249       312       257       339       263       308       255
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2553949 n_nop=1960395 n_act=17159 n_pre=17143 n_req=139813 n_rd=377884 n_write=181368 bw_util=0.438
n_activity=1899097 dram_eff=0.589
bk0: 24952a 2316695i bk1: 24948a 2328480i bk2: 24800a 2319246i bk3: 24800a 2330177i bk4: 23724a 2336277i bk5: 23724a 2338563i bk6: 21812a 2349900i bk7: 21812a 2356327i bk8: 22168a 2350372i bk9: 22168a 2351470i bk10: 22148a 2346045i bk11: 22148a 2356205i bk12: 24316a 2327270i bk13: 24316a 2331993i bk14: 25024a 2306568i bk15: 25024a 2315335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2553949 n_nop=1959785 n_act=17396 n_pre=17380 n_req=139847 n_rd=378020 n_write=181368 bw_util=0.4381
n_activity=1903922 dram_eff=0.5876
bk0: 24944a 2316671i bk1: 24944a 2329356i bk2: 24404a 2322795i bk3: 24404a 2330290i bk4: 24128a 2326022i bk5: 24128a 2334035i bk6: 21812a 2350486i bk7: 21812a 2356355i bk8: 22168a 2346991i bk9: 22168a 2352749i bk10: 22212a 2350899i bk11: 22212a 2358431i bk12: 24320a 2325555i bk13: 24320a 2328680i bk14: 25024a 2308663i bk15: 25020a 2315183i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30698
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2553949 n_nop=1959973 n_act=17176 n_pre=17160 n_req=139910 n_rd=378144 n_write=181496 bw_util=0.4383
n_activity=1898704 dram_eff=0.5895
bk0: 25344a 2309725i bk1: 25344a 2322045i bk2: 24404a 2321290i bk3: 24404a 2330471i bk4: 24128a 2329649i bk5: 24128a 2333739i bk6: 21812a 2349453i bk7: 21812a 2355808i bk8: 22168a 2348068i bk9: 22168a 2354760i bk10: 22212a 2346949i bk11: 22212a 2357270i bk12: 24320a 2326247i bk13: 24320a 2333337i bk14: 24684a 2311656i bk15: 24684a 2316020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27486
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2553949 n_nop=1959515 n_act=17535 n_pre=17519 n_req=139845 n_rd=378012 n_write=181368 bw_util=0.4381
n_activity=1899371 dram_eff=0.589
bk0: 25344a 2311086i bk1: 25344a 2326407i bk2: 24400a 2322592i bk3: 24400a 2331027i bk4: 24128a 2327323i bk5: 24128a 2333861i bk6: 21808a 2349650i bk7: 21812a 2353339i bk8: 22168a 2344814i bk9: 22168a 2350390i bk10: 22152a 2351359i bk11: 22152a 2358254i bk12: 24320a 2319862i bk13: 24320a 2325458i bk14: 24684a 2315018i bk15: 24684a 2317813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29831
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2553949 n_nop=1959991 n_act=17155 n_pre=17139 n_req=139916 n_rd=378160 n_write=181504 bw_util=0.4383
n_activity=1898409 dram_eff=0.5896
bk0: 25344a 2310514i bk1: 25344a 2321829i bk2: 24400a 2324341i bk3: 24400a 2332144i bk4: 23800a 2331886i bk5: 23800a 2338444i bk6: 22208a 2343738i bk7: 22208a 2349827i bk8: 22168a 2345619i bk9: 22168a 2350632i bk10: 22152a 2349217i bk11: 22152a 2359905i bk12: 24316a 2323680i bk13: 24316a 2331668i bk14: 24692a 2313216i bk15: 24692a 2320253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28925
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2553949 n_nop=1959891 n_act=17339 n_pre=17323 n_req=139849 n_rd=378028 n_write=181368 bw_util=0.4381
n_activity=1900958 dram_eff=0.5885
bk0: 24944a 2316355i bk1: 24948a 2328134i bk2: 24728a 2321560i bk3: 24728a 2325786i bk4: 23800a 2333629i bk5: 23800a 2336424i bk6: 22208a 2346422i bk7: 22208a 2352805i bk8: 22168a 2345038i bk9: 22168a 2348076i bk10: 22156a 2352266i bk11: 22156a 2356832i bk12: 24316a 2324707i bk13: 24316a 2331507i bk14: 24692a 2318458i bk15: 24692a 2320943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2553949 n_nop=1960409 n_act=17148 n_pre=17132 n_req=139815 n_rd=377892 n_write=181368 bw_util=0.438
n_activity=1898096 dram_eff=0.5893
bk0: 24948a 2315499i bk1: 24944a 2326054i bk2: 24728a 2319152i bk3: 24728a 2330074i bk4: 23732a 2332448i bk5: 23732a 2340424i bk6: 22208a 2345825i bk7: 22208a 2352735i bk8: 22168a 2346194i bk9: 22168a 2352095i bk10: 22152a 2348528i bk11: 22152a 2356575i bk12: 23920a 2327101i bk13: 23920a 2337030i bk14: 25092a 2309209i bk15: 25092a 2312753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30748
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2553949 n_nop=1959371 n_act=17401 n_pre=17385 n_req=139948 n_rd=378160 n_write=181632 bw_util=0.4384
n_activity=1898002 dram_eff=0.5899
bk0: 24944a 2317799i bk1: 24944a 2327779i bk2: 24732a 2319797i bk3: 24732a 2326673i bk4: 23732a 2332964i bk5: 23732a 2338185i bk6: 22208a 2346443i bk7: 22208a 2352692i bk8: 21904a 2345524i bk9: 21904a 2354271i bk10: 22552a 2344368i bk11: 22552a 2351159i bk12: 23916a 2326975i bk13: 23916a 2333177i bk14: 25092a 2310629i bk15: 25092a 2315631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27927
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2553949 n_nop=1960151 n_act=17281 n_pre=17265 n_req=139813 n_rd=377884 n_write=181368 bw_util=0.438
n_activity=1900822 dram_eff=0.5884
bk0: 24948a 2318484i bk1: 24944a 2328426i bk2: 24732a 2320592i bk3: 24732a 2328036i bk4: 23592a 2336460i bk5: 23592a 2341624i bk6: 22208a 2344830i bk7: 22208a 2349564i bk8: 21904a 2347285i bk9: 21904a 2352077i bk10: 22552a 2344072i bk11: 22552a 2351273i bk12: 23916a 2326917i bk13: 23916a 2336394i bk14: 25092a 2309614i bk15: 25092a 2311167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31503
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f911094c7f0 :  mf: uid=21208696, sid09:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (8706392), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2553949 n_nop=1959982 n_act=17368 n_pre=17352 n_req=139812 n_rd=377879 n_write=181368 bw_util=0.4379
n_activity=1898099 dram_eff=0.5893
bk0: 25344a 2313525i bk1: 25344a 2322003i bk2: 24732a 2318835i bk3: 24731a 2326774i bk4: 23592a 2337335i bk5: 23592a 2341183i bk6: 22208a 2344580i bk7: 22208a 2351573i bk8: 21900a 2347937i bk9: 21900a 2353638i bk10: 22552a 2344443i bk11: 22552a 2352644i bk12: 23916a 2329869i bk13: 23916a 2334806i bk14: 24696a 2312114i bk15: 24696a 2321656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27675
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2553949 n_nop=1959769 n_act=17206 n_pre=17190 n_req=139946 n_rd=378152 n_write=181632 bw_util=0.4384
n_activity=1900532 dram_eff=0.5891
bk0: 25344a 2314485i bk1: 25344a 2324401i bk2: 24732a 2320732i bk3: 24732a 2327536i bk4: 23596a 2336641i bk5: 23596a 2340892i bk6: 22208a 2346041i bk7: 22208a 2353590i bk8: 21900a 2350074i bk9: 21900a 2353672i bk10: 22284a 2347716i bk11: 22284a 2354321i bk12: 24316a 2321943i bk13: 24316a 2328924i bk14: 24696a 2316813i bk15: 24696a 2320916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28691

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69785, Miss = 47236, Miss_rate = 0.677, Pending_hits = 315, Reservation_fails = 2
L2_cache_bank[1]: Access = 69724, Miss = 47235, Miss_rate = 0.677, Pending_hits = 1513, Reservation_fails = 0
L2_cache_bank[2]: Access = 69757, Miss = 47253, Miss_rate = 0.677, Pending_hits = 283, Reservation_fails = 0
L2_cache_bank[3]: Access = 69762, Miss = 47252, Miss_rate = 0.677, Pending_hits = 1505, Reservation_fails = 1
L2_cache_bank[4]: Access = 69795, Miss = 47268, Miss_rate = 0.677, Pending_hits = 301, Reservation_fails = 1
L2_cache_bank[5]: Access = 69779, Miss = 47268, Miss_rate = 0.677, Pending_hits = 1548, Reservation_fails = 0
L2_cache_bank[6]: Access = 69713, Miss = 47251, Miss_rate = 0.678, Pending_hits = 293, Reservation_fails = 1
L2_cache_bank[7]: Access = 69712, Miss = 47252, Miss_rate = 0.678, Pending_hits = 1517, Reservation_fails = 0
L2_cache_bank[8]: Access = 69806, Miss = 47270, Miss_rate = 0.677, Pending_hits = 320, Reservation_fails = 2
L2_cache_bank[9]: Access = 69823, Miss = 47270, Miss_rate = 0.677, Pending_hits = 1538, Reservation_fails = 0
L2_cache_bank[10]: Access = 69790, Miss = 47253, Miss_rate = 0.677, Pending_hits = 333, Reservation_fails = 2
L2_cache_bank[11]: Access = 69757, Miss = 47254, Miss_rate = 0.677, Pending_hits = 1539, Reservation_fails = 0
L2_cache_bank[12]: Access = 69724, Miss = 47237, Miss_rate = 0.677, Pending_hits = 292, Reservation_fails = 2
L2_cache_bank[13]: Access = 69757, Miss = 47236, Miss_rate = 0.677, Pending_hits = 1514, Reservation_fails = 0
L2_cache_bank[14]: Access = 69856, Miss = 47270, Miss_rate = 0.677, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[15]: Access = 69856, Miss = 47270, Miss_rate = 0.677, Pending_hits = 1510, Reservation_fails = 0
L2_cache_bank[16]: Access = 69774, Miss = 47236, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 1
L2_cache_bank[17]: Access = 69741, Miss = 47235, Miss_rate = 0.677, Pending_hits = 1499, Reservation_fails = 1
L2_cache_bank[18]: Access = 69740, Miss = 47235, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[19]: Access = 69773, Miss = 47235, Miss_rate = 0.677, Pending_hits = 1514, Reservation_fails = 1
L2_cache_bank[20]: Access = 69856, Miss = 47269, Miss_rate = 0.677, Pending_hits = 287, Reservation_fails = 0
L2_cache_bank[21]: Access = 69856, Miss = 47269, Miss_rate = 0.677, Pending_hits = 1506, Reservation_fails = 0
L2_total_cache_accesses = 1535136
L2_total_cache_misses = 1039554
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 19996
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 475235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 540576
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 498960
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1035672
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 498960
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.137

icnt_total_pkts_mem_to_simt=4931344
icnt_total_pkts_simt_to_mem=3530976
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.5851
	minimum = 6
	maximum = 46
Network latency average = 8.45129
	minimum = 6
	maximum = 42
Slowest packet = 2978298
Flit latency average = 6.92833
	minimum = 6
	maximum = 38
Slowest flit = 8211290
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239421
	minimum = 0.0189461 (at node 0)
	maximum = 0.0284192 (at node 7)
Accepted packet rate average = 0.0239421
	minimum = 0.0189461 (at node 0)
	maximum = 0.0284192 (at node 7)
Injected flit rate average = 0.0659881
	minimum = 0.0436585 (at node 0)
	maximum = 0.0874714 (at node 42)
Accepted flit rate average= 0.0659881
	minimum = 0.0607512 (at node 0)
	maximum = 0.0911267 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.92293 (33 samples)
	minimum = 6 (33 samples)
	maximum = 85.1515 (33 samples)
Network latency average = 8.65713 (33 samples)
	minimum = 6 (33 samples)
	maximum = 82.3333 (33 samples)
Flit latency average = 7.1783 (33 samples)
	minimum = 6 (33 samples)
	maximum = 78.6061 (33 samples)
Fragmentation average = 0.0152476 (33 samples)
	minimum = 0 (33 samples)
	maximum = 37 (33 samples)
Injected packet rate average = 0.0230823 (33 samples)
	minimum = 0.018266 (33 samples)
	maximum = 0.0273978 (33 samples)
Accepted packet rate average = 0.0230823 (33 samples)
	minimum = 0.018266 (33 samples)
	maximum = 0.0273978 (33 samples)
Injected flit rate average = 0.0636189 (33 samples)
	minimum = 0.0420881 (33 samples)
	maximum = 0.0843493 (33 samples)
Accepted flit rate average = 0.0636189 (33 samples)
	minimum = 0.0585746 (33 samples)
	maximum = 0.0878558 (33 samples)
Injected packet size average = 2.75617 (33 samples)
Accepted packet size average = 2.75617 (33 samples)
Hops average = 1 (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 5 sec (3665 sec)
gpgpu_simulation_rate = 259757 (inst/sec)
gpgpu_simulation_rate = 2375 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 34 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 34: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 34 
gpu_sim_cycle = 39224
gpu_sim_insn = 28848876
gpu_ipc =     735.4904
gpu_tot_sim_cycle = 8967767
gpu_tot_sim_insn = 980861784
gpu_tot_ipc =     109.3764
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 16827
partiton_reqs_in_parallel = 862928
partiton_reqs_in_parallel_total    = 30200006
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4638
partiton_reqs_in_parallel_util = 862928
partiton_reqs_in_parallel_util_total    = 30200006
gpu_sim_cycle_parition_util = 39224
gpu_tot_sim_cycle_parition_util    = 1374417
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9737
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1535136
L2_BW  =     112.3760 GB/Sec
L2_BW_total  =      16.7170 GB/Sec
gpu_total_sim_rate=261214

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19693752
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 60928
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0268
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 59296
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19690638
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60928
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19693752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
164120, 157713, 157994, 163756, 164144, 157796, 158016, 163712, 43535, 41760, 41920, 28931, 
gpgpu_n_tot_thrd_icount = 1132860416
gpgpu_n_tot_w_icount = 35401888
gpgpu_n_stall_shd_mem = 128907
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1067056
gpgpu_n_mem_write_global = 514080
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26051072
gpgpu_n_store_insn = 16193520
gpgpu_n_shmem_insn = 107279792
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1949696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21898
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1036603	W0_Idle:627406	W0_Scoreboard:43227198	W1:2056320	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:13878120	W32:19467448
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8536448 {8:1067056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 69914880 {136:514080,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 120443776 {40:257040,136:810016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4112640 {8:514080,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 276 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 8967766 
mrq_lat_table:705910 	110969 	76511 	169034 	209181 	163073 	94901 	43246 	8891 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1004168 	562691 	2445 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	1415914 	65379 	853 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	895645 	168839 	2596 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	241920 	45360 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2454 	221 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.160851  7.751010  8.387665  8.285465  7.387839  7.442881  8.106404  7.851145  8.500000  8.423576  7.753463  7.530941  8.995136  8.798287  7.679170  7.582348 
dram[1]:  8.521778  8.613657  7.756869  7.482731  6.777450  6.832838  9.265766  8.885530  8.534413  8.621676  7.655141  7.545291  8.169611  7.951849  7.791093  7.475524 
dram[2]:  8.597015  8.390745  8.415538  8.400361  7.236034  7.299206  8.508790  8.195219  8.517172  8.146860  7.884724  7.613575  8.807619  8.507820  7.274827  7.186312 
dram[3]:  8.507385  8.419604  7.900764  7.941176  6.962150  6.904655  9.141111  8.553015  7.880374  7.865672  7.709291  7.422498  8.361664  8.133685  7.689178  7.246933 
dram[4]:  8.975252  8.627313  8.429864  8.265306  7.368979  6.976043  8.440440  8.186408  8.154738  7.829155  8.264299  8.223749  8.391107  8.338142  7.281972  7.204268 
dram[5]:  8.264655  7.859016  8.141631  8.044953  7.238974  7.041342  9.245614  9.348115  7.821892  7.771429  7.847378  7.410256  8.756629  8.585887  7.561600  7.276366 
dram[6]:  9.210375  8.723385  8.371580  8.356828  7.201439  6.951389  8.604082  8.381710  8.315582  8.038132  8.026820  8.049952  7.849826  7.829437  7.521028  7.474458 
dram[7]:  8.264655  7.910066  7.859155  7.705930  7.602531  7.230337  9.327434  9.185185  7.354610  7.133276  7.905157  7.699552  8.917160  8.908375  7.503497  7.228293 
dram[8]:  8.740201  8.417032  8.198790  8.128534  7.066403  7.005486  8.875790  8.783334  8.165355  7.885931  7.905157  7.883379  8.265082  8.109417  7.544531  7.271837 
dram[9]:  8.146422  7.909532  7.938076  7.731051  7.931677  7.614140  8.657084  8.746888  7.447038  7.258093  8.231064  7.868927  8.899607  8.506115  7.265949  7.150529 
dram[10]:  8.797844  8.704000  8.170543  8.284717  7.044917  6.930233  9.165217  9.245614  7.931166  7.767790  7.786175  7.844011  8.285842  8.033884  7.704156  7.402506 
average row locality = 1585138/198969 = 7.966759
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6427      6426      6392      6392      6118      6118      5610      5610      5712      5712      5711      5711      6255      6255      6443      6443 
dram[1]:      6425      6425      6290      6290      6222      6222      5610      5610      5712      5712      5727      5727      6256      6256      6443      6442 
dram[2]:      6528      6528      6290      6290      6222      6222      5610      5610      5712      5712      5727      5727      6256      6256      6356      6356 
dram[3]:      6528      6528      6289      6289      6222      6222      5609      5610      5712      5712      5711      5711      6256      6256      6356      6356 
dram[4]:      6528      6528      6289      6289      6137      6137      5712      5712      5712      5712      5711      5711      6255      6255      6358      6358 
dram[5]:      6425      6426      6374      6374      6137      6137      5712      5712      5712      5712      5712      5712      6255      6255      6358      6358 
dram[6]:      6426      6425      6374      6374      6119      6119      5712      5712      5712      5712      5711      5711      6153      6153      6461      6461 
dram[7]:      6425      6425      6375      6375      6119      6119      5712      5712      5644      5644      5814      5814      6152      6152      6461      6461 
dram[8]:      6426      6425      6375      6375      6083      6083      5712      5712      5644      5644      5814      5814      6152      6152      6461      6461 
dram[9]:      6528      6528      6375      6375      6083      6083      5712      5712      5644      5644      5814      5814      6152      6152      6359      6359 
dram[10]:      6528      6528      6375      6375      6084      6084      5712      5712      5644      5644      5745      5745      6255      6255      6359      6359 
total reads: 1071058
bank skew: 6528/5609 = 1.16
chip skew: 97404/97333 = 1.00
number of total write accesses:
dram[0]:      3162      3162      3128      3128      2873      2873      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[1]:      3162      3162      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3179      3179 
dram[2]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2686      2686      2992      2992      3094      3094 
dram[3]:      3264      3264      3026      3026      2975      2975      2618      2618      2720      2720      2669      2669      2992      2992      3094      3094 
dram[4]:      3264      3264      3026      3026      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[5]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2992      2992      3094      3094 
dram[6]:      3162      3162      3111      3111      2890      2890      2720      2720      2720      2720      2669      2669      2890      2890      3196      3196 
dram[7]:      3162      3162      3111      3111      2890      2890      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[8]:      3162      3162      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3196      3196 
dram[9]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2771      2771      2890      2890      3094      3094 
dram[10]:      3264      3264      3111      3111      2856      2856      2720      2720      2652      2652      2703      2703      2992      2992      3094      3094 
total reads: 514080
bank skew: 3264/2618 = 1.25
chip skew: 46784/46716 = 1.00
average mf latency per bank:
dram[0]:        298       251       283       252       293       253       275       250       280       249       303       256       334       262       307       254
dram[1]:        296       252       284       251       294       252       274       253       278       249       304       254       336       262       306       254
dram[2]:        298       252       283       253       292       252       276       253       279       248       301       256       331       262       307       252
dram[3]:        297       251       285       252       293       252       274       254       280       249       306       256       336       263       303       253
dram[4]:        297       251       285       255       293       252       274       251       281       249       304       258       335       263       305       251
dram[5]:        296       250       284       252       294       254       275       251       281       250       307       256       336       262       303       253
dram[6]:        296       251       286       253       294       251       274       250       279       249       307       257       336       264       307       253
dram[7]:        294       252       285       251       292       253       275       251       280       246       308       256       335       265       307       252
dram[8]:        293       251       289       254       294       252       274       251       277       248       307       256       337       263       306       253
dram[9]:        295       252       287       252       292       253       274       251       280       246       308       257       336       265       308       251
dram[10]:        294       251       285       253       294       251       274       251       277       248       309       256       337       263       306       254
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2626781 n_nop=2014639 n_act=17977 n_pre=17961 n_req=144051 n_rd=389340 n_write=186864 bw_util=0.4387
n_activity=1958290 dram_eff=0.5885
bk0: 25708a 2382351i bk1: 25704a 2394082i bk2: 25568a 2384362i bk3: 25568a 2396109i bk4: 24472a 2402168i bk5: 24472a 2404526i bk6: 22440a 2416142i bk7: 22440a 2423076i bk8: 22848a 2416464i bk9: 22848a 2417838i bk10: 22844a 2412630i bk11: 22844a 2422578i bk12: 25020a 2393782i bk13: 25020a 2398258i bk14: 25772a 2371276i bk15: 25772a 2380929i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2626781 n_nop=2014061 n_act=18198 n_pre=18182 n_req=144085 n_rd=389476 n_write=186864 bw_util=0.4388
n_activity=1963248 dram_eff=0.5871
bk0: 25700a 2381882i bk1: 25700a 2395245i bk2: 25160a 2388035i bk3: 25160a 2396022i bk4: 24888a 2391034i bk5: 24888a 2399461i bk6: 22440a 2417200i bk7: 22440a 2423472i bk8: 22848a 2413444i bk9: 22848a 2419293i bk10: 22908a 2417512i bk11: 22908a 2425316i bk12: 25024a 2391708i bk13: 25024a 2395044i bk14: 25772a 2374275i bk15: 25768a 2380520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2626781 n_nop=2014245 n_act=17972 n_pre=17956 n_req=144152 n_rd=389608 n_write=187000 bw_util=0.439
n_activity=1958030 dram_eff=0.589
bk0: 26112a 2374910i bk1: 26112a 2387453i bk2: 25160a 2386768i bk3: 25160a 2396638i bk4: 24888a 2395344i bk5: 24888a 2399450i bk6: 22440a 2416107i bk7: 22440a 2422495i bk8: 22848a 2414502i bk9: 22848a 2421106i bk10: 22908a 2413485i bk11: 22908a 2423809i bk12: 25024a 2392386i bk13: 25024a 2399544i bk14: 25424a 2377008i bk15: 25424a 2381493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27911
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2626781 n_nop=2013835 n_act=18315 n_pre=18299 n_req=144083 n_rd=389468 n_write=186864 bw_util=0.4388
n_activity=1958476 dram_eff=0.5886
bk0: 26112a 2376577i bk1: 26112a 2392471i bk2: 25156a 2388287i bk3: 25156a 2396766i bk4: 24888a 2392629i bk5: 24888a 2399547i bk6: 22436a 2416414i bk7: 22440a 2420219i bk8: 22848a 2411337i bk9: 22848a 2417274i bk10: 22844a 2418058i bk11: 22844a 2424947i bk12: 25024a 2386114i bk13: 25024a 2392042i bk14: 25424a 2380789i bk15: 25424a 2383516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29958
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f911116dab0 :  mf: uid=21851339, sid15:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (8967764), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2626781 n_nop=2014239 n_act=17971 n_pre=17955 n_req=144154 n_rd=389616 n_write=187000 bw_util=0.439
n_activity=1957551 dram_eff=0.5891
bk0: 26112a 2375959i bk1: 26112a 2387420i bk2: 25156a 2389638i bk3: 25156a 2398076i bk4: 24548a 2397466i bk5: 24548a 2403927i bk6: 22848a 2410153i bk7: 22848a 2416628i bk8: 22848a 2411949i bk9: 22848a 2416993i bk10: 22844a 2415499i bk11: 22844a 2426521i bk12: 25020a 2389841i bk13: 25020a 2397724i bk14: 25432a 2378492i bk15: 25432a 2385592i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2944
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2626781 n_nop=2014227 n_act=18111 n_pre=18095 n_req=144087 n_rd=389484 n_write=186864 bw_util=0.4388
n_activity=1960469 dram_eff=0.588
bk0: 25700a 2381620i bk1: 25704a 2393666i bk2: 25496a 2386844i bk3: 25496a 2391344i bk4: 24548a 2399411i bk5: 24548a 2402238i bk6: 22848a 2413070i bk7: 22848a 2419917i bk8: 22848a 2411459i bk9: 22848a 2414838i bk10: 22848a 2419022i bk11: 22848a 2423788i bk12: 25020a 2391121i bk13: 25020a 2398232i bk14: 25432a 2383999i bk15: 25432a 2386666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30602
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2626781 n_nop=2014649 n_act=17972 n_pre=17956 n_req=144051 n_rd=389340 n_write=186864 bw_util=0.4387
n_activity=1956596 dram_eff=0.589
bk0: 25704a 2380912i bk1: 25700a 2391952i bk2: 25496a 2384616i bk3: 25496a 2395696i bk4: 24476a 2397754i bk5: 24476a 2406379i bk6: 22848a 2412165i bk7: 22848a 2419515i bk8: 22848a 2412565i bk9: 22848a 2418599i bk10: 22844a 2415036i bk11: 22844a 2423081i bk12: 24612a 2393164i bk13: 24612a 2402976i bk14: 25844a 2374205i bk15: 25844a 2378158i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31205
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2626781 n_nop=2013631 n_act=18207 n_pre=18191 n_req=144188 n_rd=389616 n_write=187136 bw_util=0.4391
n_activity=1956775 dram_eff=0.5895
bk0: 25700a 2383215i bk1: 25700a 2393239i bk2: 25500a 2384733i bk3: 25500a 2392024i bk4: 24476a 2398501i bk5: 24476a 2404081i bk6: 22848a 2412729i bk7: 22848a 2419530i bk8: 22576a 2411968i bk9: 22576a 2420813i bk10: 23256a 2410611i bk11: 23256a 2417486i bk12: 24608a 2393065i bk13: 24608a 2399759i bk14: 25844a 2376112i bk15: 25844a 2380955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28463
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f91110bca30 :  mf: uid=21851340, sid15:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (8967766), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2626781 n_nop=2014461 n_act=18071 n_pre=18055 n_req=144049 n_rd=389330 n_write=186864 bw_util=0.4387
n_activity=1959907 dram_eff=0.588
bk0: 25704a 2384037i bk1: 25700a 2394342i bk2: 25500a 2386091i bk3: 25500a 2393930i bk4: 24332a 2401916i bk5: 24330a 2407403i bk6: 22848a 2411480i bk7: 22848a 2416493i bk8: 22576a 2414084i bk9: 22576a 2418893i bk10: 23256a 2410662i bk11: 23256a 2417868i bk12: 24608a 2393091i bk13: 24608a 2402828i bk14: 25844a 2374869i bk15: 25844a 2376661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31525
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2626781 n_nop=2014209 n_act=18194 n_pre=18178 n_req=144050 n_rd=389336 n_write=186864 bw_util=0.4387
n_activity=1956720 dram_eff=0.5889
bk0: 26112a 2378641i bk1: 26112a 2387169i bk2: 25500a 2383847i bk3: 25500a 2391933i bk4: 24332a 2402958i bk5: 24332a 2406946i bk6: 22848a 2411338i bk7: 22848a 2418354i bk8: 22576a 2414418i bk9: 22576a 2419981i bk10: 23256a 2411008i bk11: 23256a 2419221i bk12: 24608a 2396239i bk13: 24608a 2401433i bk14: 25436a 2377575i bk15: 25436a 2386965i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28195
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f911115faa0 :  mf: uid=21851338, sid15:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (8967761), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2626781 n_nop=2014081 n_act=17982 n_pre=17966 n_req=144188 n_rd=389616 n_write=187136 bw_util=0.4391
n_activity=1959570 dram_eff=0.5887
bk0: 26112a 2379824i bk1: 26112a 2390248i bk2: 25500a 2386378i bk3: 25500a 2393246i bk4: 24336a 2402236i bk5: 24336a 2406489i bk6: 22848a 2412400i bk7: 22848a 2420394i bk8: 22576a 2416519i bk9: 22576a 2420357i bk10: 22980a 2413980i bk11: 22980a 2421282i bk12: 25020a 2388146i bk13: 25020a 2395292i bk14: 25436a 2382636i bk15: 25436a 2386837i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.2899

========= L2 cache stats =========
L2_cache_bank[0]: Access = 71898, Miss = 48668, Miss_rate = 0.677, Pending_hits = 318, Reservation_fails = 2
L2_cache_bank[1]: Access = 71836, Miss = 48667, Miss_rate = 0.677, Pending_hits = 1518, Reservation_fails = 0
L2_cache_bank[2]: Access = 71870, Miss = 48685, Miss_rate = 0.677, Pending_hits = 289, Reservation_fails = 0
L2_cache_bank[3]: Access = 71876, Miss = 48684, Miss_rate = 0.677, Pending_hits = 1512, Reservation_fails = 1
L2_cache_bank[4]: Access = 71910, Miss = 48701, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 1
L2_cache_bank[5]: Access = 71893, Miss = 48701, Miss_rate = 0.677, Pending_hits = 1558, Reservation_fails = 0
L2_cache_bank[6]: Access = 71825, Miss = 48683, Miss_rate = 0.678, Pending_hits = 296, Reservation_fails = 1
L2_cache_bank[7]: Access = 71825, Miss = 48684, Miss_rate = 0.678, Pending_hits = 1525, Reservation_fails = 0
L2_cache_bank[8]: Access = 71921, Miss = 48702, Miss_rate = 0.677, Pending_hits = 326, Reservation_fails = 2
L2_cache_bank[9]: Access = 71938, Miss = 48702, Miss_rate = 0.677, Pending_hits = 1547, Reservation_fails = 0
L2_cache_bank[10]: Access = 71904, Miss = 48685, Miss_rate = 0.677, Pending_hits = 338, Reservation_fails = 2
L2_cache_bank[11]: Access = 71870, Miss = 48686, Miss_rate = 0.677, Pending_hits = 1545, Reservation_fails = 0
L2_cache_bank[12]: Access = 71836, Miss = 48668, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 2
L2_cache_bank[13]: Access = 71870, Miss = 48667, Miss_rate = 0.677, Pending_hits = 1519, Reservation_fails = 0
L2_cache_bank[14]: Access = 71972, Miss = 48702, Miss_rate = 0.677, Pending_hits = 294, Reservation_fails = 0
L2_cache_bank[15]: Access = 71972, Miss = 48702, Miss_rate = 0.677, Pending_hits = 1517, Reservation_fails = 0
L2_cache_bank[16]: Access = 71887, Miss = 48667, Miss_rate = 0.677, Pending_hits = 297, Reservation_fails = 1
L2_cache_bank[17]: Access = 71853, Miss = 48666, Miss_rate = 0.677, Pending_hits = 1506, Reservation_fails = 1
L2_cache_bank[18]: Access = 71853, Miss = 48667, Miss_rate = 0.677, Pending_hits = 291, Reservation_fails = 0
L2_cache_bank[19]: Access = 71887, Miss = 48667, Miss_rate = 0.677, Pending_hits = 1521, Reservation_fails = 1
L2_cache_bank[20]: Access = 71972, Miss = 48702, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[21]: Access = 71972, Miss = 48702, Miss_rate = 0.677, Pending_hits = 1513, Reservation_fails = 0
L2_total_cache_accesses = 1581640
L2_total_cache_misses = 1071058
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20126
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 490105
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19991
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 556960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 514080
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1067056
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 514080
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.138

icnt_total_pkts_mem_to_simt=5080704
icnt_total_pkts_simt_to_mem=3637960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52459
	minimum = 6
	maximum = 42
Network latency average = 8.40249
	minimum = 6
	maximum = 40
Slowest packet = 3070992
Flit latency average = 6.85994
	minimum = 6
	maximum = 36
Slowest flit = 8463872
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0237126
	minimum = 0.0187645 (at node 0)
	maximum = 0.0281468 (at node 15)
Accepted packet rate average = 0.0237126
	minimum = 0.0187645 (at node 0)
	maximum = 0.0281468 (at node 15)
Injected flit rate average = 0.0653555
	minimum = 0.0432399 (at node 0)
	maximum = 0.0866328 (at node 42)
Accepted flit rate average= 0.0653555
	minimum = 0.0601688 (at node 0)
	maximum = 0.0902532 (at node 15)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91122 (34 samples)
	minimum = 6 (34 samples)
	maximum = 83.8824 (34 samples)
Network latency average = 8.64964 (34 samples)
	minimum = 6 (34 samples)
	maximum = 81.0882 (34 samples)
Flit latency average = 7.16894 (34 samples)
	minimum = 6 (34 samples)
	maximum = 77.3529 (34 samples)
Fragmentation average = 0.0147991 (34 samples)
	minimum = 0 (34 samples)
	maximum = 35.9118 (34 samples)
Injected packet rate average = 0.0231009 (34 samples)
	minimum = 0.0182807 (34 samples)
	maximum = 0.0274198 (34 samples)
Accepted packet rate average = 0.0231009 (34 samples)
	minimum = 0.0182807 (34 samples)
	maximum = 0.0274198 (34 samples)
Injected flit rate average = 0.06367 (34 samples)
	minimum = 0.0421219 (34 samples)
	maximum = 0.0844165 (34 samples)
Accepted flit rate average = 0.06367 (34 samples)
	minimum = 0.0586215 (34 samples)
	maximum = 0.0879263 (34 samples)
Injected packet size average = 2.75617 (34 samples)
Accepted packet size average = 2.75617 (34 samples)
Hops average = 1 (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 2 min, 35 sec (3755 sec)
gpgpu_simulation_rate = 261214 (inst/sec)
gpgpu_simulation_rate = 2388 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 35 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 35: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 35 
gpu_sim_cycle = 38989
gpu_sim_insn = 28848876
gpu_ipc =     739.9235
gpu_tot_sim_cycle = 9228906
gpu_tot_sim_insn = 1009710660
gpu_tot_ipc =     109.4074
gpu_tot_issued_cta = 2240
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 17481
partiton_reqs_in_parallel = 857758
partiton_reqs_in_parallel_total    = 31062934
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4588
partiton_reqs_in_parallel_util = 857758
partiton_reqs_in_parallel_util_total    = 31062934
gpu_sim_cycle_parition_util = 38989
gpu_tot_sim_cycle_parition_util    = 1413641
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9744
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1581640
L2_BW  =     113.0533 GB/Sec
L2_BW_total  =      16.7216 GB/Sec
gpu_total_sim_rate=262945

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20272980
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0002
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 62720
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0260
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20269866
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 62720
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20272980
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
168948, 162352, 162641, 168569, 168975, 162440, 162669, 168531, 48369, 46395, 46577, 30130, 
gpgpu_n_tot_thrd_icount = 1166179840
gpgpu_n_tot_w_icount = 36443120
gpgpu_n_stall_shd_mem = 128935
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1098440
gpgpu_n_mem_write_global = 529200
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 26817280
gpgpu_n_store_insn = 16669800
gpgpu_n_shmem_insn = 110435080
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2007040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21926
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1067347	W0_Idle:642631	W0_Scoreboard:44353088	W1:2116800	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14286300	W32:20040020
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8787520 {8:1098440,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71971200 {136:529200,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 123986240 {40:264600,136:833840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4233600 {8:529200,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 275 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 9228905 
mrq_lat_table:726857 	114892 	79024 	173395 	214669 	167880 	97994 	44655 	8974 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1036619 	576714 	2475 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1460069 	67713 	865 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	921902 	173866 	2696 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	241920 	60480 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2529 	223 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.315923  7.902322  8.522193  8.419604  7.525244  7.580804  8.263158  8.005666  8.652044  8.575099  7.889498  7.665483  9.168269  8.969896  7.809299  7.724084 
dram[1]:  8.679859  8.772445  7.886420  7.610802  6.910088  6.966102  9.409545  9.028754  8.669331  8.756811  7.791179  7.680568  8.335665  8.101954  7.921663  7.593103 
dram[2]:  8.757602  8.549619  8.547726  8.517333  7.373635  7.437451  8.668712  8.352710  8.669331  8.296367  8.022243  7.749329  8.979284  8.676979  7.400761  7.322799 
dram[3]:  8.667240  8.578723  8.031014  8.071609  7.096847  7.038719  9.305160  8.695385  8.012927  7.998157  7.846224  7.557406  8.514286  8.284969  7.816867  7.361573 
dram[4]:  9.138713  8.788143  8.562109  8.382327  7.507282  7.110345  8.601980  8.345821  8.288444  7.961468  8.404484  8.363725  8.559246  8.505798  7.419207  7.340875 
dram[5]:  8.420649  8.011364  8.273961  8.176865  7.375994  7.176334  9.412785  9.515882  7.954171  7.903461  7.985185  7.545057  8.911215  8.739688  7.688784  7.391040 
dram[6]:  9.373219  8.882988  8.519650  8.504795  7.338352  7.085692  8.766902  8.542773  8.433431  8.156015  8.165720  8.188984  8.011168  7.990574  7.661788  7.614854 
dram[7]:  8.420649  8.062908  7.990172  7.836144  7.743311  7.367542  9.495082  9.351992  7.482910  7.260204  8.045537  7.838509  9.070039  9.061225  7.632387  7.344904 
dram[8]:  8.899910  8.574284  8.345594  8.274809  7.201411  7.139860  9.040583  8.947476  8.297376  8.001874  8.045537  8.023615  8.415162  8.258636  7.685472  7.410581 
dram[9]:  8.303130  8.064000  8.069479  7.861402  8.074693  7.754430  8.820305  8.910769  7.574978  7.384948  8.373460  8.009067  9.052427  8.657382  7.380591  7.286677 
dram[10]:  8.960000  8.865436  8.302979  8.417602  7.179688  7.063797  9.331902  9.412785  8.061378  7.882733  7.924339  7.982553  8.453014  8.198625  7.831859  7.529002 
average row locality = 1631762/201207 = 8.109867
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6616      6615      6576      6576      6291      6291      5783      5783      5878      5878      5873      5873      6447      6447      6635      6635 
dram[1]:      6614      6614      6471      6471      6398      6398      5783      5783      5878      5878      5890      5890      6448      6448      6635      6634 
dram[2]:      6720      6720      6471      6471      6398      6398      5783      5783      5878      5878      5890      5890      6448      6448      6545      6545 
dram[3]:      6720      6720      6470      6470      6398      6398      5782      5783      5878      5878      5874      5874      6448      6448      6545      6545 
dram[4]:      6720      6720      6470      6470      6311      6311      5888      5888      5878      5878      5874      5874      6447      6447      6547      6547 
dram[5]:      6614      6615      6557      6557      6311      6311      5888      5888      5878      5878      5875      5875      6447      6447      6547      6547 
dram[6]:      6615      6614      6557      6557      6293      6293      5888      5888      5878      5878      5874      5874      6342      6342      6653      6653 
dram[7]:      6614      6614      6558      6558      6293      6293      5888      5888      5808      5808      5980      5980      6341      6341      6653      6653 
dram[8]:      6615      6614      6558      6558      6256      6256      5888      5888      5808      5808      5980      5980      6341      6341      6653      6653 
dram[9]:      6720      6720      6558      6558      6256      6256      5888      5888      5807      5807      5980      5980      6341      6341      6548      6548 
dram[10]:      6720      6720      6558      6558      6257      6257      5888      5888      5807      5807      5909      5909      6447      6447      6548      6548 
total reads: 1102562
bank skew: 6720/5782 = 1.16
chip skew: 100270/100196 = 1.00
number of total write accesses:
dram[0]:      3255      3255      3216      3216      2950      2950      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[1]:      3255      3255      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3275      3275 
dram[2]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2766      2766      3088      3088      3187      3187 
dram[3]:      3360      3360      3111      3111      3055      3055      2695      2695      2800      2800      2749      2749      3088      3088      3187      3187 
dram[4]:      3360      3360      3111      3111      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[5]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      3088      3088      3187      3187 
dram[6]:      3255      3255      3198      3198      2968      2968      2800      2800      2800      2800      2749      2749      2983      2983      3292      3292 
dram[7]:      3255      3255      3198      3198      2968      2968      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[8]:      3255      3255      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3292      3292 
dram[9]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2854      2854      2983      2983      3187      3187 
dram[10]:      3360      3360      3198      3198      2933      2933      2800      2800      2730      2730      2784      2784      3088      3088      3187      3187 
total reads: 529200
bank skew: 3360/2695 = 1.25
chip skew: 48160/48090 = 1.00
average mf latency per bank:
dram[0]:        295       250       282       251       292       252       274       249       278       248       300       255       330       261       304       253
dram[1]:        294       251       282       250       292       251       273       252       277       248       302       253       333       261       303       253
dram[2]:        296       252       282       253       291       251       274       252       277       247       299       254       327       261       304       251
dram[3]:        295       250       283       251       291       251       273       253       278       248       303       255       332       261       301       252
dram[4]:        295       250       283       254       291       251       272       250       279       248       302       257       331       262       303       250
dram[5]:        294       249       282       252       292       253       273       250       279       249       304       255       333       261       300       252
dram[6]:        294       251       284       253       292       250       273       250       277       248       304       256       333       263       304       251
dram[7]:        292       251       283       251       290       252       274       250       278       245       305       255       331       264       305       251
dram[8]:        291       250       287       253       292       251       273       250       276       247       305       255       333       262       304       252
dram[9]:        293       251       285       251       290       252       273       250       278       245       306       256       333       263       306       250
dram[10]:        292       250       284       252       292       251       272       250       276       247       307       254       333       261       303       253
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2699177 n_nop=2069699 n_act=18173 n_pre=18157 n_req=148287 n_rd=400788 n_write=192360 bw_util=0.4395
n_activity=2013720 dram_eff=0.5891
bk0: 26464a 2448067i bk1: 26460a 2460704i bk2: 26304a 2450096i bk3: 26304a 2462367i bk4: 25164a 2468529i bk5: 25164a 2471359i bk6: 23132a 2482659i bk7: 23132a 2489989i bk8: 23512a 2482878i bk9: 23512a 2484238i bk10: 23492a 2479117i bk11: 23492a 2489623i bk12: 25788a 2459637i bk13: 25788a 2464145i bk14: 26540a 2436936i bk15: 26540a 2446886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30985
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2699177 n_nop=2069085 n_act=18408 n_pre=18392 n_req=148323 n_rd=400932 n_write=192360 bw_util=0.4396
n_activity=2018738 dram_eff=0.5878
bk0: 26456a 2447421i bk1: 26456a 2461352i bk2: 25884a 2454092i bk3: 25884a 2462656i bk4: 25592a 2457504i bk5: 25592a 2466718i bk6: 23132a 2483720i bk7: 23132a 2489983i bk8: 23512a 2480170i bk9: 23512a 2486283i bk10: 23560a 2484260i bk11: 23560a 2492395i bk12: 25792a 2457350i bk13: 25792a 2460564i bk14: 26540a 2439612i bk15: 26536a 2445726i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30594
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2699177 n_nop=2069293 n_act=18170 n_pre=18154 n_req=148390 n_rd=401064 n_write=192496 bw_util=0.4398
n_activity=2013206 dram_eff=0.5897
bk0: 26880a 2440115i bk1: 26880a 2453394i bk2: 25884a 2452644i bk3: 25884a 2463114i bk4: 25592a 2461567i bk5: 25592a 2465642i bk6: 23132a 2482662i bk7: 23132a 2489378i bk8: 23512a 2481581i bk9: 23512a 2487761i bk10: 23560a 2480229i bk11: 23560a 2490904i bk12: 25792a 2458062i bk13: 25792a 2465793i bk14: 26180a 2442486i bk15: 26180a 2446834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27622
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2699177 n_nop=2068859 n_act=18525 n_pre=18509 n_req=148321 n_rd=400924 n_write=192360 bw_util=0.4396
n_activity=2013853 dram_eff=0.5892
bk0: 26880a 2441585i bk1: 26880a 2458374i bk2: 25880a 2454019i bk3: 25880a 2462997i bk4: 25592a 2459108i bk5: 25592a 2466237i bk6: 23128a 2482862i bk7: 23132a 2486675i bk8: 23512a 2477463i bk9: 23512a 2484222i bk10: 23496a 2485234i bk11: 23496a 2491817i bk12: 25792a 2451694i bk13: 25792a 2457514i bk14: 26180a 2446585i bk15: 26180a 2448931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29783
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2699177 n_nop=2069267 n_act=18171 n_pre=18155 n_req=148396 n_rd=401080 n_write=192504 bw_util=0.4398
n_activity=2013383 dram_eff=0.5896
bk0: 26880a 2441173i bk1: 26880a 2453093i bk2: 25880a 2455868i bk3: 25880a 2464246i bk4: 25244a 2464061i bk5: 25244a 2470412i bk6: 23552a 2476925i bk7: 23552a 2483267i bk8: 23512a 2478607i bk9: 23512a 2483667i bk10: 23496a 2482031i bk11: 23496a 2493716i bk12: 25788a 2455382i bk13: 25788a 2463615i bk14: 26188a 2443811i bk15: 26188a 2451207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29099
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2699177 n_nop=2069255 n_act=18319 n_pre=18303 n_req=148325 n_rd=400940 n_write=192360 bw_util=0.4396
n_activity=2015890 dram_eff=0.5886
bk0: 26456a 2447242i bk1: 26460a 2459853i bk2: 26228a 2452708i bk3: 26228a 2457463i bk4: 25244a 2466371i bk5: 25244a 2468900i bk6: 23552a 2479588i bk7: 23552a 2486750i bk8: 23512a 2477858i bk9: 23512a 2481587i bk10: 23500a 2485851i bk11: 23500a 2490739i bk12: 25788a 2456916i bk13: 25788a 2463893i bk14: 26188a 2449645i bk15: 26188a 2452388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3031
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2699177 n_nop=2069697 n_act=18170 n_pre=18154 n_req=148289 n_rd=400796 n_write=192360 bw_util=0.4395
n_activity=2011821 dram_eff=0.5897
bk0: 26460a 2446500i bk1: 26456a 2457659i bk2: 26228a 2450987i bk3: 26228a 2461835i bk4: 25172a 2464387i bk5: 25172a 2472828i bk6: 23552a 2478510i bk7: 23552a 2486130i bk8: 23512a 2479217i bk9: 23512a 2485690i bk10: 23496a 2481477i bk11: 23496a 2489891i bk12: 25368a 2458859i bk13: 25368a 2469069i bk14: 26612a 2439727i bk15: 26612a 2443930i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3094
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2699177 n_nop=2068643 n_act=18415 n_pre=18399 n_req=148430 n_rd=401080 n_write=192640 bw_util=0.4399
n_activity=2012708 dram_eff=0.59
bk0: 26456a 2448825i bk1: 26456a 2459723i bk2: 26232a 2450967i bk3: 26232a 2458524i bk4: 25172a 2465086i bk5: 25172a 2470590i bk6: 23552a 2479180i bk7: 23552a 2486411i bk8: 23232a 2478481i bk9: 23232a 2487561i bk10: 23920a 2477460i bk11: 23920a 2483892i bk12: 25364a 2458774i bk13: 25364a 2465787i bk14: 26612a 2441806i bk15: 26612a 2446383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27909
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2699177 n_nop=2069503 n_act=18271 n_pre=18255 n_req=148287 n_rd=400788 n_write=192360 bw_util=0.4395
n_activity=2015555 dram_eff=0.5886
bk0: 26460a 2449809i bk1: 26456a 2460157i bk2: 26232a 2452197i bk3: 26232a 2460608i bk4: 25024a 2468732i bk5: 25024a 2474327i bk6: 23552a 2477529i bk7: 23552a 2483131i bk8: 23232a 2480721i bk9: 23232a 2485734i bk10: 23920a 2477251i bk11: 23920a 2484606i bk12: 25364a 2458310i bk13: 25364a 2468486i bk14: 26612a 2440466i bk15: 26612a 2442187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3125
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f911164a240 :  mf: uid=22493984, sid25:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9228905), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2699177 n_nop=2069250 n_act=18400 n_pre=18384 n_req=148286 n_rd=400783 n_write=192360 bw_util=0.4395
n_activity=2012198 dram_eff=0.5895
bk0: 26880a 2444069i bk1: 26880a 2453355i bk2: 26232a 2449763i bk3: 26231a 2458255i bk4: 25024a 2469605i bk5: 25024a 2473564i bk6: 23552a 2477861i bk7: 23552a 2485009i bk8: 23228a 2481217i bk9: 23228a 2486871i bk10: 23920a 2477442i bk11: 23920a 2485898i bk12: 25364a 2462048i bk13: 25364a 2467357i bk14: 26192a 2443305i bk15: 26192a 2452395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27971
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2699177 n_nop=2069109 n_act=18186 n_pre=18170 n_req=148428 n_rd=401072 n_write=192640 bw_util=0.4399
n_activity=2015258 dram_eff=0.5892
bk0: 26880a 2445575i bk1: 26880a 2456099i bk2: 26232a 2452575i bk3: 26232a 2459740i bk4: 25028a 2469049i bk5: 25028a 2473307i bk6: 23552a 2478729i bk7: 23552a 2486632i bk8: 23228a 2482977i bk9: 23228a 2487396i bk10: 23636a 2480340i bk11: 23636a 2488310i bk12: 25788a 2453627i bk13: 25788a 2460874i bk14: 26192a 2448195i bk15: 26192a 2452704i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28683

========= L2 cache stats =========
L2_cache_bank[0]: Access = 74011, Miss = 50099, Miss_rate = 0.677, Pending_hits = 321, Reservation_fails = 2
L2_cache_bank[1]: Access = 73948, Miss = 50098, Miss_rate = 0.677, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[2]: Access = 73983, Miss = 50117, Miss_rate = 0.677, Pending_hits = 293, Reservation_fails = 0
L2_cache_bank[3]: Access = 73990, Miss = 50116, Miss_rate = 0.677, Pending_hits = 1516, Reservation_fails = 1
L2_cache_bank[4]: Access = 74025, Miss = 50133, Miss_rate = 0.677, Pending_hits = 312, Reservation_fails = 1
L2_cache_bank[5]: Access = 74008, Miss = 50133, Miss_rate = 0.677, Pending_hits = 1562, Reservation_fails = 0
L2_cache_bank[6]: Access = 73938, Miss = 50115, Miss_rate = 0.678, Pending_hits = 299, Reservation_fails = 1
L2_cache_bank[7]: Access = 73937, Miss = 50116, Miss_rate = 0.678, Pending_hits = 1530, Reservation_fails = 0
L2_cache_bank[8]: Access = 74035, Miss = 50135, Miss_rate = 0.677, Pending_hits = 330, Reservation_fails = 2
L2_cache_bank[9]: Access = 74053, Miss = 50135, Miss_rate = 0.677, Pending_hits = 1551, Reservation_fails = 0
L2_cache_bank[10]: Access = 74018, Miss = 50117, Miss_rate = 0.677, Pending_hits = 343, Reservation_fails = 2
L2_cache_bank[11]: Access = 73983, Miss = 50118, Miss_rate = 0.677, Pending_hits = 1549, Reservation_fails = 0
L2_cache_bank[12]: Access = 73948, Miss = 50100, Miss_rate = 0.678, Pending_hits = 300, Reservation_fails = 2
L2_cache_bank[13]: Access = 73983, Miss = 50099, Miss_rate = 0.677, Pending_hits = 1524, Reservation_fails = 0
L2_cache_bank[14]: Access = 74088, Miss = 50135, Miss_rate = 0.677, Pending_hits = 298, Reservation_fails = 0
L2_cache_bank[15]: Access = 74088, Miss = 50135, Miss_rate = 0.677, Pending_hits = 1521, Reservation_fails = 0
L2_cache_bank[16]: Access = 74001, Miss = 50099, Miss_rate = 0.677, Pending_hits = 302, Reservation_fails = 1
L2_cache_bank[17]: Access = 73966, Miss = 50098, Miss_rate = 0.677, Pending_hits = 1511, Reservation_fails = 1
L2_cache_bank[18]: Access = 73965, Miss = 50098, Miss_rate = 0.677, Pending_hits = 295, Reservation_fails = 0
L2_cache_bank[19]: Access = 74000, Miss = 50098, Miss_rate = 0.677, Pending_hits = 1525, Reservation_fails = 1
L2_cache_bank[20]: Access = 74088, Miss = 50134, Miss_rate = 0.677, Pending_hits = 296, Reservation_fails = 0
L2_cache_bank[21]: Access = 74088, Miss = 50134, Miss_rate = 0.677, Pending_hits = 1516, Reservation_fails = 0
L2_total_cache_accesses = 1628144
L2_total_cache_misses = 1102562
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20216
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 505015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20081
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 573344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 529200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1098440
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 529200
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.138

icnt_total_pkts_mem_to_simt=5230064
icnt_total_pkts_simt_to_mem=3744944
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.60059
	minimum = 6
	maximum = 48
Network latency average = 8.47171
	minimum = 6
	maximum = 45
Slowest packet = 3164121
Flit latency average = 6.95252
	minimum = 6
	maximum = 41
Slowest flit = 8964895
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238555
	minimum = 0.0188776 (at node 1)
	maximum = 0.0283164 (at node 23)
Accepted packet rate average = 0.0238555
	minimum = 0.0188776 (at node 1)
	maximum = 0.0283164 (at node 23)
Injected flit rate average = 0.0657495
	minimum = 0.0435006 (at node 1)
	maximum = 0.087155 (at node 42)
Accepted flit rate average= 0.0657495
	minimum = 0.0605314 (at node 1)
	maximum = 0.0907972 (at node 23)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.90234 (35 samples)
	minimum = 6 (35 samples)
	maximum = 82.8571 (35 samples)
Network latency average = 8.64456 (35 samples)
	minimum = 6 (35 samples)
	maximum = 80.0571 (35 samples)
Flit latency average = 7.16275 (35 samples)
	minimum = 6 (35 samples)
	maximum = 76.3143 (35 samples)
Fragmentation average = 0.0143763 (35 samples)
	minimum = 0 (35 samples)
	maximum = 34.8857 (35 samples)
Injected packet rate average = 0.0231224 (35 samples)
	minimum = 0.0182977 (35 samples)
	maximum = 0.0274454 (35 samples)
Accepted packet rate average = 0.0231224 (35 samples)
	minimum = 0.0182977 (35 samples)
	maximum = 0.0274454 (35 samples)
Injected flit rate average = 0.0637294 (35 samples)
	minimum = 0.0421613 (35 samples)
	maximum = 0.0844947 (35 samples)
Accepted flit rate average = 0.0637294 (35 samples)
	minimum = 0.058676 (35 samples)
	maximum = 0.0880084 (35 samples)
Injected packet size average = 2.75617 (35 samples)
Accepted packet size average = 2.75617 (35 samples)
Hops average = 1 (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 4 min, 0 sec (3840 sec)
gpgpu_simulation_rate = 262945 (inst/sec)
gpgpu_simulation_rate = 2403 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 36 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 36: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 36 
gpu_sim_cycle = 39074
gpu_sim_insn = 28848876
gpu_ipc =     738.3138
gpu_tot_sim_cycle = 9490130
gpu_tot_sim_insn = 1038559536
gpu_tot_ipc =     109.4358
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 17842
partiton_reqs_in_parallel = 859628
partiton_reqs_in_parallel_total    = 31920692
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4541
partiton_reqs_in_parallel_util = 859628
partiton_reqs_in_parallel_util_total    = 31920692
gpu_sim_cycle_parition_util = 39074
gpu_tot_sim_cycle_parition_util    = 1452630
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9751
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1628144
L2_BW  =     112.8074 GB/Sec
L2_BW_total  =      16.7258 GB/Sec
gpu_total_sim_rate=264533

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 20852208
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 64512
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0253
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20849094
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64512
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 20852208
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
173775, 166992, 167288, 173380, 173802, 167078, 167316, 173346, 48369, 46395, 46577, 30130, 
gpgpu_n_tot_thrd_icount = 1199499264
gpgpu_n_tot_w_icount = 37484352
gpgpu_n_stall_shd_mem = 128958
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1129824
gpgpu_n_mem_write_global = 544320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 27583488
gpgpu_n_store_insn = 17146080
gpgpu_n_shmem_insn = 113590368
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2064384
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21949
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1097389	W0_Idle:658676	W0_Scoreboard:45497486	W1:2177280	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:14694480	W32:20612592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9038592 {8:1129824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 74027520 {136:544320,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127528704 {40:272160,136:857664,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4354560 {8:544320,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 273 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 9490129 
mrq_lat_table:745404 	117254 	81009 	178856 	221909 	173690 	101481 	46345 	9016 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1064831 	594985 	2496 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	49 	1504340 	69937 	874 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	948522 	178577 	2749 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	241920 	75600 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2605 	225 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.194511  7.755538  8.463476  8.393005  7.449139  7.513812  8.142056  7.912807  8.543541  8.422642  7.771853  7.534746  9.040627  8.820721  7.712339  7.642911 
dram[1]:  8.537426  8.683490  7.822363  7.558620  6.809790  6.852921  9.238600  8.880733  8.559923  8.642788  7.692574  7.561969  8.249368  7.986949  7.855050  7.529194 
dram[2]:  8.618454  8.408759  8.466952  8.437982  7.278027  7.349434  8.574803  8.226629  8.559923  8.175824  7.883186  7.626712  8.845529  8.559441  7.277091  7.203744 
dram[3]:  8.533334  8.505332  7.947623  7.986235  6.985653  6.930961  9.179136  8.549559  7.964318  7.978552  7.702257  7.418896  8.390745  8.160000  7.714726  7.261248 
dram[4]:  9.023499  8.690696  8.480654  8.295206  7.409302  7.022778  8.502857  8.228572  8.183318  7.873016  8.269339  8.215741  8.418745  8.368376  7.294461  7.241679 
dram[5]:  8.293301  7.918877  8.158408  8.053729  7.251897  7.053874  9.232678  9.368311  7.852243  7.817863  7.860053  7.444631  8.796946  8.618838  7.570348  7.278545 
dram[6]:  9.203989  8.743324  8.418273  8.432409  7.248480  6.978054  8.659554  8.398871  8.398871  8.116364  8.044424  8.081057  7.932891  7.887150  7.574074  7.529455 
dram[7]:  8.306874  7.955329  7.877647  7.732101  7.655698  7.265042  9.290322  9.194645  7.437765  7.200000  7.925022  7.769231  8.939309  8.964419  7.512858  7.231259 
dram[8]:  8.789611  8.466222  8.253081  8.185819  7.095202  7.026726  8.883582  8.761531  8.186394  7.892183  7.938865  7.904348  8.361572  8.141156  7.562870  7.303571 
dram[9]:  8.176656  7.926606  7.939921  7.755985  7.953782  7.651577  8.676385  8.761531  7.514115  7.332221  8.263637  7.918118  8.956034  8.578853  7.300510  7.190373 
dram[10]:  8.838875  8.749367  8.212592  8.349127  7.053651  6.924653  9.213622  9.213622  7.978202  7.794144  7.832749  7.846491  8.346973  8.051809  7.705158  7.463833 
average row locality = 1678386/209751 = 8.001802
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6805      6804      6768      6768      6478      6478      5940      5940      6048      6048      6047      6047      6623      6623      6822      6822 
dram[1]:      6803      6803      6660      6660      6588      6588      5940      5940      6048      6048      6064      6064      6624      6624      6822      6821 
dram[2]:      6912      6912      6660      6660      6588      6588      5940      5940      6048      6048      6064      6064      6624      6624      6730      6730 
dram[3]:      6912      6912      6659      6659      6588      6588      5939      5940      6048      6048      6047      6047      6624      6624      6730      6730 
dram[4]:      6912      6912      6659      6659      6498      6498      6048      6048      6048      6048      6047      6047      6623      6623      6732      6732 
dram[5]:      6803      6804      6749      6749      6498      6498      6048      6048      6048      6048      6048      6048      6623      6623      6732      6732 
dram[6]:      6804      6803      6749      6749      6479      6479      6048      6048      6048      6048      6047      6047      6515      6515      6841      6841 
dram[7]:      6803      6803      6750      6750      6479      6479      6048      6048      5976      5976      6156      6156      6514      6514      6841      6841 
dram[8]:      6804      6803      6750      6750      6441      6441      6048      6048      5976      5976      6156      6156      6514      6514      6841      6841 
dram[9]:      6912      6912      6750      6750      6441      6441      6048      6048      5976      5976      6156      6156      6514      6514      6733      6733 
dram[10]:      6912      6912      6750      6750      6442      6442      6048      6048      5976      5976      6083      6083      6623      6623      6733      6733 
total reads: 1134066
bank skew: 6912/5939 = 1.16
chip skew: 103134/103059 = 1.00
number of total write accesses:
dram[0]:      3348      3348      3312      3312      3042      3042      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[1]:      3348      3348      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3366      3366 
dram[2]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2844      2844      3168      3168      3276      3276 
dram[3]:      3456      3456      3204      3204      3150      3150      2772      2772      2880      2880      2826      2826      3168      3168      3276      3276 
dram[4]:      3456      3456      3204      3204      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[5]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3168      3168      3276      3276 
dram[6]:      3348      3348      3294      3294      3060      3060      2880      2880      2880      2880      2826      2826      3060      3060      3384      3384 
dram[7]:      3348      3348      3294      3294      3060      3060      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[8]:      3348      3348      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3384      3384 
dram[9]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2934      2934      3060      3060      3276      3276 
dram[10]:      3456      3456      3294      3294      3024      3024      2880      2880      2808      2808      2862      2862      3168      3168      3276      3276 
total reads: 544320
bank skew: 3456/2772 = 1.25
chip skew: 49536/49464 = 1.00
average mf latency per bank:
dram[0]:        294       250       280       250       290       251       273       249       277       248       298       254       328       260       302       252
dram[1]:        292       250       281       249       290       250       272       251       275       247       300       253       330       260       301       252
dram[2]:        295       251       280       252       288       250       273       251       276       246       297       253       325       260       302       251
dram[3]:        293       250       281       250       289       250       271       253       277       248       301       254       330       261       299       251
dram[4]:        293       249       282       253       289       250       271       250       278       247       300       256       329       261       301       250
dram[5]:        292       249       281       251       290       252       272       250       278       248       302       254       330       260       298       251
dram[6]:        292       250       283       252       290       249       271       249       276       247       302       255       330       262       302       251
dram[7]:        290       250       282       250       288       251       272       249       276       244       303       254       329       263       303       250
dram[8]:        289       250       285       253       290       250       272       250       274       246       303       254       331       261       302       251
dram[9]:        291       250       283       250       288       251       271       249       277       245       303       255       330       263       303       250
dram[10]:        290       249       282       251       290       249       271       249       274       246       305       254       331       260       301       252
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2771730 n_nop=2123780 n_act=18933 n_pre=18917 n_req=152525 n_rd=412244 n_write=197856 bw_util=0.4402
n_activity=2072243 dram_eff=0.5888
bk0: 27220a 2512941i bk1: 27216a 2525447i bk2: 27072a 2515439i bk3: 27072a 2528123i bk4: 25912a 2533944i bk5: 25912a 2536993i bk6: 23760a 2549019i bk7: 23760a 2556850i bk8: 24192a 2549189i bk9: 24192a 2550279i bk10: 24188a 2545261i bk11: 24188a 2555777i bk12: 26492a 2525375i bk13: 26492a 2529819i bk14: 27288a 2502009i bk15: 27288a 2512174i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31801
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2771730 n_nop=2123154 n_act=19174 n_pre=19158 n_req=152561 n_rd=412388 n_write=197856 bw_util=0.4403
n_activity=2077528 dram_eff=0.5875
bk0: 27212a 2512156i bk1: 27212a 2526624i bk2: 26640a 2519097i bk3: 26640a 2528003i bk4: 26352a 2522311i bk5: 26352a 2531574i bk6: 23760a 2550148i bk7: 23760a 2556751i bk8: 24192a 2546223i bk9: 24192a 2552895i bk10: 24256a 2550499i bk11: 24256a 2558569i bk12: 26496a 2523452i bk13: 26496a 2526663i bk14: 27288a 2505036i bk15: 27284a 2511145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31474
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2771730 n_nop=2123306 n_act=18956 n_pre=18940 n_req=152632 n_rd=412528 n_write=198000 bw_util=0.4405
n_activity=2071810 dram_eff=0.5894
bk0: 27648a 2504717i bk1: 27648a 2518228i bk2: 26640a 2517538i bk3: 26640a 2528780i bk4: 26352a 2526735i bk5: 26352a 2531285i bk6: 23760a 2549040i bk7: 23760a 2555992i bk8: 24192a 2547844i bk9: 24192a 2553925i bk10: 24256a 2546126i bk11: 24256a 2557299i bk12: 26496a 2523869i bk13: 26496a 2532085i bk14: 26920a 2507636i bk15: 26920a 2511993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28426
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2771730 n_nop=2122896 n_act=19307 n_pre=19291 n_req=152559 n_rd=412380 n_write=197856 bw_util=0.4403
n_activity=2072182 dram_eff=0.589
bk0: 27648a 2506004i bk1: 27648a 2523517i bk2: 26636a 2519129i bk3: 26636a 2528243i bk4: 26352a 2524355i bk5: 26352a 2531517i bk6: 23756a 2548796i bk7: 23760a 2553665i bk8: 24192a 2543741i bk9: 24192a 2550584i bk10: 24188a 2551231i bk11: 24188a 2557895i bk12: 26496a 2517661i bk13: 26496a 2523454i bk14: 26920a 2511571i bk15: 26920a 2514161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30381
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9111fbdf30 :  mf: uid=23136628, sid03:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (9490125), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2771730 n_nop=2123320 n_act=18945 n_pre=18929 n_req=152634 n_rd=412536 n_write=198000 bw_util=0.4405
n_activity=2072155 dram_eff=0.5893
bk0: 27648a 2506037i bk1: 27648a 2518152i bk2: 26636a 2521043i bk3: 26636a 2529840i bk4: 25992a 2529814i bk5: 25992a 2536208i bk6: 24192a 2543228i bk7: 24192a 2549515i bk8: 24192a 2544864i bk9: 24192a 2550199i bk10: 24188a 2548291i bk11: 24188a 2560371i bk12: 26492a 2521283i bk13: 26492a 2529870i bk14: 26928a 2508889i bk15: 26928a 2516348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29883
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2771730 n_nop=2123248 n_act=19123 n_pre=19107 n_req=152563 n_rd=412396 n_write=197856 bw_util=0.4403
n_activity=2074318 dram_eff=0.5884
bk0: 27212a 2512153i bk1: 27216a 2524838i bk2: 26996a 2517762i bk3: 26996a 2522584i bk4: 25992a 2531384i bk5: 25992a 2534418i bk6: 24192a 2545402i bk7: 24192a 2553145i bk8: 24192a 2543934i bk9: 24192a 2547792i bk10: 24192a 2551889i bk11: 24192a 2557187i bk12: 26492a 2522751i bk13: 26492a 2529873i bk14: 26928a 2514726i bk15: 26928a 2517668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31061
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2771730 n_nop=2123810 n_act=18918 n_pre=18902 n_req=152525 n_rd=412244 n_write=197856 bw_util=0.4402
n_activity=2069837 dram_eff=0.5895
bk0: 27216a 2511590i bk1: 27212a 2522899i bk2: 26996a 2515747i bk3: 26996a 2527086i bk4: 25916a 2529686i bk5: 25916a 2538474i bk6: 24192a 2544664i bk7: 24192a 2552552i bk8: 24192a 2545160i bk9: 24192a 2552247i bk10: 24188a 2547723i bk11: 24188a 2556323i bk12: 26060a 2524473i bk13: 26060a 2534950i bk14: 27364a 2504933i bk15: 27364a 2509199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31695
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2771730 n_nop=2122676 n_act=19195 n_pre=19179 n_req=152670 n_rd=412536 n_write=198144 bw_util=0.4406
n_activity=2071283 dram_eff=0.5897
bk0: 27212a 2513973i bk1: 27212a 2524896i bk2: 27000a 2515495i bk3: 27000a 2523877i bk4: 25916a 2530601i bk5: 25916a 2535784i bk6: 24192a 2545193i bk7: 24192a 2553124i bk8: 23904a 2544647i bk9: 23904a 2553962i bk10: 24624a 2543555i bk11: 24624a 2550022i bk12: 26056a 2524623i bk13: 26056a 2532475i bk14: 27364a 2507060i bk15: 27364a 2511615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28548
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2771730 n_nop=2123540 n_act=19057 n_pre=19041 n_req=152523 n_rd=412236 n_write=197856 bw_util=0.4402
n_activity=2074125 dram_eff=0.5883
bk0: 27216a 2515213i bk1: 27212a 2525493i bk2: 27000a 2517295i bk3: 27000a 2525843i bk4: 25764a 2533796i bk5: 25764a 2539987i bk6: 24192a 2543703i bk7: 24192a 2549461i bk8: 23904a 2546930i bk9: 23904a 2552277i bk10: 24624a 2543163i bk11: 24624a 2550547i bk12: 26056a 2524137i bk13: 26056a 2534734i bk14: 27364a 2504958i bk15: 27364a 2507325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.32189
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2771730 n_nop=2123302 n_act=19174 n_pre=19158 n_req=152524 n_rd=412240 n_write=197856 bw_util=0.4402
n_activity=2070694 dram_eff=0.5893
bk0: 27648a 2509137i bk1: 27648a 2518389i bk2: 27000a 2514630i bk3: 27000a 2523347i bk4: 25764a 2535045i bk5: 25764a 2538995i bk6: 24192a 2543905i bk7: 24192a 2551664i bk8: 23904a 2547610i bk9: 23904a 2553194i bk10: 24624a 2543346i bk11: 24624a 2551962i bk12: 26056a 2527949i bk13: 26056a 2533809i bk14: 26932a 2508484i bk15: 26932a 2518188i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28756
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents
MSHR: tag=0xc01eee80, atomic=0 1 entries : 0x7f9111d81e10 :  mf: uid=23136627, sid03:w11, part=10, addr=0xc01eee80, load , size=128, unknown  status = IN_PARTITION_DRAM (9490129), 

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2771730 n_nop=2123128 n_act=18970 n_pre=18954 n_req=152670 n_rd=412534 n_write=198144 bw_util=0.4406
n_activity=2073846 dram_eff=0.5889
bk0: 27648a 2510652i bk1: 27648a 2521533i bk2: 27000a 2517731i bk3: 27000a 2525033i bk4: 25768a 2534155i bk5: 25766a 2538881i bk6: 24192a 2544903i bk7: 24192a 2553106i bk8: 23904a 2549329i bk9: 23904a 2553425i bk10: 24332a 2546621i bk11: 24332a 2554309i bk12: 26492a 2519260i bk13: 26492a 2526817i bk14: 26932a 2513231i bk15: 26932a 2518320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29342

========= L2 cache stats =========
L2_cache_bank[0]: Access = 76124, Miss = 51531, Miss_rate = 0.677, Pending_hits = 326, Reservation_fails = 2
L2_cache_bank[1]: Access = 76060, Miss = 51530, Miss_rate = 0.677, Pending_hits = 1532, Reservation_fails = 0
L2_cache_bank[2]: Access = 76096, Miss = 51549, Miss_rate = 0.677, Pending_hits = 297, Reservation_fails = 0
L2_cache_bank[3]: Access = 76104, Miss = 51548, Miss_rate = 0.677, Pending_hits = 1524, Reservation_fails = 1
L2_cache_bank[4]: Access = 76140, Miss = 51566, Miss_rate = 0.677, Pending_hits = 316, Reservation_fails = 1
L2_cache_bank[5]: Access = 76122, Miss = 51566, Miss_rate = 0.677, Pending_hits = 1570, Reservation_fails = 0
L2_cache_bank[6]: Access = 76050, Miss = 51547, Miss_rate = 0.678, Pending_hits = 304, Reservation_fails = 1
L2_cache_bank[7]: Access = 76050, Miss = 51548, Miss_rate = 0.678, Pending_hits = 1542, Reservation_fails = 0
L2_cache_bank[8]: Access = 76150, Miss = 51567, Miss_rate = 0.677, Pending_hits = 335, Reservation_fails = 2
L2_cache_bank[9]: Access = 76168, Miss = 51567, Miss_rate = 0.677, Pending_hits = 1563, Reservation_fails = 0
L2_cache_bank[10]: Access = 76132, Miss = 51549, Miss_rate = 0.677, Pending_hits = 348, Reservation_fails = 2
L2_cache_bank[11]: Access = 76096, Miss = 51550, Miss_rate = 0.677, Pending_hits = 1555, Reservation_fails = 0
L2_cache_bank[12]: Access = 76060, Miss = 51531, Miss_rate = 0.678, Pending_hits = 304, Reservation_fails = 2
L2_cache_bank[13]: Access = 76096, Miss = 51530, Miss_rate = 0.677, Pending_hits = 1531, Reservation_fails = 0
L2_cache_bank[14]: Access = 76204, Miss = 51567, Miss_rate = 0.677, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[15]: Access = 76204, Miss = 51567, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 0
L2_cache_bank[16]: Access = 76114, Miss = 51530, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 1
L2_cache_bank[17]: Access = 76078, Miss = 51529, Miss_rate = 0.677, Pending_hits = 1524, Reservation_fails = 1
L2_cache_bank[18]: Access = 76078, Miss = 51530, Miss_rate = 0.677, Pending_hits = 299, Reservation_fails = 0
L2_cache_bank[19]: Access = 76114, Miss = 51530, Miss_rate = 0.677, Pending_hits = 1532, Reservation_fails = 1
L2_cache_bank[20]: Access = 76204, Miss = 51567, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[21]: Access = 76204, Miss = 51567, Miss_rate = 0.677, Pending_hits = 1526, Reservation_fails = 0
L2_total_cache_accesses = 1674648
L2_total_cache_misses = 1134066
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20364
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 519867
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 589728
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 544320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1129824
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 544320
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.138

icnt_total_pkts_mem_to_simt=5379424
icnt_total_pkts_simt_to_mem=3851928
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.52861
	minimum = 6
	maximum = 42
Network latency average = 8.40106
	minimum = 6
	maximum = 42
Slowest packet = 3323246
Flit latency average = 6.85786
	minimum = 6
	maximum = 38
Slowest flit = 9159652
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238036
	minimum = 0.0188365 (at node 0)
	maximum = 0.0282548 (at node 3)
Accepted packet rate average = 0.0238036
	minimum = 0.0188365 (at node 0)
	maximum = 0.0282548 (at node 3)
Injected flit rate average = 0.0656064
	minimum = 0.0434059 (at node 0)
	maximum = 0.0869654 (at node 42)
Accepted flit rate average= 0.0656064
	minimum = 0.0603998 (at node 0)
	maximum = 0.0905996 (at node 3)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.89196 (36 samples)
	minimum = 6 (36 samples)
	maximum = 81.7222 (36 samples)
Network latency average = 8.63779 (36 samples)
	minimum = 6 (36 samples)
	maximum = 79 (36 samples)
Flit latency average = 7.15428 (36 samples)
	minimum = 6 (36 samples)
	maximum = 75.25 (36 samples)
Fragmentation average = 0.0139769 (36 samples)
	minimum = 0 (36 samples)
	maximum = 33.9167 (36 samples)
Injected packet rate average = 0.0231414 (36 samples)
	minimum = 0.0183127 (36 samples)
	maximum = 0.0274679 (36 samples)
Accepted packet rate average = 0.0231414 (36 samples)
	minimum = 0.0183127 (36 samples)
	maximum = 0.0274679 (36 samples)
Injected flit rate average = 0.0637816 (36 samples)
	minimum = 0.0421959 (36 samples)
	maximum = 0.0845634 (36 samples)
Accepted flit rate average = 0.0637816 (36 samples)
	minimum = 0.0587239 (36 samples)
	maximum = 0.0880803 (36 samples)
Injected packet size average = 2.75617 (36 samples)
Accepted packet size average = 2.75617 (36 samples)
Hops average = 1 (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 5 min, 26 sec (3926 sec)
gpgpu_simulation_rate = 264533 (inst/sec)
gpgpu_simulation_rate = 2417 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 37 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 37: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 37 
gpu_sim_cycle = 38863
gpu_sim_insn = 28848876
gpu_ipc =     742.3224
gpu_tot_sim_cycle = 9751143
gpu_tot_sim_insn = 1067408412
gpu_tot_ipc =     109.4650
gpu_tot_issued_cta = 2368
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 18315
partiton_reqs_in_parallel = 854986
partiton_reqs_in_parallel_total    = 32780320
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4494
partiton_reqs_in_parallel_util = 854986
partiton_reqs_in_parallel_util_total    = 32780320
gpu_sim_cycle_parition_util = 38863
gpu_tot_sim_cycle_parition_util    = 1491704
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9757
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1674648
L2_BW  =     113.4198 GB/Sec
L2_BW_total  =      16.7301 GB/Sec
gpu_total_sim_rate=266053

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 21431436
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 66304
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0246
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 64672
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 21428322
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 66304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 21431436
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
178602, 171634, 171935, 178195, 178629, 171711, 171963, 178162, 48369, 46395, 46577, 30130, 
gpgpu_n_tot_thrd_icount = 1232818688
gpgpu_n_tot_w_icount = 38525584
gpgpu_n_stall_shd_mem = 129007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1161208
gpgpu_n_mem_write_global = 559440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 28349696
gpgpu_n_store_insn = 17622360
gpgpu_n_shmem_insn = 116745656
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2121728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 21998
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1127715	W0_Idle:674193	W0_Scoreboard:46621998	W1:2237760	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15102660	W32:21185164
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9289664 {8:1161208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 76083840 {136:559440,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 131071168 {40:279720,136:881488,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4475520 {8:559440,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 272 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 9751142 
mrq_lat_table:766859 	121330 	83565 	183272 	227303 	178336 	104407 	47413 	9103 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1097687 	608603 	2526 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	51 	1548540 	72224 	889 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	974811 	183573 	2848 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	241920 	90720 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2680 	227 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.341327  7.898561  8.590872  8.520164  7.579519  7.644757  8.290472  8.059353  8.687500  8.565826  7.900519  7.661913  9.204566  8.983066  7.835453  7.765752 
dram[1]:  8.686928  8.834039  7.945098  7.680061  6.935462  6.979050  9.394130  9.034274  8.687500  8.770555  7.821368  7.689916  8.407006  8.129032  7.978675  7.640409 
dram[2]:  8.770370  8.559036  8.592027  8.562976  7.408451  7.480539  8.726388  8.375701  8.703985  8.317316  8.013135  7.755085  9.008043  8.719723  7.396118  7.322420 
dram[3]:  8.684597  8.656377  8.070916  8.109688  7.113167  7.057909  9.334375  8.700971  8.089947  8.104240  7.831615  7.546358  8.535140  8.303130  7.835491  7.380201 
dram[4]:  9.178294  8.843154  8.605778  8.419784  7.540354  7.150146  8.655985  8.379562  8.309783  7.998256  8.401843  8.347985  8.577872  8.527073  7.424242  7.360515 
dram[5]:  8.440939  8.063370  8.283534  8.178430  7.381490  7.181552  9.390593  9.526971  7.977391  7.929127  7.990359  7.572259  8.943213  8.764348  7.690583  7.397556 
dram[6]:  9.357847  8.894288  8.544325  8.558506  7.378297  7.105225  8.813820  8.551210  8.526022  8.227802  8.175785  8.212612  8.086136  8.026873  7.707478  7.651383 
dram[7]:  8.454619  8.100155  8.001552  7.855293  7.789181  7.395015  9.448560  9.352343  7.559464  7.308502  8.057809  7.901015  9.083871  9.109057  7.634713  7.351748 
dram[8]:  8.940874  8.615194  8.378554  8.311040  7.223048  7.153903  9.039371  8.916505  8.311234  8.015985  8.071737  8.037005  8.518582  8.296296  7.696193  7.424435 
dram[9]:  8.325000  8.072727  8.064113  7.879297  8.089092  7.784455  8.830770  8.916505  7.635364  7.440231  8.398381  8.050862  9.100646  8.722124  7.408927  7.308949 
dram[10]:  8.992405  8.902256  8.337914  8.474938  7.181079  7.050798  9.371428  9.371428  8.086918  7.902802  7.963605  7.977430  8.505486  8.207655  7.825856  7.583641 
average row locality = 1725010/211995 = 8.137032
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6994      6993      6952      6952      6651      6651      6113      6113      6214      6214      6209      6209      6815      6815      7014      7014 
dram[1]:      6992      6992      6841      6841      6764      6764      6113      6113      6214      6214      6227      6227      6816      6816      7014      7013 
dram[2]:      7104      7104      6841      6841      6764      6764      6113      6113      6214      6214      6227      6227      6816      6816      6919      6919 
dram[3]:      7104      7104      6840      6840      6764      6764      6112      6113      6214      6214      6210      6210      6816      6816      6919      6919 
dram[4]:      7104      7104      6840      6840      6672      6672      6224      6224      6214      6214      6210      6210      6815      6815      6921      6921 
dram[5]:      6992      6993      6932      6932      6672      6672      6224      6224      6214      6214      6211      6211      6815      6815      6921      6921 
dram[6]:      6993      6992      6932      6932      6653      6653      6224      6224      6214      6214      6210      6210      6704      6704      7033      7033 
dram[7]:      6992      6992      6933      6933      6653      6653      6224      6224      6140      6140      6322      6322      6703      6703      7033      7033 
dram[8]:      6993      6992      6933      6933      6614      6614      6224      6224      6140      6140      6322      6322      6703      6703      7033      7033 
dram[9]:      7104      7104      6933      6933      6614      6614      6224      6224      6139      6139      6322      6322      6703      6703      6922      6922 
dram[10]:      7104      7104      6933      6933      6615      6615      6224      6224      6139      6139      6247      6247      6815      6815      6922      6922 
total reads: 1165570
bank skew: 7104/6112 = 1.16
chip skew: 106000/105922 = 1.00
number of total write accesses:
dram[0]:      3441      3441      3400      3400      3119      3119      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[1]:      3441      3441      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3462      3462 
dram[2]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2924      2924      3264      3264      3369      3369 
dram[3]:      3552      3552      3289      3289      3230      3230      2849      2849      2960      2960      2906      2906      3264      3264      3369      3369 
dram[4]:      3552      3552      3289      3289      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[5]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3264      3264      3369      3369 
dram[6]:      3441      3441      3381      3381      3138      3138      2960      2960      2960      2960      2906      2906      3153      3153      3480      3480 
dram[7]:      3441      3441      3381      3381      3138      3138      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[8]:      3441      3441      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3480      3480 
dram[9]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      3017      3017      3153      3153      3369      3369 
dram[10]:      3552      3552      3381      3381      3101      3101      2960      2960      2886      2886      2943      2943      3264      3264      3369      3369 
total reads: 559440
bank skew: 3552/2849 = 1.25
chip skew: 50912/50838 = 1.00
average mf latency per bank:
dram[0]:        292       249       278       250       288       250       271       248       275       247       296       253       324       259       300       251
dram[1]:        290       249       280       248       288       250       270       251       274       246       298       251       327       259       299       251
dram[2]:        293       250       279       251       287       249       272       250       275       245       295       252       322       259       300       250
dram[3]:        291       249       280       249       288       249       270       252       276       247       299       253       326       259       296       250
dram[4]:        291       249       280       252       287       249       270       249       276       246       297       254       326       259       299       249
dram[5]:        290       248       279       250       289       251       270       249       276       248       300       253       327       259       296       250
dram[6]:        290       249       281       251       289       249       270       248       274       246       300       254       327       260       300       250
dram[7]:        289       249       280       249       286       250       271       249       275       244       301       253       326       262       300       249
dram[8]:        287       249       284       252       289       249       270       249       273       245       300       253       328       260       300       250
dram[9]:        290       249       282       250       287       250       270       248       275       244       301       254       327       261       301       249
dram[10]:        289       248       281       251       289       249       270       248       273       245       302       253       327       259       299       251
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843892 n_nop=2178602 n_act=19131 n_pre=19115 n_req=156761 n_rd=423692 n_write=203352 bw_util=0.441
n_activity=2128006 dram_eff=0.5893
bk0: 27976a 2578431i bk1: 27972a 2591679i bk2: 27808a 2580996i bk3: 27808a 2594215i bk4: 26604a 2600279i bk5: 26604a 2603614i bk6: 24452a 2615314i bk7: 24452a 2623428i bk8: 24856a 2615601i bk9: 24856a 2616931i bk10: 24836a 2611911i bk11: 24836a 2622646i bk12: 27260a 2590723i bk13: 27260a 2595536i bk14: 28056a 2567083i bk15: 28056a 2577627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31065
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843892 n_nop=2177952 n_act=19380 n_pre=19364 n_req=156799 n_rd=423844 n_write=203352 bw_util=0.4411
n_activity=2133136 dram_eff=0.5881
bk0: 27968a 2577611i bk1: 27968a 2592941i bk2: 27364a 2584946i bk3: 27364a 2593918i bk4: 27056a 2588797i bk5: 27056a 2598024i bk6: 24452a 2616317i bk7: 24452a 2623422i bk8: 24856a 2612427i bk9: 24856a 2619658i bk10: 24908a 2617340i bk11: 24908a 2625454i bk12: 27264a 2589235i bk13: 27264a 2592005i bk14: 28056a 2570209i bk15: 28052a 2576627i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30735
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843892 n_nop=2178120 n_act=19154 n_pre=19138 n_req=156870 n_rd=423984 n_write=203496 bw_util=0.4413
n_activity=2127305 dram_eff=0.5899
bk0: 28416a 2570109i bk1: 28416a 2584078i bk2: 27364a 2583443i bk3: 27364a 2594865i bk4: 27056a 2593195i bk5: 27056a 2597953i bk6: 24452a 2615377i bk7: 24452a 2622387i bk8: 24856a 2614116i bk9: 24856a 2620399i bk10: 24908a 2612699i bk11: 24908a 2624072i bk12: 27264a 2589424i bk13: 27264a 2597388i bk14: 27676a 2572772i bk15: 27676a 2577636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27631
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843892 n_nop=2177694 n_act=19513 n_pre=19497 n_req=156797 n_rd=423836 n_write=203352 bw_util=0.4411
n_activity=2128135 dram_eff=0.5894
bk0: 28416a 2571453i bk1: 28416a 2589563i bk2: 27360a 2585290i bk3: 27360a 2594051i bk4: 27056a 2590770i bk5: 27056a 2598124i bk6: 24448a 2615433i bk7: 24452a 2620183i bk8: 24856a 2610067i bk9: 24856a 2616831i bk10: 24840a 2618497i bk11: 24840a 2624289i bk12: 27264a 2583025i bk13: 27264a 2588909i bk14: 27676a 2576894i bk15: 27676a 2579499i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29574
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843892 n_nop=2178114 n_act=19145 n_pre=19129 n_req=156876 n_rd=424000 n_write=203504 bw_util=0.4413
n_activity=2127678 dram_eff=0.5898
bk0: 28416a 2571447i bk1: 28416a 2584143i bk2: 27360a 2586682i bk3: 27360a 2596093i bk4: 26688a 2596017i bk5: 26688a 2602575i bk6: 24896a 2609385i bk7: 24896a 2616191i bk8: 24856a 2610866i bk9: 24856a 2616792i bk10: 24840a 2614726i bk11: 24840a 2627144i bk12: 27260a 2586397i bk13: 27260a 2595501i bk14: 27684a 2574212i bk15: 27684a 2581999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29146
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843892 n_nop=2178042 n_act=19331 n_pre=19315 n_req=156801 n_rd=423852 n_write=203352 bw_util=0.4411
n_activity=2130451 dram_eff=0.5888
bk0: 27968a 2577551i bk1: 27972a 2591045i bk2: 27728a 2583786i bk3: 27728a 2588805i bk4: 26688a 2597868i bk5: 26688a 2601082i bk6: 24896a 2611963i bk7: 24896a 2619823i bk8: 24856a 2610515i bk9: 24856a 2613871i bk10: 24844a 2618558i bk11: 24844a 2623940i bk12: 27260a 2588327i bk13: 27260a 2595642i bk14: 27684a 2580114i bk15: 27684a 2583350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30417
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843892 n_nop=2178612 n_act=19122 n_pre=19106 n_req=156763 n_rd=423700 n_write=203352 bw_util=0.441
n_activity=2125415 dram_eff=0.5901
bk0: 27972a 2576788i bk1: 27968a 2588739i bk2: 27728a 2581406i bk3: 27728a 2592911i bk4: 26612a 2595888i bk5: 26612a 2605336i bk6: 24896a 2610861i bk7: 24896a 2619177i bk8: 24856a 2611561i bk9: 24856a 2618827i bk10: 24840a 2614233i bk11: 24840a 2623173i bk12: 26816a 2590201i bk13: 26816a 2600694i bk14: 28132a 2570123i bk15: 28132a 2574469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31003
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843892 n_nop=2177454 n_act=19403 n_pre=19387 n_req=156912 n_rd=424000 n_write=203648 bw_util=0.4414
n_activity=2126714 dram_eff=0.5903
bk0: 27968a 2579553i bk1: 27968a 2591017i bk2: 27732a 2581889i bk3: 27732a 2590069i bk4: 26612a 2597028i bk5: 26612a 2602544i bk6: 24896a 2611509i bk7: 24896a 2619427i bk8: 24560a 2610759i bk9: 24560a 2620613i bk10: 25288a 2610079i bk11: 25288a 2616699i bk12: 26812a 2589936i bk13: 26812a 2598248i bk14: 28132a 2572188i bk15: 28132a 2576684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27954
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843892 n_nop=2178350 n_act=19257 n_pre=19241 n_req=156761 n_rd=423692 n_write=203352 bw_util=0.441
n_activity=2129607 dram_eff=0.5889
bk0: 27972a 2580587i bk1: 27968a 2591612i bk2: 27732a 2582877i bk3: 27732a 2591962i bk4: 26456a 2600364i bk5: 26456a 2606575i bk6: 24896a 2610023i bk7: 24896a 2615876i bk8: 24560a 2613160i bk9: 24560a 2618882i bk10: 25288a 2609473i bk11: 25288a 2617071i bk12: 26812a 2589689i bk13: 26812a 2600308i bk14: 28132a 2569987i bk15: 28132a 2572884i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31509
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f913600a8a0 :  mf: uid=23779272, sid13:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (9751142), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843892 n_nop=2178101 n_act=19384 n_pre=19368 n_req=156760 n_rd=423687 n_write=203352 bw_util=0.441
n_activity=2126532 dram_eff=0.5897
bk0: 28416a 2574032i bk1: 28416a 2584537i bk2: 27732a 2580431i bk3: 27731a 2589443i bk4: 26456a 2601578i bk5: 26456a 2605536i bk6: 24896a 2610336i bk7: 24896a 2618264i bk8: 24556a 2614195i bk9: 24556a 2620044i bk10: 25288a 2609956i bk11: 25288a 2618242i bk12: 26812a 2593307i bk13: 26812a 2599227i bk14: 27688a 2573658i bk15: 27688a 2583558i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27994
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2843892 n_nop=2177916 n_act=19176 n_pre=19160 n_req=156910 n_rd=423992 n_write=203648 bw_util=0.4414
n_activity=2129836 dram_eff=0.5894
bk0: 28416a 2575891i bk1: 28416a 2587605i bk2: 27732a 2583787i bk3: 27732a 2590874i bk4: 26460a 2601080i bk5: 26460a 2605292i bk6: 24896a 2611192i bk7: 24896a 2619632i bk8: 24556a 2615611i bk9: 24556a 2620104i bk10: 24988a 2613184i bk11: 24988a 2620967i bk12: 27260a 2584411i bk13: 27260a 2592562i bk14: 27688a 2578573i bk15: 27688a 2584035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 78237, Miss = 52962, Miss_rate = 0.677, Pending_hits = 329, Reservation_fails = 2
L2_cache_bank[1]: Access = 78172, Miss = 52961, Miss_rate = 0.677, Pending_hits = 1535, Reservation_fails = 0
L2_cache_bank[2]: Access = 78209, Miss = 52981, Miss_rate = 0.677, Pending_hits = 300, Reservation_fails = 0
L2_cache_bank[3]: Access = 78218, Miss = 52980, Miss_rate = 0.677, Pending_hits = 1527, Reservation_fails = 1
L2_cache_bank[4]: Access = 78255, Miss = 52998, Miss_rate = 0.677, Pending_hits = 319, Reservation_fails = 1
L2_cache_bank[5]: Access = 78237, Miss = 52998, Miss_rate = 0.677, Pending_hits = 1574, Reservation_fails = 0
L2_cache_bank[6]: Access = 78163, Miss = 52979, Miss_rate = 0.678, Pending_hits = 307, Reservation_fails = 1
L2_cache_bank[7]: Access = 78162, Miss = 52980, Miss_rate = 0.678, Pending_hits = 1545, Reservation_fails = 0
L2_cache_bank[8]: Access = 78264, Miss = 53000, Miss_rate = 0.677, Pending_hits = 337, Reservation_fails = 2
L2_cache_bank[9]: Access = 78283, Miss = 53000, Miss_rate = 0.677, Pending_hits = 1565, Reservation_fails = 0
L2_cache_bank[10]: Access = 78246, Miss = 52981, Miss_rate = 0.677, Pending_hits = 351, Reservation_fails = 2
L2_cache_bank[11]: Access = 78209, Miss = 52982, Miss_rate = 0.677, Pending_hits = 1558, Reservation_fails = 0
L2_cache_bank[12]: Access = 78172, Miss = 52963, Miss_rate = 0.678, Pending_hits = 308, Reservation_fails = 2
L2_cache_bank[13]: Access = 78209, Miss = 52962, Miss_rate = 0.677, Pending_hits = 1535, Reservation_fails = 0
L2_cache_bank[14]: Access = 78320, Miss = 53000, Miss_rate = 0.677, Pending_hits = 306, Reservation_fails = 0
L2_cache_bank[15]: Access = 78320, Miss = 53000, Miss_rate = 0.677, Pending_hits = 1532, Reservation_fails = 0
L2_cache_bank[16]: Access = 78228, Miss = 52962, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 1
L2_cache_bank[17]: Access = 78191, Miss = 52961, Miss_rate = 0.677, Pending_hits = 1526, Reservation_fails = 1
L2_cache_bank[18]: Access = 78190, Miss = 52961, Miss_rate = 0.677, Pending_hits = 302, Reservation_fails = 0
L2_cache_bank[19]: Access = 78227, Miss = 52961, Miss_rate = 0.677, Pending_hits = 1535, Reservation_fails = 1
L2_cache_bank[20]: Access = 78320, Miss = 52999, Miss_rate = 0.677, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[21]: Access = 78320, Miss = 52999, Miss_rate = 0.677, Pending_hits = 1530, Reservation_fails = 0
L2_total_cache_accesses = 1721152
L2_total_cache_misses = 1165570
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20433
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 534798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20298
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 606112
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 559440
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1161208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 559440
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.138

icnt_total_pkts_mem_to_simt=5528784
icnt_total_pkts_simt_to_mem=3958912
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.59794
	minimum = 6
	maximum = 52
Network latency average = 8.46874
	minimum = 6
	maximum = 51
Slowest packet = 3396365
Flit latency average = 6.94831
	minimum = 6
	maximum = 47
Slowest flit = 9361208
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239329
	minimum = 0.0189388 (at node 0)
	maximum = 0.0284082 (at node 11)
Accepted packet rate average = 0.0239329
	minimum = 0.0189388 (at node 0)
	maximum = 0.0284082 (at node 11)
Injected flit rate average = 0.0659626
	minimum = 0.0436416 (at node 0)
	maximum = 0.0874376 (at node 42)
Accepted flit rate average= 0.0659626
	minimum = 0.0607277 (at node 0)
	maximum = 0.0910916 (at node 11)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.88402 (37 samples)
	minimum = 6 (37 samples)
	maximum = 80.9189 (37 samples)
Network latency average = 8.63322 (37 samples)
	minimum = 6 (37 samples)
	maximum = 78.2432 (37 samples)
Flit latency average = 7.14872 (37 samples)
	minimum = 6 (37 samples)
	maximum = 74.4865 (37 samples)
Fragmentation average = 0.0135992 (37 samples)
	minimum = 0 (37 samples)
	maximum = 33 (37 samples)
Injected packet rate average = 0.0231628 (37 samples)
	minimum = 0.0183296 (37 samples)
	maximum = 0.0274933 (37 samples)
Accepted packet rate average = 0.0231628 (37 samples)
	minimum = 0.0183296 (37 samples)
	maximum = 0.0274933 (37 samples)
Injected flit rate average = 0.0638405 (37 samples)
	minimum = 0.042235 (37 samples)
	maximum = 0.0846411 (37 samples)
Accepted flit rate average = 0.0638405 (37 samples)
	minimum = 0.0587781 (37 samples)
	maximum = 0.0881617 (37 samples)
Injected packet size average = 2.75617 (37 samples)
Accepted packet size average = 2.75617 (37 samples)
Hops average = 1 (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 6 min, 52 sec (4012 sec)
gpgpu_simulation_rate = 266053 (inst/sec)
gpgpu_simulation_rate = 2430 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 38 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 38: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 38 
gpu_sim_cycle = 39403
gpu_sim_insn = 28848876
gpu_ipc =     732.1492
gpu_tot_sim_cycle = 10012696
gpu_tot_sim_insn = 1096257288
gpu_tot_ipc =     109.4867
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 18752
partiton_reqs_in_parallel = 866866
partiton_reqs_in_parallel_total    = 33635306
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4458
partiton_reqs_in_parallel_util = 866866
partiton_reqs_in_parallel_util_total    = 33635306
gpu_sim_cycle_parition_util = 39403
gpu_tot_sim_cycle_parition_util    = 1530567
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9763
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1721152
L2_BW  =     111.8655 GB/Sec
L2_BW_total  =      16.7333 GB/Sec
gpu_total_sim_rate=267379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22010664
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 68096
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0240
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 66464
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22007550
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 68096
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22010664
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
183429, 176274, 176582, 183013, 183456, 176352, 176610, 182977, 48369, 46395, 46577, 30130, 
gpgpu_n_tot_thrd_icount = 1266138112
gpgpu_n_tot_w_icount = 39566816
gpgpu_n_stall_shd_mem = 129033
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1192592
gpgpu_n_mem_write_global = 574560
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29115904
gpgpu_n_store_insn = 18098640
gpgpu_n_shmem_insn = 119900944
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2179072
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22024
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1157737	W0_Idle:689482	W0_Scoreboard:47759390	W1:2298240	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15510840	W32:21757736
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9540736 {8:1192592,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 78140160 {136:574560,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 134613632 {40:287280,136:905312,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4596480 {8:574560,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 270 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 10012695 
mrq_lat_table:786611 	123847 	85590 	188879 	234257 	183576 	107374 	48943 	9135 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1126589 	626185 	2546 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	52 	1593047 	74217 	892 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1001483 	188214 	2919 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	241920 	105840 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2756 	229 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.212260  7.748373  8.478087  8.411067  7.504854  7.521707  8.159716  7.913941  8.598540  8.436885  7.814322  7.574657  9.081722  8.856041  7.708961  7.632363 
dram[1]:  8.578863  8.718471  7.822690  7.583394  6.802780  6.852667  9.288889  8.928155  8.567273  8.645871  7.701065  7.576954  8.282051  8.018620  7.913171  7.577872 
dram[2]:  8.665083  8.437934  8.527436  8.527436  7.284904  7.342143  8.538533  8.225403  8.582878  8.187663  7.935021  7.688471  8.910345  8.606161  7.239205  7.160678 
dram[3]:  8.570086  8.490302  7.977778  8.039382  6.978276  6.907930  9.176646  8.594393  8.040956  8.040956  7.721352  7.451074  8.416938  8.183690  7.737729  7.304288 
dram[4]:  9.052109  8.748201  8.554643  8.362249  7.402054  7.025766  8.467206  8.223386  8.223386  7.873016  8.332740  8.266549  8.457447  8.381995  7.305671  7.225718 
dram[5]:  8.306202  7.914328  8.160893  8.049355  7.284477  7.094937  9.257367  9.349206  7.892797  7.833749  7.858222  7.475658  8.833333  8.648536  7.600000  7.320859 
dram[6]:  9.214102  8.775594  8.460495  8.474021  7.238677  6.963347  8.630036  8.414286  8.414286  8.145203  8.116117  8.151436  7.945755  7.902267  7.590014  7.505563 
dram[7]:  8.319099  7.948813  7.847520  7.721777  7.692132  7.317587  9.349206  9.239216  7.477419  7.182029  7.942881  7.807160  8.959220  8.999109  7.552834  7.253360 
dram[8]:  8.834295  8.483768  8.315294  8.263445  7.121169  7.016152  8.873823  8.807477  8.234458  7.965636  7.982529  7.910140  8.365894  8.196269  7.590014  7.302436 
dram[9]:  8.191617  7.941945  7.953488  7.744339  8.037811  7.709105  8.693727  8.742115  7.562806  7.352894  8.264427  7.910140  9.007130  8.630231  7.341904  7.206685 
dram[10]:  8.875913  8.790361  8.250584  8.420969  7.051517  6.929265  9.239216  9.275591  8.034662  7.817875  7.874896  7.835685  8.321256  8.030303  7.728603  7.508884 
average row locality = 1771634/220781 = 8.024395
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7183      7182      7144      7144      6838      6838      6270      6270      6384      6384      6383      6383      6991      6991      7201      7201 
dram[1]:      7181      7181      7030      7030      6954      6954      6270      6270      6384      6384      6401      6401      6992      6992      7201      7200 
dram[2]:      7296      7296      7030      7030      6954      6954      6270      6270      6384      6384      6401      6401      6992      6992      7104      7104 
dram[3]:      7296      7296      7029      7029      6954      6954      6269      6270      6384      6384      6383      6383      6992      6992      7104      7104 
dram[4]:      7296      7296      7029      7029      6859      6859      6384      6384      6384      6384      6383      6383      6991      6991      7106      7106 
dram[5]:      7181      7182      7124      7124      6859      6859      6384      6384      6384      6384      6384      6384      6991      6991      7106      7106 
dram[6]:      7182      7181      7124      7124      6839      6839      6384      6384      6384      6384      6383      6383      6877      6877      7221      7221 
dram[7]:      7181      7181      7125      7125      6839      6839      6384      6384      6308      6308      6498      6498      6876      6876      7221      7221 
dram[8]:      7182      7181      7125      7125      6799      6799      6384      6384      6308      6308      6498      6498      6876      6876      7221      7221 
dram[9]:      7296      7296      7125      7125      6799      6799      6384      6384      6308      6308      6498      6498      6876      6876      7107      7107 
dram[10]:      7296      7296      7125      7125      6800      6800      6384      6384      6308      6308      6421      6421      6991      6991      7107      7107 
total reads: 1197074
bank skew: 7296/6269 = 1.16
chip skew: 108864/108785 = 1.00
number of total write accesses:
dram[0]:      3534      3534      3496      3496      3211      3211      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[1]:      3534      3534      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3553      3553 
dram[2]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      3002      3002      3344      3344      3458      3458 
dram[3]:      3648      3648      3382      3382      3325      3325      2926      2926      3040      3040      2983      2983      3344      3344      3458      3458 
dram[4]:      3648      3648      3382      3382      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[5]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3344      3344      3458      3458 
dram[6]:      3534      3534      3477      3477      3230      3230      3040      3040      3040      3040      2983      2983      3230      3230      3572      3572 
dram[7]:      3534      3534      3477      3477      3230      3230      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[8]:      3534      3534      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3572      3572 
dram[9]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3097      3097      3230      3230      3458      3458 
dram[10]:      3648      3648      3477      3477      3192      3192      3040      3040      2964      2964      3021      3021      3344      3344      3458      3458 
total reads: 574560
bank skew: 3648/2926 = 1.25
chip skew: 52288/52212 = 1.00
average mf latency per bank:
dram[0]:        290       248       277       249       286       249       270       247       274       246       294       252       322       258       298       251
dram[1]:        289       249       278       248       286       249       269       250       273       246       296       251       324       258       297       250
dram[2]:        291       249       277       250       285       248       270       249       273       245       293       252       320       258       298       249
dram[3]:        290       248       278       249       286       248       269       251       274       246       297       252       324       259       294       250
dram[4]:        289       248       279       251       285       248       268       248       275       246       296       254       324       259       297       248
dram[5]:        289       247       278       249       287       250       269       248       275       247       298       252       325       258       294       249
dram[6]:        289       248       280       250       287       248       269       247       273       246       298       253       325       260       298       249
dram[7]:        287       248       279       248       284       249       270       248       274       243       299       252       323       261       298       249
dram[8]:        285       248       282       251       286       248       269       248       272       245       298       252       325       259       298       249
dram[9]:        288       248       280       249       285       249       269       248       274       243       299       253       325       261       299       248
dram[10]:        287       248       279       250       286       248       268       247       272       245       300       252       325       258       297       250
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2917056 n_nop=2233206 n_act=19935 n_pre=19919 n_req=160999 n_rd=435148 n_write=208848 bw_util=0.4415
n_activity=2187853 dram_eff=0.5887
bk0: 28732a 2644226i bk1: 28728a 2657621i bk2: 28576a 2647098i bk3: 28576a 2660373i bk4: 27352a 2666427i bk5: 27352a 2670004i bk6: 25080a 2682439i bk7: 25080a 2690792i bk8: 25536a 2682866i bk9: 25536a 2684028i bk10: 25532a 2678912i bk11: 25532a 2689607i bk12: 27964a 2657303i bk13: 27964a 2662425i bk14: 28804a 2632241i bk15: 28804a 2643270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31308
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2917056 n_nop=2232564 n_act=20180 n_pre=20164 n_req=161037 n_rd=435300 n_write=208848 bw_util=0.4416
n_activity=2192660 dram_eff=0.5875
bk0: 28724a 2643723i bk1: 28724a 2659211i bk2: 28120a 2650516i bk3: 28120a 2659992i bk4: 27816a 2654451i bk5: 27816a 2664129i bk6: 25080a 2683388i bk7: 25080a 2690992i bk8: 25536a 2679060i bk9: 25536a 2686654i bk10: 25604a 2684320i bk11: 25604a 2692580i bk12: 27968a 2655735i bk13: 27968a 2658491i bk14: 28804a 2635995i bk15: 28800a 2643044i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30783
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2917056 n_nop=2232704 n_act=19960 n_pre=19944 n_req=161112 n_rd=435448 n_write=209000 bw_util=0.4418
n_activity=2187059 dram_eff=0.5893
bk0: 29184a 2636027i bk1: 29184a 2650169i bk2: 28120a 2649227i bk3: 28120a 2661316i bk4: 27816a 2659125i bk5: 27816a 2663907i bk6: 25080a 2682302i bk7: 25080a 2689598i bk8: 25536a 2681259i bk9: 25536a 2687783i bk10: 25604a 2679665i bk11: 25604a 2691267i bk12: 27968a 2656233i bk13: 27968a 2664282i bk14: 28416a 2638318i bk15: 28416a 2643463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27675
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2917056 n_nop=2232302 n_act=20315 n_pre=20299 n_req=161035 n_rd=435292 n_write=208848 bw_util=0.4416
n_activity=2188031 dram_eff=0.5888
bk0: 29184a 2637320i bk1: 29184a 2655286i bk2: 28116a 2651055i bk3: 28116a 2660302i bk4: 27816a 2656479i bk5: 27816a 2664011i bk6: 25076a 2682050i bk7: 25080a 2687423i bk8: 25536a 2676907i bk9: 25536a 2684146i bk10: 25532a 2685514i bk11: 25532a 2691533i bk12: 27968a 2649536i bk13: 27968a 2655480i bk14: 28416a 2643035i bk15: 28416a 2645368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.299
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9112d3cea0 :  mf: uid=24421914, sid19:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10012691), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2917056 n_nop=2232730 n_act=19943 n_pre=19927 n_req=161114 n_rd=435456 n_write=209000 bw_util=0.4419
n_activity=2186887 dram_eff=0.5894
bk0: 29184a 2637449i bk1: 29184a 2649669i bk2: 28116a 2652424i bk3: 28116a 2662105i bk4: 27436a 2661835i bk5: 27436a 2668586i bk6: 25536a 2676039i bk7: 25536a 2683018i bk8: 25536a 2677944i bk9: 25536a 2683865i bk10: 25532a 2681610i bk11: 25532a 2694414i bk12: 27964a 2652954i bk13: 27964a 2662304i bk14: 28424a 2639524i bk15: 28424a 2647798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29356
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2917056 n_nop=2232650 n_act=20133 n_pre=20117 n_req=161039 n_rd=435308 n_write=208848 bw_util=0.4416
n_activity=2189564 dram_eff=0.5884
bk0: 28724a 2643509i bk1: 28728a 2656794i bk2: 28496a 2649235i bk3: 28496a 2654635i bk4: 27436a 2663954i bk5: 27436a 2667322i bk6: 25536a 2678598i bk7: 25536a 2686958i bk8: 25536a 2677209i bk9: 25536a 2680895i bk10: 25536a 2685662i bk11: 25536a 2691371i bk12: 27964a 2654938i bk13: 27964a 2662191i bk14: 28424a 2646290i bk15: 28424a 2649619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30456
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents
MSHR: tag=0xc01eea80, atomic=0 1 entries : 0x7f9112b766d0 :  mf: uid=24421915, sid19:w09, part=6, addr=0xc01eea80, load , size=128, unknown  status = IN_PARTITION_DRAM (10012694), 

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2917056 n_nop=2233220 n_act=19928 n_pre=19912 n_req=160999 n_rd=435148 n_write=208848 bw_util=0.4415
n_activity=2184807 dram_eff=0.5895
bk0: 28728a 2642785i bk1: 28724a 2654903i bk2: 28496a 2647317i bk3: 28496a 2659278i bk4: 27356a 2661732i bk5: 27356a 2671294i bk6: 25536a 2677546i bk7: 25536a 2685969i bk8: 25536a 2678275i bk9: 25536a 2685861i bk10: 25532a 2681098i bk11: 25532a 2690395i bk12: 27508a 2656813i bk13: 27508a 2667564i bk14: 28884a 2636012i bk15: 28884a 2640400i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3113
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2917056 n_nop=2232046 n_act=20209 n_pre=20193 n_req=161152 n_rd=435456 n_write=209152 bw_util=0.442
n_activity=2186279 dram_eff=0.5897
bk0: 28724a 2645495i bk1: 28724a 2656959i bk2: 28500a 2647000i bk3: 28500a 2655716i bk4: 27356a 2663334i bk5: 27356a 2668872i bk6: 25536a 2678497i bk7: 25536a 2686882i bk8: 25232a 2677486i bk9: 25232a 2687628i bk10: 25992a 2677054i bk11: 25992a 2683918i bk12: 27504a 2656679i bk13: 27504a 2665327i bk14: 28884a 2638250i bk15: 28884a 2642489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27918
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9112cb7490 :  mf: uid=24421916, sid19:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10012695), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2917056 n_nop=2233008 n_act=20039 n_pre=20023 n_req=160997 n_rd=435138 n_write=208848 bw_util=0.4415
n_activity=2189321 dram_eff=0.5883
bk0: 28728a 2646715i bk1: 28724a 2657907i bk2: 28500a 2648903i bk3: 28500a 2658354i bk4: 27196a 2666323i bk5: 27194a 2672961i bk6: 25536a 2676720i bk7: 25536a 2682775i bk8: 25232a 2679991i bk9: 25232a 2686011i bk10: 25992a 2676081i bk11: 25992a 2683688i bk12: 27504a 2656162i bk13: 27504a 2667235i bk14: 28884a 2635917i bk15: 28884a 2638338i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.31587
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2917056 n_nop=2232728 n_act=20176 n_pre=20160 n_req=160998 n_rd=435144 n_write=208848 bw_util=0.4415
n_activity=2186123 dram_eff=0.5892
bk0: 29184a 2639829i bk1: 29184a 2650563i bk2: 28500a 2646051i bk3: 28500a 2655407i bk4: 27196a 2668262i bk5: 27196a 2671960i bk6: 25536a 2677383i bk7: 25536a 2685473i bk8: 25232a 2680909i bk9: 25232a 2687078i bk10: 25992a 2676975i bk11: 25992a 2685244i bk12: 27504a 2660061i bk13: 27504a 2666103i bk14: 28428a 2639511i bk15: 28428a 2649242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27854
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2917056 n_nop=2232536 n_act=19964 n_pre=19948 n_req=161152 n_rd=435456 n_write=209152 bw_util=0.442
n_activity=2189569 dram_eff=0.5888
bk0: 29184a 2641868i bk1: 29184a 2653554i bk2: 28500a 2649734i bk3: 28500a 2657375i bk4: 27200a 2667090i bk5: 27200a 2671575i bk6: 25536a 2678206i bk7: 25536a 2686931i bk8: 25232a 2682599i bk9: 25232a 2686890i bk10: 25684a 2679942i bk11: 25684a 2687925i bk12: 27964a 2650926i bk13: 27964a 2659118i bk14: 28428a 2644437i bk15: 28428a 2650126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80350, Miss = 54394, Miss_rate = 0.677, Pending_hits = 334, Reservation_fails = 2
L2_cache_bank[1]: Access = 80284, Miss = 54393, Miss_rate = 0.678, Pending_hits = 1543, Reservation_fails = 0
L2_cache_bank[2]: Access = 80322, Miss = 54413, Miss_rate = 0.677, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[3]: Access = 80332, Miss = 54412, Miss_rate = 0.677, Pending_hits = 1535, Reservation_fails = 1
L2_cache_bank[4]: Access = 80370, Miss = 54431, Miss_rate = 0.677, Pending_hits = 324, Reservation_fails = 1
L2_cache_bank[5]: Access = 80351, Miss = 54431, Miss_rate = 0.677, Pending_hits = 1581, Reservation_fails = 0
L2_cache_bank[6]: Access = 80275, Miss = 54411, Miss_rate = 0.678, Pending_hits = 312, Reservation_fails = 1
L2_cache_bank[7]: Access = 80275, Miss = 54412, Miss_rate = 0.678, Pending_hits = 1553, Reservation_fails = 0
L2_cache_bank[8]: Access = 80379, Miss = 54432, Miss_rate = 0.677, Pending_hits = 343, Reservation_fails = 2
L2_cache_bank[9]: Access = 80398, Miss = 54432, Miss_rate = 0.677, Pending_hits = 1573, Reservation_fails = 0
L2_cache_bank[10]: Access = 80360, Miss = 54413, Miss_rate = 0.677, Pending_hits = 355, Reservation_fails = 2
L2_cache_bank[11]: Access = 80322, Miss = 54414, Miss_rate = 0.677, Pending_hits = 1566, Reservation_fails = 0
L2_cache_bank[12]: Access = 80284, Miss = 54394, Miss_rate = 0.678, Pending_hits = 311, Reservation_fails = 2
L2_cache_bank[13]: Access = 80322, Miss = 54393, Miss_rate = 0.677, Pending_hits = 1543, Reservation_fails = 0
L2_cache_bank[14]: Access = 80436, Miss = 54432, Miss_rate = 0.677, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[15]: Access = 80436, Miss = 54432, Miss_rate = 0.677, Pending_hits = 1540, Reservation_fails = 0
L2_cache_bank[16]: Access = 80341, Miss = 54393, Miss_rate = 0.677, Pending_hits = 312, Reservation_fails = 1
L2_cache_bank[17]: Access = 80303, Miss = 54392, Miss_rate = 0.677, Pending_hits = 1535, Reservation_fails = 1
L2_cache_bank[18]: Access = 80303, Miss = 54393, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[19]: Access = 80341, Miss = 54393, Miss_rate = 0.677, Pending_hits = 1543, Reservation_fails = 1
L2_cache_bank[20]: Access = 80436, Miss = 54432, Miss_rate = 0.677, Pending_hits = 309, Reservation_fails = 0
L2_cache_bank[21]: Access = 80436, Miss = 54432, Miss_rate = 0.677, Pending_hits = 1538, Reservation_fails = 0
L2_total_cache_accesses = 1767656
L2_total_cache_misses = 1197074
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20575
L2_total_cache_reservation_fails = 14
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 549656
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20440
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 622496
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 574560
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1192592
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 574560
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.139

icnt_total_pkts_mem_to_simt=5678144
icnt_total_pkts_simt_to_mem=4065896
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.49498
	minimum = 6
	maximum = 52
Network latency average = 8.37283
	minimum = 6
	maximum = 42
Slowest packet = 3443033
Flit latency average = 6.82926
	minimum = 6
	maximum = 38
Slowest flit = 9489293
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0236049
	minimum = 0.0186793 (at node 0)
	maximum = 0.0280189 (at node 19)
Accepted packet rate average = 0.0236049
	minimum = 0.0186793 (at node 0)
	maximum = 0.0280189 (at node 19)
Injected flit rate average = 0.0650586
	minimum = 0.0430435 (at node 0)
	maximum = 0.0862393 (at node 42)
Accepted flit rate average= 0.0650586
	minimum = 0.0598954 (at node 0)
	maximum = 0.0898432 (at node 19)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.87378 (38 samples)
	minimum = 6 (38 samples)
	maximum = 80.1579 (38 samples)
Network latency average = 8.62637 (38 samples)
	minimum = 6 (38 samples)
	maximum = 77.2895 (38 samples)
Flit latency average = 7.14031 (38 samples)
	minimum = 6 (38 samples)
	maximum = 73.5263 (38 samples)
Fragmentation average = 0.0132413 (38 samples)
	minimum = 0 (38 samples)
	maximum = 32.1316 (38 samples)
Injected packet rate average = 0.0231744 (38 samples)
	minimum = 0.0183388 (38 samples)
	maximum = 0.0275072 (38 samples)
Accepted packet rate average = 0.0231744 (38 samples)
	minimum = 0.0183388 (38 samples)
	maximum = 0.0275072 (38 samples)
Injected flit rate average = 0.0638726 (38 samples)
	minimum = 0.0422562 (38 samples)
	maximum = 0.0846831 (38 samples)
Accepted flit rate average = 0.0638726 (38 samples)
	minimum = 0.0588075 (38 samples)
	maximum = 0.088206 (38 samples)
Injected packet size average = 2.75617 (38 samples)
Accepted packet size average = 2.75617 (38 samples)
Hops average = 1 (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 8 min, 20 sec (4100 sec)
gpgpu_simulation_rate = 267379 (inst/sec)
gpgpu_simulation_rate = 2442 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 5 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 39 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 39: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 39 
gpu_sim_cycle = 38876
gpu_sim_insn = 28848876
gpu_ipc =     742.0742
gpu_tot_sim_cycle = 10273722
gpu_tot_sim_insn = 1125106164
gpu_tot_ipc =     109.5130
gpu_tot_issued_cta = 2496
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 19240
partiton_reqs_in_parallel = 855272
partiton_reqs_in_parallel_total    = 34502172
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4415
partiton_reqs_in_parallel_util = 855272
partiton_reqs_in_parallel_util_total    = 34502172
gpu_sim_cycle_parition_util = 38876
gpu_tot_sim_cycle_parition_util    = 1569970
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9769
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1767656
L2_BW  =     113.3819 GB/Sec
L2_BW_total  =      16.7372 GB/Sec
gpu_total_sim_rate=268714

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22589892
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 69888
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0234
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 68256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 22586778
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 69888
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22589892
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
188257, 180904, 181229, 187829, 188293, 180979, 181266, 187801, 53207, 51048, 51237, 34951, 
gpgpu_n_tot_thrd_icount = 1299457536
gpgpu_n_tot_w_icount = 40608048
gpgpu_n_stall_shd_mem = 129082
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1223976
gpgpu_n_mem_write_global = 589680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 29882112
gpgpu_n_store_insn = 18574920
gpgpu_n_shmem_insn = 123056232
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236416
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22073
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1187894	W0_Idle:704539	W0_Scoreboard:48884033	W1:2358720	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:15919020	W32:22330308
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9791808 {8:1223976,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 80196480 {136:589680,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 138156096 {40:294840,136:929136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4717440 {8:589680,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 269 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 10273721 
mrq_lat_table:808478 	128048 	88171 	193385 	239557 	188024 	109916 	50004 	9253 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1159844 	639391 	2589 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	53 	1637398 	76353 	908 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1027853 	193144 	3003 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	241920 	120960 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2831 	231 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.351557  7.883871  8.598897  8.531666  7.628889  7.645880  8.300528  8.052855  8.735321  8.572695  7.936521  7.695444  9.237391  9.010179  7.825655  7.759663 
dram[1]:  8.720857  8.861403  7.939034  7.698630  6.921813  6.972204  9.436563  9.073967  8.688230  8.766999  7.823195  7.698324  8.431746  8.153492  8.030545  7.694077 
dram[2]:  8.809412  8.580596  8.646153  8.632174  7.408579  7.466336  8.681985  8.366696  8.719567  8.321858  8.058479  7.810526  9.064846  8.758451  7.351864  7.282740 
dram[3]:  8.713732  8.633359  8.094769  8.156608  7.099057  7.028018  9.323791  8.722069  8.160337  8.146588  7.844081  7.572104  8.553946  8.319499  7.852281  7.417237 
dram[4]:  9.199018  8.893111  8.673436  8.467090  7.526201  7.146510  8.612100  8.366465  8.343399  7.991735  8.458627  8.392139  8.608590  8.532530  7.428767  7.338295 
dram[5]:  8.446237  8.051245  8.279512  8.167543  7.407593  7.216330  9.407191  9.499509  8.011599  7.952302  7.981728  7.596838  8.972128  8.786600  7.714083  7.433859 
dram[6]:  9.360000  8.918897  8.593676  8.607285  7.361626  7.083734  8.776065  8.558798  8.519824  8.250854  8.240994  8.276485  8.078538  8.034802  7.716574  7.621046 
dram[7]:  8.459230  8.086029  7.964835  7.838500  7.818939  7.441240  9.499509  9.388943  7.592977  7.296012  8.068852  7.932312  9.096322  9.136324  7.668512  7.357902 
dram[8]:  8.977960  8.625098  8.447553  8.382421  7.242574  7.136585  9.021435  8.954672  8.352942  8.083262  8.108731  8.035918  8.500818  8.330393  7.716574  7.417001 
dram[9]:  8.332344  8.080576  8.071269  7.861171  8.166667  7.835501  8.840182  8.888889  7.677966  7.455329  8.392157  8.035918  9.144366  8.766245  7.444749  7.319163 
dram[10]:  9.021687  8.935561  8.369515  8.540456  7.172269  7.048864  9.388943  9.425511  8.151671  7.934112  7.999174  7.959737  8.457803  8.165257  7.843095  7.622628 
average row locality = 1818258/223027 = 8.152637
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7372      7371      7328      7328      7011      7011      6443      6443      6550      6550      6545      6545      7183      7183      7393      7393 
dram[1]:      7370      7370      7211      7211      7130      7130      6443      6443      6550      6550      6564      6564      7184      7184      7393      7392 
dram[2]:      7488      7488      7211      7211      7130      7130      6443      6443      6550      6550      6564      6564      7184      7184      7293      7293 
dram[3]:      7488      7488      7210      7210      7130      7130      6442      6443      6550      6550      6546      6546      7184      7184      7293      7293 
dram[4]:      7488      7488      7210      7210      7033      7033      6560      6560      6550      6550      6546      6546      7183      7183      7295      7295 
dram[5]:      7370      7371      7307      7307      7033      7033      6560      6560      6550      6550      6547      6547      7183      7183      7295      7295 
dram[6]:      7371      7370      7307      7307      7013      7013      6560      6560      6550      6550      6546      6546      7066      7066      7413      7413 
dram[7]:      7370      7370      7308      7308      7013      7013      6560      6560      6472      6472      6664      6664      7065      7065      7413      7413 
dram[8]:      7371      7370      7308      7308      6972      6972      6560      6560      6472      6472      6664      6664      7065      7065      7413      7413 
dram[9]:      7488      7488      7308      7308      6972      6972      6560      6560      6471      6471      6664      6664      7065      7065      7296      7296 
dram[10]:      7488      7488      7308      7308      6973      6973      6560      6560      6471      6471      6585      6585      7183      7183      7296      7296 
total reads: 1228578
bank skew: 7488/6442 = 1.16
chip skew: 111730/111648 = 1.00
number of total write accesses:
dram[0]:      3627      3627      3584      3584      3288      3288      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[1]:      3627      3627      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3649      3649 
dram[2]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3082      3082      3440      3440      3551      3551 
dram[3]:      3744      3744      3467      3467      3405      3405      3003      3003      3120      3120      3063      3063      3440      3440      3551      3551 
dram[4]:      3744      3744      3467      3467      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[5]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3440      3440      3551      3551 
dram[6]:      3627      3627      3564      3564      3308      3308      3120      3120      3120      3120      3063      3063      3323      3323      3668      3668 
dram[7]:      3627      3627      3564      3564      3308      3308      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[8]:      3627      3627      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3668      3668 
dram[9]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3180      3180      3323      3323      3551      3551 
dram[10]:      3744      3744      3564      3564      3269      3269      3120      3120      3042      3042      3102      3102      3440      3440      3551      3551 
total reads: 589680
bank skew: 3744/3003 = 1.25
chip skew: 53664/53586 = 1.00
average mf latency per bank:
dram[0]:        288       247       276       248       285       249       269       246       273       245       292       251       319       257       296       250
dram[1]:        287       248       277       247       285       248       268       249       271       245       294       250       322       257       295       250
dram[2]:        289       249       276       249       283       248       269       248       272       244       291       251       317       257       296       248
dram[3]:        288       247       277       248       284       248       267       250       273       246       295       251       321       257       293       249
dram[4]:        287       247       277       251       284       247       267       247       273       245       294       253       321       258       295       247
dram[5]:        287       246       276       249       285       250       268       247       273       246       296       251       322       257       292       248
dram[6]:        287       248       278       250       285       247       267       246       272       245       296       252       322       258       296       248
dram[7]:        285       248       277       247       283       249       269       247       272       242       297       251       321       260       296       248
dram[8]:        284       247       281       250       285       248       268       247       270       244       296       251       322       258       296       249
dram[9]:        286       248       279       248       283       249       267       247       272       243       297       252       322       259       297       247
dram[10]:        285       247       278       249       285       247       267       247       270       244       298       251       322       257       295       250
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2989242 n_nop=2288056 n_act=20131 n_pre=20115 n_req=165235 n_rd=446596 n_write=214344 bw_util=0.4422
n_activity=2243642 dram_eff=0.5892
bk0: 29488a 2709458i bk1: 29484a 2723714i bk2: 29312a 2713115i bk3: 29312a 2726569i bk4: 28044a 2733132i bk5: 28044a 2736316i bk6: 25772a 2748816i bk7: 25772a 2757684i bk8: 26200a 2749446i bk9: 26200a 2750760i bk10: 26180a 2745427i bk11: 26180a 2756707i bk12: 28732a 2722907i bk13: 28732a 2728245i bk14: 29572a 2697087i bk15: 29572a 2708680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30593
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2989242 n_nop=2287390 n_act=20384 n_pre=20368 n_req=165275 n_rd=446756 n_write=214344 bw_util=0.4423
n_activity=2248763 dram_eff=0.588
bk0: 29480a 2709312i bk1: 29480a 2725533i bk2: 28844a 2716595i bk3: 28844a 2726405i bk4: 28520a 2720817i bk5: 28520a 2730711i bk6: 25772a 2749854i bk7: 25772a 2757754i bk8: 26200a 2745354i bk9: 26200a 2753416i bk10: 26256a 2750784i bk11: 26256a 2759542i bk12: 28736a 2721341i bk13: 28736a 2723962i bk14: 29572a 2701526i bk15: 29568a 2708669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30046
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2989242 n_nop=2287542 n_act=20158 n_pre=20142 n_req=165350 n_rd=446904 n_write=214496 bw_util=0.4425
n_activity=2243309 dram_eff=0.5897
bk0: 29952a 2701430i bk1: 29952a 2716361i bk2: 28844a 2715453i bk3: 28844a 2727684i bk4: 28520a 2725496i bk5: 28520a 2730240i bk6: 25772a 2749115i bk7: 25772a 2756339i bk8: 26200a 2747797i bk9: 26200a 2754336i bk10: 26256a 2745831i bk11: 26256a 2758251i bk12: 28736a 2721875i bk13: 28736a 2730336i bk14: 29172a 2703554i bk15: 29172a 2708879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26895
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2989242 n_nop=2287116 n_act=20525 n_pre=20509 n_req=165273 n_rd=446748 n_write=214344 bw_util=0.4423
n_activity=2243565 dram_eff=0.5893
bk0: 29952a 2702725i bk1: 29952a 2721140i bk2: 28840a 2716960i bk3: 28840a 2726405i bk4: 28520a 2723025i bk5: 28520a 2730678i bk6: 25768a 2748670i bk7: 25772a 2753821i bk8: 26200a 2743147i bk9: 26200a 2750791i bk10: 26184a 2752096i bk11: 26184a 2758310i bk12: 28736a 2714579i bk13: 28736a 2720938i bk14: 29172a 2708588i bk15: 29172a 2711209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28958
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2989242 n_nop=2287544 n_act=20145 n_pre=20129 n_req=165356 n_rd=446920 n_write=214504 bw_util=0.4425
n_activity=2243021 dram_eff=0.5898
bk0: 29952a 2703331i bk1: 29952a 2716079i bk2: 28840a 2718699i bk3: 28840a 2728431i bk4: 28132a 2728441i bk5: 28132a 2735226i bk6: 26240a 2742510i bk7: 26240a 2749657i bk8: 26200a 2744558i bk9: 26200a 2750580i bk10: 26184a 2747829i bk11: 26184a 2761362i bk12: 28732a 2718436i bk13: 28732a 2728038i bk14: 29180a 2704999i bk15: 29180a 2713369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28314
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2989242 n_nop=2287472 n_act=20339 n_pre=20323 n_req=165277 n_rd=446764 n_write=214344 bw_util=0.4423
n_activity=2245417 dram_eff=0.5889
bk0: 29480a 2709044i bk1: 29484a 2722925i bk2: 29228a 2715282i bk3: 29228a 2720689i bk4: 28132a 2730515i bk5: 28132a 2734288i bk6: 26240a 2745373i bk7: 26240a 2753560i bk8: 26200a 2743613i bk9: 26200a 2746955i bk10: 26188a 2752520i bk11: 26188a 2758433i bk12: 28732a 2720246i bk13: 28732a 2727832i bk14: 29180a 2711654i bk15: 29180a 2715502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29587
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2989242 n_nop=2288046 n_act=20132 n_pre=20116 n_req=165237 n_rd=446604 n_write=214344 bw_util=0.4422
n_activity=2240825 dram_eff=0.5899
bk0: 29484a 2708343i bk1: 29480a 2721183i bk2: 29228a 2713386i bk3: 29228a 2725724i bk4: 28052a 2728194i bk5: 28052a 2738055i bk6: 26240a 2743981i bk7: 26240a 2752880i bk8: 26200a 2744707i bk9: 26200a 2752657i bk10: 26184a 2747392i bk11: 26184a 2757247i bk12: 28264a 2722046i bk13: 28264a 2733706i bk14: 29652a 2701271i bk15: 29652a 2705843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30217
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2989242 n_nop=2286848 n_act=20417 n_pre=20401 n_req=165394 n_rd=446920 n_write=214656 bw_util=0.4426
n_activity=2242225 dram_eff=0.5901
bk0: 29480a 2711373i bk1: 29480a 2723218i bk2: 29232a 2712995i bk3: 29232a 2721920i bk4: 28052a 2729779i bk5: 28052a 2735230i bk6: 26240a 2744891i bk7: 26240a 2753637i bk8: 25888a 2744134i bk9: 25888a 2754456i bk10: 26656a 2743625i bk11: 26656a 2750731i bk12: 28260a 2722079i bk13: 28260a 2730988i bk14: 29652a 2703577i bk15: 29652a 2707775i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27123
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2989242 n_nop=2287836 n_act=20241 n_pre=20225 n_req=165235 n_rd=446596 n_write=214344 bw_util=0.4422
n_activity=2245395 dram_eff=0.5887
bk0: 29484a 2712459i bk1: 29480a 2724226i bk2: 29232a 2714768i bk3: 29232a 2724399i bk4: 27888a 2732757i bk5: 27888a 2739750i bk6: 26240a 2743125i bk7: 26240a 2749589i bk8: 25888a 2746447i bk9: 25888a 2752627i bk10: 26656a 2742653i bk11: 26656a 2750395i bk12: 28260a 2721445i bk13: 28260a 2733257i bk14: 29652a 2701019i bk15: 29652a 2703797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.3058
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents
MSHR: tag=0xc03ef080, atomic=0 1 entries : 0x7f9113581bd0 :  mf: uid=25064560, sid01:w08, part=9, addr=0xc03ef080, load , size=128, unknown  status = IN_PARTITION_DRAM (10273721), 

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2989242 n_nop=2287551 n_act=20386 n_pre=20370 n_req=165234 n_rd=446591 n_write=214344 bw_util=0.4422
n_activity=2241965 dram_eff=0.5896
bk0: 29952a 2705293i bk1: 29952a 2716508i bk2: 29232a 2711971i bk3: 29231a 2721718i bk4: 27888a 2734668i bk5: 27888a 2738739i bk6: 26240a 2743493i bk7: 26240a 2752399i bk8: 25884a 2747330i bk9: 25884a 2753934i bk10: 26656a 2743021i bk11: 26656a 2752026i bk12: 28260a 2725503i bk13: 28260a 2732072i bk14: 29184a 2704854i bk15: 29184a 2714268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27036
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2989242 n_nop=2287350 n_act=20170 n_pre=20154 n_req=165392 n_rd=446912 n_write=214656 bw_util=0.4426
n_activity=2245952 dram_eff=0.5891
bk0: 29952a 2707530i bk1: 29952a 2719650i bk2: 29232a 2715726i bk3: 29232a 2723507i bk4: 27892a 2733564i bk5: 27892a 2738390i bk6: 26240a 2744606i bk7: 26240a 2753824i bk8: 25884a 2749254i bk9: 25884a 2753486i bk10: 26340a 2746425i bk11: 26340a 2755019i bk12: 28732a 2716511i bk13: 28732a 2724789i bk14: 29184a 2709944i bk15: 29184a 2715762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27936

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82463, Miss = 55825, Miss_rate = 0.677, Pending_hits = 336, Reservation_fails = 2
L2_cache_bank[1]: Access = 82396, Miss = 55824, Miss_rate = 0.678, Pending_hits = 1546, Reservation_fails = 1
L2_cache_bank[2]: Access = 82435, Miss = 55845, Miss_rate = 0.677, Pending_hits = 308, Reservation_fails = 0
L2_cache_bank[3]: Access = 82446, Miss = 55844, Miss_rate = 0.677, Pending_hits = 1539, Reservation_fails = 1
L2_cache_bank[4]: Access = 82485, Miss = 55863, Miss_rate = 0.677, Pending_hits = 327, Reservation_fails = 1
L2_cache_bank[5]: Access = 82466, Miss = 55863, Miss_rate = 0.677, Pending_hits = 1584, Reservation_fails = 0
L2_cache_bank[6]: Access = 82388, Miss = 55843, Miss_rate = 0.678, Pending_hits = 314, Reservation_fails = 1
L2_cache_bank[7]: Access = 82387, Miss = 55844, Miss_rate = 0.678, Pending_hits = 1556, Reservation_fails = 0
L2_cache_bank[8]: Access = 82493, Miss = 55865, Miss_rate = 0.677, Pending_hits = 346, Reservation_fails = 2
L2_cache_bank[9]: Access = 82513, Miss = 55865, Miss_rate = 0.677, Pending_hits = 1576, Reservation_fails = 0
L2_cache_bank[10]: Access = 82474, Miss = 55845, Miss_rate = 0.677, Pending_hits = 358, Reservation_fails = 2
L2_cache_bank[11]: Access = 82435, Miss = 55846, Miss_rate = 0.677, Pending_hits = 1570, Reservation_fails = 0
L2_cache_bank[12]: Access = 82396, Miss = 55826, Miss_rate = 0.678, Pending_hits = 315, Reservation_fails = 2
L2_cache_bank[13]: Access = 82435, Miss = 55825, Miss_rate = 0.677, Pending_hits = 1547, Reservation_fails = 0
L2_cache_bank[14]: Access = 82552, Miss = 55865, Miss_rate = 0.677, Pending_hits = 315, Reservation_fails = 0
L2_cache_bank[15]: Access = 82552, Miss = 55865, Miss_rate = 0.677, Pending_hits = 1543, Reservation_fails = 0
L2_cache_bank[16]: Access = 82455, Miss = 55825, Miss_rate = 0.677, Pending_hits = 315, Reservation_fails = 1
L2_cache_bank[17]: Access = 82416, Miss = 55824, Miss_rate = 0.677, Pending_hits = 1538, Reservation_fails = 1
L2_cache_bank[18]: Access = 82415, Miss = 55824, Miss_rate = 0.677, Pending_hits = 310, Reservation_fails = 0
L2_cache_bank[19]: Access = 82454, Miss = 55824, Miss_rate = 0.677, Pending_hits = 1547, Reservation_fails = 1
L2_cache_bank[20]: Access = 82552, Miss = 55864, Miss_rate = 0.677, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[21]: Access = 82552, Miss = 55864, Miss_rate = 0.677, Pending_hits = 1540, Reservation_fails = 0
L2_total_cache_accesses = 1814160
L2_total_cache_misses = 1228578
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20642
L2_total_cache_reservation_fails = 15
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 564589
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 638880
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 589680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1223976
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 589680
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.139

icnt_total_pkts_mem_to_simt=5827504
icnt_total_pkts_simt_to_mem=4172880
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57165
	minimum = 6
	maximum = 48
Network latency average = 8.44772
	minimum = 6
	maximum = 43
Slowest packet = 3537871
Flit latency average = 6.92694
	minimum = 6
	maximum = 39
Slowest flit = 9956752
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0239249
	minimum = 0.0189325 (at node 5)
	maximum = 0.0283987 (at node 0)
Accepted packet rate average = 0.0239249
	minimum = 0.0189325 (at node 5)
	maximum = 0.0283987 (at node 0)
Injected flit rate average = 0.0659406
	minimum = 0.043627 (at node 5)
	maximum = 0.0874084 (at node 42)
Accepted flit rate average= 0.0659406
	minimum = 0.0607074 (at node 5)
	maximum = 0.0910611 (at node 0)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.86603 (39 samples)
	minimum = 6 (39 samples)
	maximum = 79.3333 (39 samples)
Network latency average = 8.62179 (39 samples)
	minimum = 6 (39 samples)
	maximum = 76.4103 (39 samples)
Flit latency average = 7.13484 (39 samples)
	minimum = 6 (39 samples)
	maximum = 72.641 (39 samples)
Fragmentation average = 0.0129018 (39 samples)
	minimum = 0 (39 samples)
	maximum = 31.3077 (39 samples)
Injected packet rate average = 0.0231936 (39 samples)
	minimum = 0.0183541 (39 samples)
	maximum = 0.02753 (39 samples)
Accepted packet rate average = 0.0231936 (39 samples)
	minimum = 0.0183541 (39 samples)
	maximum = 0.02753 (39 samples)
Injected flit rate average = 0.0639256 (39 samples)
	minimum = 0.0422914 (39 samples)
	maximum = 0.084753 (39 samples)
Accepted flit rate average = 0.0639256 (39 samples)
	minimum = 0.0588562 (39 samples)
	maximum = 0.0882792 (39 samples)
Injected packet size average = 2.75617 (39 samples)
Accepted packet size average = 2.75617 (39 samples)
Hops average = 1 (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 47 sec (4187 sec)
gpgpu_simulation_rate = 268714 (inst/sec)
gpgpu_simulation_rate = 2453 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401496 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24block2D_hybrid_coarsen_xffPfS_iii' to stream 0, gridDim= (2,32,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 6 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 7 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 8 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 9 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 10 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 11 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 12 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 13 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 14 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 15 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 16 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 17 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 18 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 19 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 20 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 21 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 22 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 23 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 24 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 25 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 26 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 27 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 0 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 1 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 2 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 3 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
GPGPU-Sim uArch: Shader 4 bind to kernel 40 '_Z24block2D_hybrid_coarsen_xffPfS_iii'
Destroy streams for kernel 40: size 0
kernel_name = _Z24block2D_hybrid_coarsen_xffPfS_iii 
kernel_launch_uid = 40 
gpu_sim_cycle = 39077
gpu_sim_insn = 28848876
gpu_ipc =     738.2572
gpu_tot_sim_cycle = 10534949
gpu_tot_sim_insn = 1153955040
gpu_tot_ipc =     109.5359
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 59740
gpu_stall_icnt2sh    = 19757
partiton_reqs_in_parallel = 859694
partiton_reqs_in_parallel_total    = 35357444
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       3.4378
partiton_reqs_in_parallel_util = 859694
partiton_reqs_in_parallel_util_total    = 35357444
gpu_sim_cycle_parition_util = 39077
gpu_tot_sim_cycle_parition_util    = 1608846
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9774
partiton_replys_in_parallel = 46504
partiton_replys_in_parallel_total    = 1814160
L2_BW  =     112.7987 GB/Sec
L2_BW_total  =      16.7406 GB/Sec
gpu_total_sim_rate=269994

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 23169120
	L1I_total_cache_misses = 3114
	L1I_total_cache_miss_rate = 0.0001
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 71680
	L1C_total_cache_misses = 1632
	L1C_total_cache_miss_rate = 0.0228
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1444
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1632
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1444
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 23166006
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3114
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 71680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 23169120
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 
distro:
193084, 185543, 185876, 192646, 193120, 185613, 185913, 192616, 53207, 51048, 51237, 34951, 
gpgpu_n_tot_thrd_icount = 1332776960
gpgpu_n_tot_w_icount = 41649280
gpgpu_n_stall_shd_mem = 129105
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1255360
gpgpu_n_mem_write_global = 604800
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 30648320
gpgpu_n_store_insn = 19051200
gpgpu_n_shmem_insn = 126211520
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1444
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1444
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22096
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 105565
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1217798	W0_Idle:719468	W0_Scoreboard:50019281	W1:2419200	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:16327200	W32:22902880
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10042880 {8:1255360,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82252800 {136:604800,}
traffic_breakdown_coretomem[INST_ACC_R] = 3808 {8:476,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141698560 {40:302400,136:952960,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4838400 {8:604800,}
traffic_breakdown_memtocore[INST_ACC_R] = 64736 {136:476,}
maxmrqlatency = 1627 
maxdqlatency = 0 
maxmflatency = 22896 
averagemflatency = 268 
max_icnt2mem_latency = 22612 
max_icnt2sh_latency = 10534948 
mrq_lat_table:828107 	130633 	90368 	198993 	246718 	193050 	112830 	51484 	9277 	3371 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1188996 	656727 	2605 	1582 	2710 	3979 	2931 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	1681880 	78365 	915 	109 	87315 	195 	372 	769 	1652 	2590 	3674 	2118 	654 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1054401 	197902 	3081 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1100 	14020 	30240 	60480 	120960 	241920 	136080 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2907 	233 	13 	32 	24 	26 	5 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[6]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[7]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[8]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[9]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[10]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     19828     19830     25312     28724     28264     28529     28280     28819     38467     34099     22385     19696     22287     19440     19974     20266 
dram[1]:     19812     19591     21104     21569     28262     28804     29394     29592     32651     33118     19617     19502     19265     19596     19859     20218 
dram[2]:     19782     20062     22943     21991     28270     28791     28278     28812     38468     34108     21124     19679     21781     19461     20308     20037 
dram[3]:     19714     19932     20635     20810     28270     28801     29391     29875     32905     33370     19602     23792     19221     19616     18793     19230 
dram[4]:     24201     20151     22690     21997     28261     28785     28281     28809     38467     35099     19875     23785     21268     19509     21583     20144 
dram[5]:     19814     19892     25385     25379     28275     28793     29398     29880     33157     33625     19692     23795     19272     19560     18814     19172 
dram[6]:     19734     20124     22437     21995     28267     28797     28273     28815     34026     38815     22424     23788     20765     19008     20119     20167 
dram[7]:     19786     20033     28259     25385     28267     28798     28277     28812     38467     34101     22424     23917     22786     18973     18885     19307 
dram[8]:     19794     20126     22184     20901     28268     28281     29507     29653     32145     32611     22426     23792     19542     18974     19999     20095 
dram[9]:     19770     20028     28259     25472     28262     28280     28275     28839     38468     34094     23025     19474     22536     18964     18740     19071 
dram[10]:     19730     20002     20919     21310     28271     28692     29506     29645     32398     32864     20660     19619     22424     23791     19921     19980 
average row accesses per activate:
dram[0]:  8.228300  7.731323  8.517110  8.440090  7.534188  7.539558  8.217318  7.953985  8.603642  8.435374  7.852941  7.575920  9.088554  8.859120  7.737525  7.643484 
dram[1]:  8.603356  8.723125  7.811832  7.595288  6.848101  6.878576  9.298751  8.954672  8.603642  8.678915  7.696734  7.578867  8.311688  8.071217  7.966221  7.642809 
dram[2]:  8.707483  8.464364  8.569195  8.582616  7.291105  7.345553  8.566372  8.224299  8.603642  8.198347  7.982258  7.744914  8.940017  8.621236  7.233572  7.159047 
dram[3]:  8.552339  8.514413  7.970182  8.040352  7.035110  6.940346  9.209325  8.589175  8.097960  8.084760  7.714397  7.435143  8.466926  8.217523  7.769392  7.314474 
dram[4]:  9.092344  8.800611  8.595294  8.397701  7.416201  7.047113  8.464164  8.232366  8.218724  7.885532  8.390638  8.284874  8.452991  8.407265  7.325428  7.220779 
dram[5]:  8.330132  7.932489  8.139315  8.057039  7.314050  7.161160  9.245108  9.314554  7.891806  7.835703  7.831613  7.469697  8.866341  8.675439  7.606019  7.320606 
dram[6]:  9.223222  8.791115  8.498857  8.511823  7.220027  6.950164  8.588744  8.399661  8.442554  8.198347  8.127783  8.134488  7.945482  7.915923  7.655660  7.523841 
dram[7]:  8.354815  7.987960  7.864694  7.744622  7.759151  7.375783  9.332079  9.262372  7.467483  7.197640  7.959023  7.817338  8.992393  9.030560  7.579053  7.245536 
dram[8]:  8.860958  8.525321  8.359550  8.309754  7.077389  7.016011  8.880931  8.802130  8.250212  8.019721  7.959023  7.890625  8.356638  8.195685  7.645357  7.339147 
dram[9]:  8.205129  7.944828  7.965739  7.744622  8.052833  7.738779  8.694128  8.740088  7.548337  7.349398  8.319605  7.952756  9.022901  8.648781  7.399201  7.230819 
dram[10]:  8.868361  8.787186  8.248337  8.409947  7.059061  6.924292  9.262372  9.297094  8.046166  7.826784  7.925838  7.863133  8.285605  8.022861  7.749826  7.509116 
average row locality = 1864882/231905 = 8.041577
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      7561      7560      7520      7520      7198      7198      6600      6600      6720      6720      6719      6719      7359      7359      7580      7580 
dram[1]:      7559      7559      7400      7400      7320      7320      6600      6600      6720      6720      6738      6738      7360      7360      7580      7579 
dram[2]:      7680      7680      7400      7400      7320      7320      6600      6600      6720      6720      6738      6738      7360      7360      7478      7478 
dram[3]:      7680      7680      7399      7399      7320      7320      6599      6600      6720      6720      6719      6719      7360      7360      7478      7478 
dram[4]:      7680      7680      7399      7399      7220      7220      6720      6720      6720      6720      6719      6719      7359      7359      7480      7480 
dram[5]:      7559      7560      7499      7499      7220      7220      6720      6720      6720      6720      6720      6720      7359      7359      7480      7480 
dram[6]:      7560      7559      7499      7499      7199      7199      6720      6720      6720      6720      6719      6719      7239      7239      7601      7601 
dram[7]:      7559      7559      7500      7500      7199      7199      6720      6720      6640      6640      6840      6840      7238      7238      7601      7601 
dram[8]:      7560      7559      7500      7500      7157      7157      6720      6720      6640      6640      6840      6840      7238      7238      7601      7601 
dram[9]:      7680      7680      7500      7500      7157      7157      6720      6720      6640      6640      6840      6840      7238      7238      7481      7481 
dram[10]:      7680      7680      7500      7500      7158      7158      6720      6720      6640      6640      6759      6759      7359      7359      7481      7481 
total reads: 1260082
bank skew: 7680/6599 = 1.16
chip skew: 114594/114511 = 1.00
number of total write accesses:
dram[0]:      3720      3720      3680      3680      3380      3380      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[1]:      3720      3720      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3740      3740 
dram[2]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3160      3160      3520      3520      3640      3640 
dram[3]:      3840      3840      3560      3560      3500      3500      3080      3080      3200      3200      3140      3140      3520      3520      3640      3640 
dram[4]:      3840      3840      3560      3560      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[5]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3520      3520      3640      3640 
dram[6]:      3720      3720      3660      3660      3400      3400      3200      3200      3200      3200      3140      3140      3400      3400      3760      3760 
dram[7]:      3720      3720      3660      3660      3400      3400      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[8]:      3720      3720      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3760      3760 
dram[9]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3260      3260      3400      3400      3640      3640 
dram[10]:      3840      3840      3660      3660      3360      3360      3200      3200      3120      3120      3180      3180      3520      3520      3640      3640 
total reads: 604800
bank skew: 3840/3080 = 1.25
chip skew: 55040/54960 = 1.00
average mf latency per bank:
dram[0]:        287       247       274       248       283       248       267       246       271       245       291       250       317       257       295       249
dram[1]:        285       247       275       246       283       247       267       248       270       244       292       249       319       256       293       249
dram[2]:        288       248       275       249       282       247       268       248       271       243       289       250       315       256       294       247
dram[3]:        286       247       276       247       282       247       266       249       272       245       293       250       319       257       291       248
dram[4]:        286       247       276       250       282       246       266       246       272       244       292       252       319       257       293       247
dram[5]:        285       246       275       248       283       249       267       246       272       246       294       250       320       256       290       248
dram[6]:        285       247       277       249       283       246       266       246       270       244       294       251       320       258       294       248
dram[7]:        284       247       276       247       281       248       268       246       271       242       295       250       319       259       295       247
dram[8]:        282       247       280       249       283       247       267       246       269       243       294       251       320       257       294       248
dram[9]:        285       247       277       248       281       248       266       246       271       242       295       251       320       259       296       247
dram[10]:        284       246       276       248       283       246       266       246       269       244       296       250       320       257       294       249
maximum mf latency per bank:
dram[0]:      22896     11184     14733     10909     15396     10189     10424     10185     10219      9894     21119     12587     21878     11994     22852     11043
dram[1]:      22881     11407     14748     10804     14750     10048     11229     10102      9982      9769     21125     11689     21877     11879     22854     11375
dram[2]:      22879     11135     14773     10932     15399     10367     10672     10345     10210      9848     21119     12478     21884     11949     22861     10973
dram[3]:      22881     11298     14748     10895     14759      9948     12245      9971     10113      9897     21126     11778     21883     12043     22859     11478
dram[4]:      22881     11120     14779     10979     15406     14039     10541     10320     10294      9910     21128     12543     21875     11914     22850     10973
dram[5]:      22885     11240     14747     11045     14758     14480     12254     10405     10131      9976     21128     11753     21897     12058     22864     11428
dram[6]:      22872     11332     14770     11068     15407     10143     11175      9333     10163      9855     21137     12490     21875     16775     22856     10995
dram[7]:      22881     11359     14729     10982     14717      9579     12259     10336     10108      9622     21134     11679     21888     16992     22869     11235
dram[8]:      22877     11607     14769     10975     14703     10246     11230      9397      9869      9698     21137     11733     21880     11752     22868     11001
dram[9]:      22883     11138     14725     10874     14719     10318     12246     10396     10103      9828     21117     11888     21883     15562     22873     11225
dram[10]:      22886     11304     14763     10963     14681     10246     11232      9442      9832      9790     21107     11682     21882     11832     22867     11094
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061801 n_nop=2342055 n_act=20935 n_pre=20919 n_req=169473 n_rd=458052 n_write=219840 bw_util=0.4428
n_activity=2303431 dram_eff=0.5886
bk0: 30244a 2774921i bk1: 30240a 2789023i bk2: 30080a 2778543i bk3: 30080a 2791804i bk4: 28792a 2798932i bk5: 28792a 2801938i bk6: 26400a 2815571i bk7: 26400a 2824485i bk8: 26880a 2815766i bk9: 26880a 2817264i bk10: 26876a 2811672i bk11: 26876a 2823284i bk12: 29436a 2789051i bk13: 29436a 2794662i bk14: 30320a 2762328i bk15: 30320a 2773977i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30524
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061801 n_nop=2341421 n_act=21172 n_pre=21156 n_req=169513 n_rd=458212 n_write=219840 bw_util=0.4429
n_activity=2308331 dram_eff=0.5875
bk0: 30236a 2774423i bk1: 30236a 2791161i bk2: 29600a 2782060i bk3: 29600a 2791982i bk4: 29280a 2786193i bk5: 29280a 2796349i bk6: 26400a 2816452i bk7: 26400a 2824587i bk8: 26880a 2812069i bk9: 26880a 2819960i bk10: 26952a 2816984i bk11: 26952a 2825956i bk12: 29440a 2787185i bk13: 29440a 2790407i bk14: 30320a 2766842i bk15: 30316a 2774167i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061801 n_nop=2341541 n_act=20954 n_pre=20938 n_req=169592 n_rd=458368 n_write=220000 bw_util=0.4431
n_activity=2303148 dram_eff=0.5891
bk0: 30720a 2766763i bk1: 30720a 2781520i bk2: 29600a 2780985i bk3: 29600a 2793734i bk4: 29280a 2791024i bk5: 29280a 2795500i bk6: 26400a 2815960i bk7: 26400a 2823202i bk8: 26880a 2814130i bk9: 26880a 2820870i bk10: 26952a 2812316i bk11: 26952a 2824788i bk12: 29440a 2788051i bk13: 29440a 2796593i bk14: 29912a 2768259i bk15: 29912a 2774010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.26953
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061801 n_nop=2341115 n_act=21329 n_pre=21313 n_req=169511 n_rd=458204 n_write=219840 bw_util=0.4429
n_activity=2302988 dram_eff=0.5888
bk0: 30720a 2767514i bk1: 30720a 2786303i bk2: 29596a 2782017i bk3: 29596a 2791948i bk4: 29280a 2788523i bk5: 29280a 2796239i bk6: 26396a 2815264i bk7: 26400a 2820312i bk8: 26880a 2809764i bk9: 26880a 2817259i bk10: 26876a 2818137i bk11: 26876a 2824584i bk12: 29440a 2780608i bk13: 29440a 2787101i bk14: 29912a 2773875i bk15: 29912a 2776701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29193
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0xc01ee880, atomic=0 1 entries : 0x7f9113c376f0 :  mf: uid=25707204, sid07:w08, part=4, addr=0xc01ee880, load , size=128, unknown  status = IN_PARTITION_DRAM (10534948), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061801 n_nop=2341561 n_act=20941 n_pre=20925 n_req=169594 n_rd=458374 n_write=220000 bw_util=0.4431
n_activity=2302520 dram_eff=0.5892
bk0: 30720a 2768607i bk1: 30720a 2781725i bk2: 29596a 2784214i bk3: 29596a 2794158i bk4: 28880a 2794097i bk5: 28878a 2800915i bk6: 26880a 2808993i bk7: 26880a 2816227i bk8: 26880a 2810781i bk9: 26880a 2816933i bk10: 26876a 2814090i bk11: 26876a 2827947i bk12: 29436a 2784400i bk13: 29436a 2794141i bk14: 29920a 2770136i bk15: 29920a 2778901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28303
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061801 n_nop=2341419 n_act=21169 n_pre=21153 n_req=169515 n_rd=458220 n_write=219840 bw_util=0.4429
n_activity=2305054 dram_eff=0.5883
bk0: 30236a 2774616i bk1: 30240a 2788360i bk2: 29996a 2780439i bk3: 29996a 2786126i bk4: 28880a 2796289i bk5: 28880a 2800198i bk6: 26880a 2811612i bk7: 26880a 2819919i bk8: 26880a 2809957i bk9: 26880a 2813530i bk10: 26880a 2819027i bk11: 26880a 2824836i bk12: 29436a 2786079i bk13: 29436a 2794079i bk14: 29920a 2777265i bk15: 29920a 2780997i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.29408
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061801 n_nop=2342033 n_act=20946 n_pre=20930 n_req=169473 n_rd=458052 n_write=219840 bw_util=0.4428
n_activity=2300821 dram_eff=0.5893
bk0: 30240a 2773616i bk1: 30236a 2786845i bk2: 29996a 2778601i bk3: 29996a 2791457i bk4: 28796a 2793526i bk5: 28796a 2803591i bk6: 26880a 2810453i bk7: 26880a 2819445i bk8: 26880a 2811197i bk9: 26880a 2819283i bk10: 26876a 2813754i bk11: 26876a 2823823i bk12: 28956a 2788131i bk13: 28956a 2799778i bk14: 30404a 2766606i bk15: 30404a 2771102i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30246
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061801 n_nop=2340859 n_act=21211 n_pre=21195 n_req=169634 n_rd=458376 n_write=220160 bw_util=0.4432
n_activity=2301871 dram_eff=0.5896
bk0: 30236a 2777101i bk1: 30236a 2788689i bk2: 30000a 2777843i bk3: 30000a 2787217i bk4: 28796a 2795628i bk5: 28796a 2801306i bk6: 26880a 2811288i bk7: 26880a 2820380i bk8: 26560a 2810242i bk9: 26560a 2821017i bk10: 27360a 2809845i bk11: 27360a 2817200i bk12: 28952a 2788422i bk13: 28952a 2797250i bk14: 30404a 2769060i bk15: 30404a 2773037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27193
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents
MSHR: tag=0xc01eec80, atomic=0 1 entries : 0x7f9113bce3d0 :  mf: uid=25707203, sid07:w10, part=8, addr=0xc01eec80, load , size=128, unknown  status = IN_PARTITION_DRAM (10534944), 

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061801 n_nop=2341819 n_act=21057 n_pre=21041 n_req=169471 n_rd=458044 n_write=219840 bw_util=0.4428
n_activity=2305225 dram_eff=0.5881
bk0: 30240a 2778023i bk1: 30236a 2790068i bk2: 30000a 2780157i bk3: 30000a 2790209i bk4: 28628a 2798115i bk5: 28628a 2805157i bk6: 26880a 2809460i bk7: 26880a 2816378i bk8: 26560a 2812672i bk9: 26560a 2819280i bk10: 27360a 2808801i bk11: 27360a 2816618i bk12: 28952a 2787449i bk13: 28952a 2799510i bk14: 30404a 2766230i bk15: 30404a 2769476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.30479
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061801 n_nop=2341545 n_act=21192 n_pre=21176 n_req=169472 n_rd=458048 n_write=219840 bw_util=0.4428
n_activity=2301338 dram_eff=0.5891
bk0: 30720a 2770461i bk1: 30720a 2781668i bk2: 30000a 2776688i bk3: 30000a 2786747i bk4: 28628a 2800430i bk5: 28628a 2804727i bk6: 26880a 2809899i bk7: 26880a 2818593i bk8: 26560a 2813455i bk9: 26560a 2820428i bk10: 27360a 2809365i bk11: 27360a 2818532i bk12: 28952a 2791599i bk13: 28952a 2798402i bk14: 29924a 2770609i bk15: 29924a 2780325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.27272
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3061801 n_nop=2341281 n_act=21000 n_pre=20984 n_req=169634 n_rd=458376 n_write=220160 bw_util=0.4432
n_activity=2306153 dram_eff=0.5885
bk0: 30720a 2772453i bk1: 30720a 2785154i bk2: 30000a 2781041i bk3: 30000a 2789049i bk4: 28632a 2799233i bk5: 28632a 2803989i bk6: 26880a 2810939i bk7: 26880a 2820512i bk8: 26560a 2815927i bk9: 26560a 2820004i bk10: 27036a 2812788i bk11: 27036a 2821285i bk12: 29436a 2782410i bk13: 29436a 2791020i bk14: 29924a 2775342i bk15: 29924a 2781279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.28114

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84576, Miss = 57257, Miss_rate = 0.677, Pending_hits = 339, Reservation_fails = 2
L2_cache_bank[1]: Access = 84508, Miss = 57256, Miss_rate = 0.678, Pending_hits = 1549, Reservation_fails = 1
L2_cache_bank[2]: Access = 84548, Miss = 57277, Miss_rate = 0.677, Pending_hits = 312, Reservation_fails = 0
L2_cache_bank[3]: Access = 84560, Miss = 57276, Miss_rate = 0.677, Pending_hits = 1543, Reservation_fails = 1
L2_cache_bank[4]: Access = 84600, Miss = 57296, Miss_rate = 0.677, Pending_hits = 333, Reservation_fails = 1
L2_cache_bank[5]: Access = 84580, Miss = 57296, Miss_rate = 0.677, Pending_hits = 1590, Reservation_fails = 0
L2_cache_bank[6]: Access = 84500, Miss = 57275, Miss_rate = 0.678, Pending_hits = 319, Reservation_fails = 1
L2_cache_bank[7]: Access = 84500, Miss = 57276, Miss_rate = 0.678, Pending_hits = 1560, Reservation_fails = 0
L2_cache_bank[8]: Access = 84608, Miss = 57297, Miss_rate = 0.677, Pending_hits = 352, Reservation_fails = 2
L2_cache_bank[9]: Access = 84628, Miss = 57297, Miss_rate = 0.677, Pending_hits = 1582, Reservation_fails = 0
L2_cache_bank[10]: Access = 84588, Miss = 57277, Miss_rate = 0.677, Pending_hits = 363, Reservation_fails = 2
L2_cache_bank[11]: Access = 84548, Miss = 57278, Miss_rate = 0.677, Pending_hits = 1576, Reservation_fails = 0
L2_cache_bank[12]: Access = 84508, Miss = 57257, Miss_rate = 0.678, Pending_hits = 318, Reservation_fails = 2
L2_cache_bank[13]: Access = 84548, Miss = 57256, Miss_rate = 0.677, Pending_hits = 1550, Reservation_fails = 0
L2_cache_bank[14]: Access = 84668, Miss = 57297, Miss_rate = 0.677, Pending_hits = 321, Reservation_fails = 0
L2_cache_bank[15]: Access = 84668, Miss = 57297, Miss_rate = 0.677, Pending_hits = 1549, Reservation_fails = 0
L2_cache_bank[16]: Access = 84568, Miss = 57256, Miss_rate = 0.677, Pending_hits = 319, Reservation_fails = 1
L2_cache_bank[17]: Access = 84528, Miss = 57255, Miss_rate = 0.677, Pending_hits = 1542, Reservation_fails = 1
L2_cache_bank[18]: Access = 84528, Miss = 57256, Miss_rate = 0.677, Pending_hits = 314, Reservation_fails = 0
L2_cache_bank[19]: Access = 84568, Miss = 57256, Miss_rate = 0.677, Pending_hits = 1551, Reservation_fails = 1
L2_cache_bank[20]: Access = 84668, Miss = 57297, Miss_rate = 0.677, Pending_hits = 318, Reservation_fails = 0
L2_cache_bank[21]: Access = 84668, Miss = 57297, Miss_rate = 0.677, Pending_hits = 1546, Reservation_fails = 0
L2_total_cache_accesses = 1860664
L2_total_cache_misses = 1260082
L2_total_cache_miss_rate = 0.6772
L2_total_cache_pending_hits = 20746
L2_total_cache_reservation_fails = 15
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 579485
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20611
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 655264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 604800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 351
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 108
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1255360
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 604800
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 476
L2_cache_data_port_util = 0.040
L2_cache_fill_port_util = 0.139

icnt_total_pkts_mem_to_simt=5976864
icnt_total_pkts_simt_to_mem=4279864
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.51192
	minimum = 6
	maximum = 45
Network latency average = 8.39047
	minimum = 6
	maximum = 41
Slowest packet = 3629040
Flit latency average = 6.85563
	minimum = 6
	maximum = 37
Slowest flit = 10186820
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0238018
	minimum = 0.0188351 (at node 0)
	maximum = 0.0282526 (at node 7)
Accepted packet rate average = 0.0238018
	minimum = 0.0188351 (at node 0)
	maximum = 0.0282526 (at node 7)
Injected flit rate average = 0.0656014
	minimum = 0.0434026 (at node 0)
	maximum = 0.0869587 (at node 42)
Accepted flit rate average= 0.0656014
	minimum = 0.0603951 (at node 0)
	maximum = 0.0905927 (at node 7)
Injected packet length average = 2.75615
Accepted packet length average = 2.75615
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.85718 (40 samples)
	minimum = 6 (40 samples)
	maximum = 78.475 (40 samples)
Network latency average = 8.61601 (40 samples)
	minimum = 6 (40 samples)
	maximum = 75.525 (40 samples)
Flit latency average = 7.12786 (40 samples)
	minimum = 6 (40 samples)
	maximum = 71.75 (40 samples)
Fragmentation average = 0.0125792 (40 samples)
	minimum = 0 (40 samples)
	maximum = 30.525 (40 samples)
Injected packet rate average = 0.0232088 (40 samples)
	minimum = 0.0183661 (40 samples)
	maximum = 0.0275481 (40 samples)
Accepted packet rate average = 0.0232088 (40 samples)
	minimum = 0.0183661 (40 samples)
	maximum = 0.0275481 (40 samples)
Injected flit rate average = 0.0639675 (40 samples)
	minimum = 0.0423192 (40 samples)
	maximum = 0.0848081 (40 samples)
Accepted flit rate average = 0.0639675 (40 samples)
	minimum = 0.0588947 (40 samples)
	maximum = 0.088337 (40 samples)
Injected packet size average = 2.75617 (40 samples)
Accepted packet size average = 2.75617 (40 samples)
Hops average = 1 (40 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 11 min, 14 sec (4274 sec)
gpgpu_simulation_rate = 269994 (inst/sec)
gpgpu_simulation_rate = 2464 (cycle/sec)
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 66226 Tlb_hit: 62759 Tlb_miss: 3467 Tlb_hit_rate: 0.947649
Shader1: Tlb_access: 66812 Tlb_hit: 63183 Tlb_miss: 3629 Tlb_hit_rate: 0.945683
Shader2: Tlb_access: 66812 Tlb_hit: 63122 Tlb_miss: 3690 Tlb_hit_rate: 0.944770
Shader3: Tlb_access: 66812 Tlb_hit: 63299 Tlb_miss: 3513 Tlb_hit_rate: 0.947420
Shader4: Tlb_access: 66812 Tlb_hit: 63283 Tlb_miss: 3529 Tlb_hit_rate: 0.947180
Shader5: Tlb_access: 66812 Tlb_hit: 63245 Tlb_miss: 3567 Tlb_hit_rate: 0.946611
Shader6: Tlb_access: 66812 Tlb_hit: 63194 Tlb_miss: 3618 Tlb_hit_rate: 0.945848
Shader7: Tlb_access: 66812 Tlb_hit: 63286 Tlb_miss: 3526 Tlb_hit_rate: 0.947225
Shader8: Tlb_access: 66812 Tlb_hit: 63292 Tlb_miss: 3520 Tlb_hit_rate: 0.947315
Shader9: Tlb_access: 66812 Tlb_hit: 63190 Tlb_miss: 3622 Tlb_hit_rate: 0.945788
Shader10: Tlb_access: 66812 Tlb_hit: 63146 Tlb_miss: 3666 Tlb_hit_rate: 0.945130
Shader11: Tlb_access: 66812 Tlb_hit: 63364 Tlb_miss: 3448 Tlb_hit_rate: 0.948393
Shader12: Tlb_access: 66812 Tlb_hit: 63354 Tlb_miss: 3458 Tlb_hit_rate: 0.948243
Shader13: Tlb_access: 66226 Tlb_hit: 62732 Tlb_miss: 3494 Tlb_hit_rate: 0.947241
Shader14: Tlb_access: 66226 Tlb_hit: 62697 Tlb_miss: 3529 Tlb_hit_rate: 0.946713
Shader15: Tlb_access: 66076 Tlb_hit: 62591 Tlb_miss: 3485 Tlb_hit_rate: 0.947258
Shader16: Tlb_access: 66076 Tlb_hit: 62596 Tlb_miss: 3480 Tlb_hit_rate: 0.947333
Shader17: Tlb_access: 66076 Tlb_hit: 62480 Tlb_miss: 3596 Tlb_hit_rate: 0.945578
Shader18: Tlb_access: 66076 Tlb_hit: 62414 Tlb_miss: 3662 Tlb_hit_rate: 0.944579
Shader19: Tlb_access: 66226 Tlb_hit: 62776 Tlb_miss: 3450 Tlb_hit_rate: 0.947906
Shader20: Tlb_access: 66226 Tlb_hit: 62767 Tlb_miss: 3459 Tlb_hit_rate: 0.947770
Shader21: Tlb_access: 66226 Tlb_hit: 62735 Tlb_miss: 3491 Tlb_hit_rate: 0.947287
Shader22: Tlb_access: 66226 Tlb_hit: 62671 Tlb_miss: 3555 Tlb_hit_rate: 0.946320
Shader23: Tlb_access: 66076 Tlb_hit: 62603 Tlb_miss: 3473 Tlb_hit_rate: 0.947439
Shader24: Tlb_access: 66076 Tlb_hit: 62606 Tlb_miss: 3470 Tlb_hit_rate: 0.947485
Shader25: Tlb_access: 66076 Tlb_hit: 62502 Tlb_miss: 3574 Tlb_hit_rate: 0.945911
Shader26: Tlb_access: 66076 Tlb_hit: 62437 Tlb_miss: 3639 Tlb_hit_rate: 0.944927
Shader27: Tlb_access: 66226 Tlb_hit: 62777 Tlb_miss: 3449 Tlb_hit_rate: 0.947921
Tlb_tot_access: 1860160 Tlb_tot_hit: 1761101, Tlb_tot_miss: 99059, Tlb_tot_hit_rate: 0.946747
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader1: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader2: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader3: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader4: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader5: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader6: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader7: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader8: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader9: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader10: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader11: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader12: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader13: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader14: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader15: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader16: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader17: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader18: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader19: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader20: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader21: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader22: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader23: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader24: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader25: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader26: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Shader27: Tlb_validate: 1024 Tlb_invalidate: 960 Tlb_evict: 0 Tlb_page_evict: 960
Tlb_tot_valiate: 28672 Tlb_invalidate: 26880, Tlb_tot_evict: 0, Tlb_tot_evict page: 26880
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:3467 Page_hit: 3049 Page_miss: 418 Page_hit_rate: 0.879435 Page_fault: 1 Page_pending: 377
Shader1: Page_table_access:3629 Page_hit: 3180 Page_miss: 449 Page_hit_rate: 0.876274 Page_fault: 0 Page_pending: 449
Shader2: Page_table_access:3690 Page_hit: 3201 Page_miss: 489 Page_hit_rate: 0.867480 Page_fault: 1 Page_pending: 476
Shader3: Page_table_access:3513 Page_hit: 3041 Page_miss: 472 Page_hit_rate: 0.865642 Page_fault: 0 Page_pending: 463
Shader4: Page_table_access:3529 Page_hit: 3002 Page_miss: 527 Page_hit_rate: 0.850666 Page_fault: 0 Page_pending: 505
Shader5: Page_table_access:3567 Page_hit: 3087 Page_miss: 480 Page_hit_rate: 0.865433 Page_fault: 0 Page_pending: 480
Shader6: Page_table_access:3618 Page_hit: 3104 Page_miss: 514 Page_hit_rate: 0.857933 Page_fault: 0 Page_pending: 506
Shader7: Page_table_access:3526 Page_hit: 3071 Page_miss: 455 Page_hit_rate: 0.870959 Page_fault: 0 Page_pending: 455
Shader8: Page_table_access:3520 Page_hit: 3024 Page_miss: 496 Page_hit_rate: 0.859091 Page_fault: 0 Page_pending: 488
Shader9: Page_table_access:3622 Page_hit: 3238 Page_miss: 384 Page_hit_rate: 0.893981 Page_fault: 1 Page_pending: 355
Shader10: Page_table_access:3666 Page_hit: 3273 Page_miss: 393 Page_hit_rate: 0.892799 Page_fault: 2 Page_pending: 365
Shader11: Page_table_access:3448 Page_hit: 3092 Page_miss: 356 Page_hit_rate: 0.896752 Page_fault: 5 Page_pending: 344
Shader12: Page_table_access:3458 Page_hit: 3079 Page_miss: 379 Page_hit_rate: 0.890399 Page_fault: 0 Page_pending: 370
Shader13: Page_table_access:3494 Page_hit: 3178 Page_miss: 316 Page_hit_rate: 0.909559 Page_fault: 0 Page_pending: 316
Shader14: Page_table_access:3529 Page_hit: 3185 Page_miss: 344 Page_hit_rate: 0.902522 Page_fault: 0 Page_pending: 344
Shader15: Page_table_access:3485 Page_hit: 3169 Page_miss: 316 Page_hit_rate: 0.909326 Page_fault: 0 Page_pending: 316
Shader16: Page_table_access:3480 Page_hit: 3136 Page_miss: 344 Page_hit_rate: 0.901149 Page_fault: 0 Page_pending: 344
Shader17: Page_table_access:3596 Page_hit: 3280 Page_miss: 316 Page_hit_rate: 0.912125 Page_fault: 0 Page_pending: 316
Shader18: Page_table_access:3662 Page_hit: 3318 Page_miss: 344 Page_hit_rate: 0.906062 Page_fault: 0 Page_pending: 344
Shader19: Page_table_access:3450 Page_hit: 3134 Page_miss: 316 Page_hit_rate: 0.908406 Page_fault: 0 Page_pending: 316
Shader20: Page_table_access:3459 Page_hit: 3115 Page_miss: 344 Page_hit_rate: 0.900549 Page_fault: 0 Page_pending: 344
Shader21: Page_table_access:3491 Page_hit: 3175 Page_miss: 316 Page_hit_rate: 0.909482 Page_fault: 0 Page_pending: 316
Shader22: Page_table_access:3555 Page_hit: 3211 Page_miss: 344 Page_hit_rate: 0.903235 Page_fault: 2 Page_pending: 344
Shader23: Page_table_access:3473 Page_hit: 3157 Page_miss: 316 Page_hit_rate: 0.909012 Page_fault: 0 Page_pending: 316
Shader24: Page_table_access:3470 Page_hit: 3126 Page_miss: 344 Page_hit_rate: 0.900865 Page_fault: 0 Page_pending: 344
Shader25: Page_table_access:3574 Page_hit: 3258 Page_miss: 316 Page_hit_rate: 0.911584 Page_fault: 0 Page_pending: 316
Shader26: Page_table_access:3639 Page_hit: 3295 Page_miss: 344 Page_hit_rate: 0.905469 Page_fault: 0 Page_pending: 344
Shader27: Page_table_access:3449 Page_hit: 3133 Page_miss: 316 Page_hit_rate: 0.908379 Page_fault: 0 Page_pending: 316
Page_talbe_tot_access: 99059 Page_tot_hit: 88311, Page_tot_miss 10748, Page_tot_hit_rate: 0.891499 Page_tot_fault: 12 Page_tot_pending: 10569
Total_memory_access_page_fault: 12, Average_latency: 264737.843750
========================================Page threshing statistics==============================
Page_validate: 1024 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 167
Rdma_migration_read 6
Rdma_migration_write 6
========================================PCI-e statistics==============================
Pcie_read_utilization: 6.998349
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   332295 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(74.372047)
F:   223546----T:   223799 	 St: c0006900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   223799----T:   224052 	 St: c0006b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   224052----T:   224305 	 St: c0002000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   224305----T:   224558 	 St: c0006d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   224558----T:   224811 	 St: c0002200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   224811----T:   225064 	 St: c0006f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   225064----T:   225317 	 St: c0002400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   225317----T:   225570 	 St: c000d900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   225570----T:   225823 	 St: c0002600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   225823----T:   226076 	 St: c000db00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   226076----T:   226329 	 St: c0000800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   226329----T:   226582 	 St: c0009000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   226582----T:   226835 	 St: c000df00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   226835----T:   227088 	 St: c0000a00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   227088----T:   227341 	 St: c0002100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   227341----T:   227594 	 St: c0000900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   227594----T:   227847 	 St: c0009200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   227847----T:   228100 	 St: c000dd00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   228100----T:   228353 	 St: c0000c00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   228353----T:   228606 	 St: c0002300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   228606----T:   228859 	 St: c0009600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   228859----T:   229112 	 St: c0000b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229112----T:   229365 	 St: c0002500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229365----T:   229618 	 St: c0000e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229618----T:   229871 	 St: c0000d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229871----T:   230124 	 St: c0009400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230124----T:   230377 	 St: c0007800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230377----T:   230630 	 St: c0002700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230630----T:   230883 	 St: c0002800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230883----T:   231136 	 St: c0000100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   231136----T:   231389 	 St: c0007a00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   231389----T:   231642 	 St: c0000f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   231642----T:   231895 	 St: c0009100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   231895----T:   232148 	 St: c0016900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   232148----T:   232401 	 St: c0012000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   232401----T:   232654 	 St: c0016b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   232654----T:   232907 	 St: c0016d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   232907----T:   233160 	 St: c0012200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   233160----T:   233413 	 St: c0016f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   233413----T:   233666 	 St: c001d900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   233666----T:   233919 	 St: c0012400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   233919----T:   234172 	 St: c0012100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   234172----T:   234425 	 St: c0010800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   234425----T:   234678 	 St: c0012600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   234678----T:   234931 	 St: c0019000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   234931----T:   235184 	 St: c001db00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235184----T:   235437 	 St: c0010900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235437----T:   235690 	 St: c001df00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235690----T:   235943 	 St: c0010a00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235943----T:   236196 	 St: c001dd00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   236196----T:   236449 	 St: c0012300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   236449----T:   236702 	 St: c0012800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   236702----T:   236955 	 St: c0019200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   236955----T:   237208 	 St: c0010b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   237208----T:   237461 	 St: c0019600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   237461----T:   237714 	 St: c0012500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   237714----T:   237967 	 St: c0019400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   237967----T:   238220 	 St: c0010100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   238220----T:   238473 	 St: c0010c00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   238473----T:   238726 	 St: c0012700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   238726----T:   238979 	 St: c0019100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   238979----T:   239232 	 St: c0026900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   239232----T:   239485 	 St: c0026b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   239485----T:   239738 	 St: c0026d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   239738----T:   239991 	 St: c0026f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   239991----T:   240244 	 St: c0022400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   240244----T:   240497 	 St: c0022600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   240497----T:   240750 	 St: c0022000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   240750----T:   241003 	 St: c0022200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   241003----T:   241256 	 St: c002df00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   241256----T:   241509 	 St: c002d900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   241509----T:   241762 	 St: c002db00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   241762----T:   242015 	 St: c002dd00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   242015----T:   242268 	 St: c0029600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   242268----T:   242521 	 St: c0029000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   242521----T:   242774 	 St: c0029200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   242774----T:   243027 	 St: c0029400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   243027----T:   243280 	 St: c0022500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   243280----T:   243533 	 St: c0022700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   243533----T:   243786 	 St: c0022100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   243786----T:   244039 	 St: c0022300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   244039----T:   244347 	 St: c0000000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   244347----T:   245079 	 St: c0003000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(0.494261)
F:   245079----T:   245387 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   245387----T:   246119 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(0.494261)
F:   246119----T:   246583 	 St: c0210000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(0.313302)
F:   246583----T:   246836 	 St: c0020b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   246836----T:   247089 	 St: c0020d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   247089----T:   247342 	 St: c0020f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   247342----T:   247595 	 St: c0022a00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   247595----T:   247848 	 St: c0020900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   247848----T:   248399 	 St: c0217000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(0.372046)
F:   248399----T:   248707 	 St: c0020000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   248707----T:   250182 	 St: c0023000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(0.995949)
F:   250751----T:   251059 	 St: c0220000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   251059----T:   251791 	 St: c0223000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(0.494261)
F:   251791----T:   252044 	 St: c0042700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   252044----T:   252297 	 St: c0042100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   252297----T:   252550 	 St: c0042300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   252550----T:   252803 	 St: c0042500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   252803----T:   253056 	 St: c0040900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   253056----T:   253309 	 St: c0040b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   253309----T:   253562 	 St: c0040d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   253562----T:   253815 	 St: c0040f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   253815----T:   254068 	 St: c0046900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   254068----T:   254321 	 St: c0046b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   254321----T:   254574 	 St: c0046d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   254574----T:   254827 	 St: c0046f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   254827----T:   255080 	 St: c004df00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255080----T:   255333 	 St: c004d900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255333----T:   255586 	 St: c004dd00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255586----T:   255839 	 St: c004db00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255839----T:   256092 	 St: c0042600 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   256092----T:   256345 	 St: c0042000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   256345----T:   256598 	 St: c0042200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   256598----T:   256851 	 St: c0042400 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   256851----T:   257104 	 St: c0042e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   257104----T:   257412 	 St: c0040000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   257412----T:   260390 	 St: c0043000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(2.010803)
F:   260390----T:   260698 	 St: c0230000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   260698----T:   262173 	 St: c0233000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(0.995949)
F:   262173----T:   262481 	 St: c0250000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   262481----T:   265459 	 St: c0253000 Sz: 249856 	 Sm: 0 	 T: memcpy_h2d(2.010803)
F:   265459----T:   265712 	 St: c0082f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   265712----T:   265965 	 St: c0082900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   265965----T:   266218 	 St: c0082b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   266218----T:   266471 	 St: c0082d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   266471----T:   266724 	 St: c0082700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   266724----T:   266977 	 St: c0082300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   266977----T:   267230 	 St: c0082100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   267230----T:   267483 	 St: c0082500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   267483----T:   267736 	 St: c0080900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   267736----T:   267989 	 St: c0080b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   267989----T:   268242 	 St: c0080100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   268242----T:   268495 	 St: c0080d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   268495----T:   268748 	 St: c0080500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   268748----T:   269001 	 St: c0080f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   269001----T:   269254 	 St: c0080700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   269254----T:   269507 	 St: c0080300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   269507----T:   269760 	 St: c0081900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   269760----T:   270013 	 St: c0081d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   270013----T:   270266 	 St: c0081b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   270266----T:   270519 	 St: c0081f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   270519----T:   270772 	 St: c0081100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   270772----T:   271025 	 St: c0081300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   271025----T:   271278 	 St: c0081700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   271278----T:   271531 	 St: c0081500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   271531----T:   271784 	 St: c0080180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   271784----T:   272037 	 St: c0086f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   272037----T:   272290 	 St: c0086900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   272290----T:   272543 	 St: c0086b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   272543----T:   272796 	 St: c0086d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   272796----T:   273049 	 St: c0082e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   273049----T:   273357 	 St: c0080000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   273357----T:   279346 	 St: c0083000 Sz: 512000 	 Sm: 0 	 T: memcpy_h2d(4.043889)
F:   281063----T:   281323 	 St: c0290000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   281323----T:   287406 	 St: c0291000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   287406----T:   287659 	 St: c0102900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   287659----T:   287912 	 St: c0102b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   287912----T:   288165 	 St: c0102d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   288165----T:   288418 	 St: c0102f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   288418----T:   288671 	 St: c0102700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   288671----T:   288924 	 St: c0102100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   288924----T:   289177 	 St: c0102300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   289177----T:   289430 	 St: c0102500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   289430----T:   289683 	 St: c0100100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   289683----T:   289936 	 St: c0100700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   289936----T:   290189 	 St: c0100300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   290189----T:   290442 	 St: c0100500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   290442----T:   290695 	 St: c0100b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   290695----T:   290948 	 St: c0100900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   290948----T:   291201 	 St: c0100f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   291201----T:   291454 	 St: c0100d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   291454----T:   291707 	 St: c0100180 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   291707----T:   291960 	 St: c0101900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   291960----T:   292213 	 St: c0101b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   292213----T:   292466 	 St: c0101d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   292466----T:   292719 	 St: c0101f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   292719----T:   292972 	 St: c0101100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   292972----T:   293225 	 St: c0101300 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   293225----T:   293478 	 St: c0101500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   293478----T:   293731 	 St: c0101700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   293731----T:   293984 	 St: c0106f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   293984----T:   294237 	 St: c0106900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   294237----T:   294490 	 St: c0106b00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   294490----T:   294743 	 St: c0106d00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   294743----T:   294996 	 St: c0102e00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   294996----T:   295304 	 St: c0100000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   295304----T:   307318 	 St: c0103000 Sz: 1036288 	 Sm: 0 	 T: memcpy_h2d(8.112086)
F:   309018----T:   309888 	 St: c0200000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(0.587441)
F:   309888----T:   310196 	 St: c0310000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(0.207968)
F:   310196----T:   321457 	 St: c0313000 Sz: 970752 	 Sm: 0 	 T: memcpy_h2d(7.603646)
F:   554445----T:   595959 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(28.031059)
F:   818109----T:   859389 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(27.873058)
F:  1081539----T:  1123280 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(28.184336)
F:  1345430----T:  1386951 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(28.035788)
F:  1609101----T:  1650811 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(28.163403)
F:  1872961----T:  1914454 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(28.016880)
F:  2136604----T:  2175958 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(26.572586)
F:  2398108----T:  2437078 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(26.313301)
F:  2659228----T:  2698619 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(26.597569)
F:  2920769----T:  2959835 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(26.378122)
F:  3181985----T:  3221467 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(26.659014)
F:  3443617----T:  3482726 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(26.407158)
F:  3704876----T:  3744237 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(26.577312)
F:  3966387----T:  4005163 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(26.182310)
F:  4227313----T:  4266592 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(26.521944)
F:  4488742----T:  4527625 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(26.254559)
F:  4749775----T:  4789101 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(26.553680)
F:  5011251----T:  5050087 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(26.222822)
F:  5272237----T:  5311415 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(26.453747)
F:  5533565----T:  5572404 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(26.224848)
F:  5794554----T:  5833970 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(26.614450)
F:  6056120----T:  6094961 	 	 	 Kl: 23 	 Sm: 0 	 T: kernel_launch(26.226198)
F:  6317111----T:  6356195 	 	 	 Kl: 24 	 Sm: 0 	 T: kernel_launch(26.390276)
F:  6578345----T:  6617111 	 	 	 Kl: 25 	 Sm: 0 	 T: kernel_launch(26.175556)
F:  6839261----T:  6878356 	 	 	 Kl: 26 	 Sm: 0 	 T: kernel_launch(26.397705)
F:  7100506----T:  7139269 	 	 	 Kl: 27 	 Sm: 0 	 T: kernel_launch(26.173531)
F:  7361419----T:  7400731 	 	 	 Kl: 28 	 Sm: 0 	 T: kernel_launch(26.544228)
F:  7622881----T:  7661801 	 	 	 Kl: 29 	 Sm: 0 	 T: kernel_launch(26.279541)
F:  7883951----T:  7923265 	 	 	 Kl: 30 	 Sm: 0 	 T: kernel_launch(26.545578)
F:  8145415----T:  8184217 	 	 	 Kl: 31 	 Sm: 0 	 T: kernel_launch(26.199865)
F:  8406367----T:  8445395 	 	 	 Kl: 32 	 Sm: 0 	 T: kernel_launch(26.352465)
F:  8667545----T:  8706393 	 	 	 Kl: 33 	 Sm: 0 	 T: kernel_launch(26.230925)
F:  8928543----T:  8967767 	 	 	 Kl: 34 	 Sm: 0 	 T: kernel_launch(26.484808)
F:  9189917----T:  9228906 	 	 	 Kl: 35 	 Sm: 0 	 T: kernel_launch(26.326132)
F:  9451056----T:  9490130 	 	 	 Kl: 36 	 Sm: 0 	 T: kernel_launch(26.383524)
F:  9712280----T:  9751143 	 	 	 Kl: 37 	 Sm: 0 	 T: kernel_launch(26.241053)
F:  9973293----T: 10012696 	 	 	 Kl: 38 	 Sm: 0 	 T: kernel_launch(26.605671)
F: 10234846----T: 10273722 	 	 	 Kl: 39 	 Sm: 0 	 T: kernel_launch(26.249830)
F: 10495872----T: 10534949 	 	 	 Kl: 40 	 Sm: 0 	 T: kernel_launch(26.385550)
F: 10534949----T: 10535209 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10534949----T: 10535773 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F: 10536033----T: 10536293 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10536033----T: 10536857 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F: 10537117----T: 10537377 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10537117----T: 10538686 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F: 10538946----T: 10539206 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10538946----T: 10542018 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F: 10542278----T: 10542538 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10542278----T: 10548361 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
F: 10548621----T: 10548881 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10548621----T: 10560729 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(8.175557)
F: 10560989----T: 10561249 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10560989----T: 10561813 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F: 10562073----T: 10562333 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10562073----T: 10562897 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F: 10563157----T: 10563417 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10563157----T: 10564726 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F: 10564986----T: 10565246 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10564986----T: 10568058 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F: 10568318----T: 10568578 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10568318----T: 10574401 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
F: 10574661----T: 10574921 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F: 10574661----T: 10583757 	 St: 0 Sz: 782336 	 Sm: 0 	 T: device_sync(6.141796)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1648949(cycle), 1113.402466(us)
Tot_kernel_exec_time_and_fault_time: 2448689(cycle), 1653.402466(us)
Tot_memcpy_h2d_time: 51674(cycle), 34.891289(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 51674(cycle), 34.891289(us)
Tot_devicesync_time: 49068(cycle), 33.131668(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 42251(cycle), 28.528696(us)
Tot_memcpy_d2h_sync_wb_time: 49068(cycle), 33.131668(us)
GPGPU-Sim: *** exit detected ***
