{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665356514700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665356514700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 20:01:54 2022 " "Processing started: Sun Oct 09 20:01:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665356514700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356514700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula08 -c Aula08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula08 -c Aula08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356514700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665356515177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665356515178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524153 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524155 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524157 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524159 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524161 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524163 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524165 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicaled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicaled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaLED-comportamento " "Found design unit 1: logicaLED-comportamento" {  } { { "logicaLED.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaLED.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524167 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaLED " "Found entity 1: logicaLED" {  } { { "logicaLED.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaLED.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDisplay-comportamento " "Found design unit 1: logicaDisplay-comportamento" {  } { { "logicaDisplay.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaDisplay.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524169 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDisplay " "Found entity 1: logicaDisplay" {  } { { "logicaDisplay.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicadesvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicadesvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaDesvio-comportamento " "Found design unit 1: logicaDesvio-comportamento" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaDesvio.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524171 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaDesvio " "Found entity 1: logicaDesvio" {  } { { "logicaDesvio.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaDesvio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-comportamento " "Found design unit 1: flipFlop-comportamento" {  } { { "flipFlop.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/flipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524173 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524174 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524174 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display7Seg-comportamento " "Found design unit 1: display7Seg-comportamento" {  } { { "display7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/display7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524176 ""} { "Info" "ISGN_ENTITY_NAME" "1 display7Seg " "Found entity 1: display7Seg" {  } { { "display7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/display7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodergeneric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodergeneric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderGeneric-comportamento " "Found design unit 1: decoderGeneric-comportamento" {  } { { "decoderGeneric.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/decoderGeneric.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524178 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderGeneric " "Found entity 1: decoderGeneric" {  } { { "decoderGeneric.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/decoderGeneric.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-comportamento " "Found design unit 1: decoder3x8-comportamento" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/decoder3x8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524180 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "decoder3x8.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/decoder3x8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "CPU.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524182 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524184 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula08.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula08.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula08-arquitetura " "Found design unit 1: Aula08-arquitetura" {  } { { "Aula08.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/Aula08.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524186 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula08 " "Found entity 1: Aula08" {  } { { "Aula08.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/Aula08.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state_8portas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state_8portas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state_8portas-comportamento " "Found design unit 1: buffer_3_state_8portas-comportamento" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/buffer_3_state_8portas.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524188 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state_8portas " "Found entity 1: buffer_3_state_8portas" {  } { { "buffer_3_state_8portas.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/buffer_3_state_8portas.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicasw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicasw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaSW-comportamento " "Found design unit 1: logicaSW-comportamento" {  } { { "logicaSW.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaSW.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524190 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaSW " "Found entity 1: logicaSW" {  } { { "logicaSW.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaSW.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_3_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_3_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_3_state-comportamento " "Found design unit 1: buffer_3_state-comportamento" {  } { { "buffer_3_state.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/buffer_3_state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524192 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_3_state " "Found entity 1: buffer_3_state" {  } { { "buffer_3_state.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/buffer_3_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicakey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicakey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicaKey-comportamento " "Found design unit 1: logicaKey-comportamento" {  } { { "logicaKey.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaKey.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524194 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicaKey " "Found entity 1: logicaKey" {  } { { "logicaKey.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaKey.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665356524194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356524194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula08 " "Elaborating entity \"Aula08\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665356524239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "Aula08.vhd" "CPU" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/Aula08.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "CPU.vhd" "MUX1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|muxGenerico4x1:MUX2 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|muxGenerico4x1:MUX2\"" {  } { { "CPU.vhd" "MUX2" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:REGA " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:REGA\"" {  } { { "CPU.vhd" "REGA" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|registradorGenerico:ENDRET " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|registradorGenerico:ENDRET\"" {  } { { "CPU.vhd" "ENDRET" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop CPU:CPU\|flipFlop:FLAG " "Elaborating entity \"flipFlop\" for hierarchy \"CPU:CPU\|flipFlop:FLAG\"" {  } { { "CPU.vhd" "FLAG" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante CPU:CPU\|somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"CPU:CPU\|somaConstante:incrementaPC\"" {  } { { "CPU.vhd" "incrementaPC" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderGeneric CPU:CPU\|decoderGeneric:DECODER " "Elaborating entity \"decoderGeneric\" for hierarchy \"CPU:CPU\|decoderGeneric:DECODER\"" {  } { { "CPU.vhd" "DECODER" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDesvio CPU:CPU\|logicaDesvio:logicaDesvio " "Elaborating entity \"logicaDesvio\" for hierarchy \"CPU:CPU\|logicaDesvio:logicaDesvio\"" {  } { { "CPU.vhd" "logicaDesvio" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/CPU.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "Aula08.vhd" "ROM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/Aula08.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DECODER_BLOCOS " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DECODER_BLOCOS\"" {  } { { "Aula08.vhd" "DECODER_BLOCOS" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/Aula08.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "Aula08.vhd" "RAM" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/Aula08.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaLED logicaLED:LOGICALEDS " "Elaborating entity \"logicaLED\" for hierarchy \"logicaLED:LOGICALEDS\"" {  } { { "Aula08.vhd" "LOGICALEDS" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/Aula08.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaDisplay logicaDisplay:LOGICADISPLAYS " "Elaborating entity \"logicaDisplay\" for hierarchy \"logicaDisplay:LOGICADISPLAYS\"" {  } { { "Aula08.vhd" "LOGICADISPLAYS" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/Aula08.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7Seg logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0 " "Elaborating entity \"display7Seg\" for hierarchy \"logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0\"" {  } { { "logicaDisplay.vhd" "DISPLAY0" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaDisplay.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0\|registradorGenerico:REG " "Elaborating entity \"registradorGenerico\" for hierarchy \"logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0\|registradorGenerico:REG\"" {  } { { "display7Seg.vhd" "REG" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/display7Seg.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0\|conversorHex7Seg:DECODER7SEG " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"logicaDisplay:LOGICADISPLAYS\|display7Seg:DISPLAY0\|conversorHex7Seg:DECODER7SEG\"" {  } { { "display7Seg.vhd" "DECODER7SEG" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/display7Seg.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaSW logicaSW:LOGICASW " "Elaborating entity \"logicaSW\" for hierarchy \"logicaSW:LOGICASW\"" {  } { { "Aula08.vhd" "LOGICASW" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/Aula08.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state_8portas logicaSW:LOGICASW\|buffer_3_state_8portas:BUFFER3STATE8PORTAS " "Elaborating entity \"buffer_3_state_8portas\" for hierarchy \"logicaSW:LOGICASW\|buffer_3_state_8portas:BUFFER3STATE8PORTAS\"" {  } { { "logicaSW.vhd" "BUFFER3STATE8PORTAS" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaSW.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_3_state logicaSW:LOGICASW\|buffer_3_state:BUFFER3STATESW8 " "Elaborating entity \"buffer_3_state\" for hierarchy \"logicaSW:LOGICASW\|buffer_3_state:BUFFER3STATESW8\"" {  } { { "logicaSW.vhd" "BUFFER3STATESW8" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/logicaSW.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicaKey logicaKey:LOGICAKEY " "Elaborating entity \"logicaKey\" for hierarchy \"logicaKey:LOGICAKEY\"" {  } { { "Aula08.vhd" "LOGICAKEY" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/Aula08.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356524322 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1665356524634 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1665356524634 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[7\]\" " "Converted tri-state node \"barramentoLeitura\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665356524640 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[6\]\" " "Converted tri-state node \"barramentoLeitura\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665356524640 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[5\]\" " "Converted tri-state node \"barramentoLeitura\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665356524640 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[4\]\" " "Converted tri-state node \"barramentoLeitura\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665356524640 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[3\]\" " "Converted tri-state node \"barramentoLeitura\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665356524640 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[2\]\" " "Converted tri-state node \"barramentoLeitura\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665356524640 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[1\]\" " "Converted tri-state node \"barramentoLeitura\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665356524640 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"barramentoLeitura\[0\]\" " "Converted tri-state node \"barramentoLeitura\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/nicol/Desktop/insper/6_semestre/descomp/design_computadores/aulas/aula08_completa/muxGenerico2x1.vhd" 10 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1665356524640 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1665356524640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665356525056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665356525384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665356525384 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665356525426 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665356525426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665356525426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665356525426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665356525443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 20:02:05 2022 " "Processing ended: Sun Oct 09 20:02:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665356525443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665356525443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665356525443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665356525443 ""}
