

================================================================
== Vitis HLS Report for 'sha3_256_hw_Pipeline_VITIS_LOOP_761_1_VITIS_LOOP_43_1'
================================================================
* Date:           Wed Jul 30 15:04:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_256_hls2_solution2
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.917 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       36|       36|  0.360 us|  0.360 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_761_1_VITIS_LOOP_43_1  |       34|       34|         4|          1|          1|    32|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [fips.c:41->fips.c:762]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [fips.c:756]   --->   Operation 8 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %h, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten6"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln756 = store i3 0, i3 %i_1" [fips.c:756]   --->   Operation 12 'store' 'store_ln756' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln41 = store i4 0, i4 %i" [fips.c:41->fips.c:762]   --->   Operation 13 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i8"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i6 %indvar_flatten6" [fips.c:761]   --->   Operation 15 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%icmp_ln761 = icmp_eq  i6 %indvar_flatten6_load, i6 32" [fips.c:761]   --->   Operation 16 'icmp' 'icmp_ln761' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.82ns)   --->   "%add_ln761 = add i6 %indvar_flatten6_load, i6 1" [fips.c:761]   --->   Operation 17 'add' 'add_ln761' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln761 = br i1 %icmp_ln761, void %store64.exit, void %for.end.exitStub" [fips.c:761]   --->   Operation 18 'br' 'br_ln761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln761 = store i6 %add_ln761, i6 %indvar_flatten6" [fips.c:761]   --->   Operation 19 'store' 'store_ln761' <Predicate = (!icmp_ln761)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [fips.c:43->fips.c:762]   --->   Operation 20 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_1_load = load i3 %i_1" [fips.c:761]   --->   Operation 21 'load' 'i_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%icmp_ln43 = icmp_eq  i4 %i_load, i4 8" [fips.c:43->fips.c:762]   --->   Operation 22 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.02ns)   --->   "%select_ln756 = select i1 %icmp_ln43, i4 0, i4 %i_load" [fips.c:756]   --->   Operation 23 'select' 'select_ln756' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%add_ln761_1 = add i3 %i_1_load, i3 1" [fips.c:761]   --->   Operation 24 'add' 'add_ln761_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.98ns)   --->   "%select_ln761 = select i1 %icmp_ln43, i3 %add_ln761_1, i3 %i_1_load" [fips.c:761]   --->   Operation 25 'select' 'select_ln761' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln761 = zext i3 %select_ln761" [fips.c:761]   --->   Operation 26 'zext' 'zext_ln761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln762 = trunc i3 %select_ln761" [fips.c:762]   --->   Operation 27 'trunc' 'trunc_ln762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln762, i3 0" [fips.c:762]   --->   Operation 28 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i64 %s, i64 0, i64 %zext_ln761" [fips.c:762]   --->   Operation 29 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%s_load = load i5 %s_addr" [fips.c:762]   --->   Operation 30 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %select_ln756" [fips.c:43->fips.c:762]   --->   Operation 31 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i4 %select_ln756" [fips.c:45->fips.c:762]   --->   Operation 32 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln45 = add i5 %zext_ln43, i5 %shl_ln3" [fips.c:45->fips.c:762]   --->   Operation 33 'add' 'add_ln45' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln43 = add i4 %select_ln756, i4 1" [fips.c:43->fips.c:762]   --->   Operation 34 'add' 'add_ln43' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln756 = store i3 %select_ln761, i3 %i_1" [fips.c:756]   --->   Operation 35 'store' 'store_ln756' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln41 = store i4 %add_ln43, i4 %i" [fips.c:41->fips.c:762]   --->   Operation 36 'store' 'store_ln41' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 37 [1/2] ( I:3.25ns O:3.25ns )   --->   "%s_load = load i5 %s_addr" [fips.c:762]   --->   Operation 37 'load' 's_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln761)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_761_1_VITIS_LOOP_43_1_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [fips.c:44->fips.c:762]   --->   Operation 40 'specpipeline' 'specpipeline_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln45, i3 0" [fips.c:45->fips.c:762]   --->   Operation 41 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i6 %shl_ln4" [fips.c:45->fips.c:762]   --->   Operation 42 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (4.59ns)   --->   "%lshr_ln45 = lshr i64 %s_load, i64 %zext_ln45" [fips.c:45->fips.c:762]   --->   Operation 43 'lshr' 'lshr_ln45' <Predicate = true> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i64 %lshr_ln45" [fips.c:45->fips.c:762]   --->   Operation 44 'trunc' 'trunc_ln45_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i5 %add_ln45" [fips.c:45->fips.c:762]   --->   Operation 45 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%h_addr = getelementptr i8 %h, i64 0, i64 %zext_ln45_1" [fips.c:45->fips.c:762]   --->   Operation 46 'getelementptr' 'h_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln45 = store i8 %trunc_ln45_1, i5 %h_addr" [fips.c:45->fips.c:762]   --->   Operation 47 'store' 'store_ln45' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc.i8" [fips.c:43->fips.c:762]   --->   Operation 48 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.001ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [7]  (1.588 ns)
	'load' operation 6 bit ('indvar_flatten6_load', fips.c:761) on local variable 'indvar_flatten6' [12]  (0.000 ns)
	'add' operation 6 bit ('add_ln761', fips.c:761) [14]  (1.825 ns)
	'store' operation 0 bit ('store_ln761', fips.c:761) of variable 'add_ln761', fips.c:761 on local variable 'indvar_flatten6' [42]  (1.588 ns)

 <State 2>: 6.082ns
The critical path consists of the following:
	'load' operation 4 bit ('i_load', fips.c:43->fips.c:762) on local variable 'i', fips.c:41->fips.c:762 [17]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln43', fips.c:43->fips.c:762) [21]  (1.735 ns)
	'select' operation 4 bit ('select_ln756', fips.c:756) [22]  (1.024 ns)
	'add' operation 4 bit ('add_ln43', fips.c:43->fips.c:762) [41]  (1.735 ns)
	'store' operation 0 bit ('store_ln41', fips.c:41->fips.c:762) of variable 'add_ln43', fips.c:43->fips.c:762 on local variable 'i', fips.c:41->fips.c:762 [44]  (1.588 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 64 bit ('u', fips.c:762) on array 's' [29]  (3.254 ns)

 <State 4>: 6.917ns
The critical path consists of the following:
	'lshr' operation 64 bit ('lshr_ln45', fips.c:45->fips.c:762) [35]  (4.595 ns)
	'store' operation 0 bit ('store_ln45', fips.c:45->fips.c:762) of variable 'trunc_ln45_1', fips.c:45->fips.c:762 on array 'h' [40]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
