{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "f8a4cf2e-5e71-4e5b-bf7d-ed5ff82cb110",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR0\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR1\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR2\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR3\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR4\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR5\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR6\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR7\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR8\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR9\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR10\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR11\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR12\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR13\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR14\n",
      "WARNING. <__main__.WindowedRegisterOption object at 0x76081aab4dc0> overwrites register AR15\n",
      "ADDMI at,as,imm8         # Add signed constant shifted by 8 to register\n",
      "AR0 132\n",
      "AR3 1024\n",
      "AR0 = 21? 2147483648\n",
      "AR3 = 768? 768\n",
      "AR4 = 13? 13\n",
      "AR0 = 132? 132\n",
      "AR3 = 1024? 768\n",
      "AR10 = 21? 21\n",
      "AR12 = 13? 13\n"
     ]
    }
   ],
   "source": [
    "from collections import OrderedDict\n",
    "def uint32(v): return (v & 0xFFFFFFFF)\n",
    "def uint40(v): return (v & 0xFFFFFFFFFF)\n",
    "\n",
    "class InstructionFormats:\n",
    "    def __init__(self):\n",
    "        self.formats = {\n",
    "            \"RRR\": dict(op2=4, op1=4, r=4, s=4, t=4, op0=4),\n",
    "            \"RRI4\": dict(imm4=4, op1=4, r=4, s=4, t=4, op0=4),\n",
    "            \"RRI8\": dict(imm8=8, r=4, s=4, t=4, op0=4),\n",
    "            \"RI16\": dict(imm16=16, t=4, op0=4),\n",
    "            \"RSR\": dict(op2=4, op1=4, rs=8, t=4, op0=4),\n",
    "            \"CALL\": dict(ofset=18, n=2, op0=4),\n",
    "            \"CALLX\": dict(op2=4, op1=4, r=4, s=4, m=2, n=2, op0=4),\n",
    "            \"BRI8\": dict(imm8=8, r=4, s=4, m=2, n=2, op0=4),\n",
    "            \"BRI12\": dict(imm12=12, s=4, m=2, n=2, op0=4),\n",
    "            \"RRRN\": dict(r=4, s=4, t=4, op0=4),\n",
    "            \"RI7\": dict(imm7_l=4,s=4, i_imm7_h=4, op0=4),\n",
    "            \"RI6\": dict(imm6_l=4, s=4, i_z_imm6_h=4, op0=4),\n",
    "        }\n",
    "\n",
    "    def __contains__(self, item):\n",
    "        return item in self.formats\n",
    "        \n",
    "    def __len__(self):\n",
    "        return len(self.formats)\n",
    "        \n",
    "    def __getitem__(self, name):\n",
    "        return self.formats[name]\n",
    "\n",
    "    def template_string(self, name, instruction):\n",
    "        fmt, description, params = instruction\n",
    "        fmt = self.formats[fmt]\n",
    "        r = name\n",
    "        sep = \" \"\n",
    "        for p in reversed(params):\n",
    "            if isinstance(p, str):\n",
    "                if p.startswith(\"~\"): continue\n",
    "                if \"[\" in p: p = p.split(\"[\")[0]\n",
    "                r += sep + p\n",
    "                sep = \",\"\n",
    "            if isinstance(p, tuple):\n",
    "                for v in reversed(p):\n",
    "                    if isinstance(p, str):\n",
    "                        if p.startswith(\"~\"): continue\n",
    "                        if \"[\" in p: p = p.split(\"[\")[0]\n",
    "                        r += sep + p\n",
    "                        sep = \",\"\n",
    "        return r + \" \" * (24-len(r)) + \" # \" + description\n",
    "        \n",
    "class InstructionSet(object):\n",
    "    def __init__(self, name=\"\"):\n",
    "        self.name = name\n",
    "        self.parent = None\n",
    "        self.registers = {}\n",
    "        self.instructions = {}\n",
    "        self.expansions = {}\n",
    "        self.endianness = \"le\"\n",
    "        self.options = {}\n",
    "        \n",
    "    def get_uint_value(self, name):\n",
    "        reg = self.get_value(name)\n",
    "        return sum(v << (i*8) for i,v in enumerate(reg))\n",
    "\n",
    "    def set_uint_value(self, name, value, bits):\n",
    "        reg = self.set_value(name, [(value >> (i * 8)) & 0xFF for i in range(bits//8)])\n",
    "        return sum(v << (i*8) for i,v in enumerate(reg))\n",
    "        \n",
    "    def get_value(self, name):\n",
    "        r = name\n",
    "        while isinstance(r, str):\n",
    "            if r not in self.registers and self.parent is not None:\n",
    "                return self.parent.get_value(name)\n",
    "            else:\n",
    "                assert r in self.registers\n",
    "            r = self.registers[r]\n",
    "            if isinstance(r, InstructionSetOption):\n",
    "                return r.get_value(name)\n",
    "        return r\n",
    "\n",
    "    def set_value(self, name, value):\n",
    "        assert isinstance(value, list)\n",
    "        r = name\n",
    "        while isinstance(r, str):\n",
    "            if r not in self.registers and self.parent is not None:\n",
    "                return self.parent.set_value(name, value)\n",
    "            else:\n",
    "                assert r in self.registers\n",
    "            r = self.registers[r]\n",
    "            if isinstance(r, InstructionSetOption):\n",
    "                return r.set_value(name, value)\n",
    "                \n",
    "        assert len(value) <= len(r)\n",
    "        for i in range(len(value)):\n",
    "            r[i] = value[i]\n",
    "        return r\n",
    "        \n",
    "    def extend(self, option):\n",
    "        option.expand()\n",
    "        option.parent = self\n",
    "        self.options[option.name] = option\n",
    "        \n",
    "        for r in option.registers:\n",
    "            if r in self.registers:\n",
    "                print(f\"WARNING. {option} overwrites register {r}\")\n",
    "            self.registers[r] = option #.registers[r]\n",
    "        for i in option.instructions:\n",
    "            if i in self.instructions:\n",
    "                print(f\"WARNING. {option} overwrites instruction {i}\")\n",
    "            self.instructions[i] = option #.instructions[i]\n",
    "\n",
    "    def expand(self):\n",
    "        for e in self.expansions:\n",
    "            r = {}\n",
    "            for i,v in self.instructions.items():\n",
    "                if e in i:\n",
    "                    for s in self.expansions[e]:\n",
    "                        r[i.replace(e,s)] = v\n",
    "                else:\n",
    "                    r[i] = v\n",
    "            self.instructions = r\n",
    "\n",
    "    def __len__(self):\n",
    "        return len(self.instructions)\n",
    "        \n",
    "    def __getitem__(self, name):\n",
    "        return self.instructions[name]\n",
    "        \n",
    "class InstructionSetOption(InstructionSet): ...\n",
    "class BaseInstructionSet(InstructionSet): \n",
    "    def __init__(self):\n",
    "        super().__init__(\"base\")\n",
    "        self.registers = {\n",
    "            \"AR0\": [0,0,0,0],\n",
    "            \"AR1\": [0,0,0,0],\n",
    "            \"AR2\": [0,0,0,0],\n",
    "            \"AR3\": [0,0,0,0],\n",
    "            \"AR4\": [0,0,0,0],\n",
    "            \"AR5\": [0,0,0,0],\n",
    "            \"AR6\": [0,0,0,0],\n",
    "            \"AR7\": [0,0,0,0],\n",
    "            \"AR8\": [0,0,0,0],\n",
    "            \"AR9\": [0,0,0,0],\n",
    "            \"AR10\": [0,0,0,0],\n",
    "            \"AR11\": [0,0,0,0],\n",
    "            \"AR12\": [0,0,0,0],\n",
    "            \"AR13\": [0,0,0,0],\n",
    "            \"AR14\": [0,0,0,0],\n",
    "            \"AR15\": [0,0,0,0],\n",
    "            \"PC\": [0,0,0,0],\n",
    "            \"SAR\": [0],    \n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"L8UI\": [\"RRI8\", \"8-bit unsigned load (8-bit offset)\"],\n",
    "            \"L16SI\": [\"RRI8\", \"16-bit signed load (8-bit shifted offset)\"],\n",
    "            \"L16UI\": [\"RRI8\", \"16-bit unsigned load (8-bit shifted offset)\"],\n",
    "            \"L32I\": [\"RRI8\", \"32-bit load (8-bit shifted offset)\"],\n",
    "            \"L32R\": [\"RI16\", \"32-bit load PC-relative (16-bit negative word offset)\"],\n",
    "            \"S8I\": [\"RRI8\", \"8-bit store (8-bit offset)\"],\n",
    "            \"S16I\": [\"RRI8\", \"16-bit store (8-bit shifted offset)\"],\n",
    "            \"S32I\": [\"RRI8\", \"32-bit store (8-bit shifted offset)\"],\n",
    "            \"MEMW\": [\"\", \"Order memory accesses before with memory access after\"],\n",
    "            \"EXTW\": [\"\", \"Order all external effects before with all external effects after\"],\n",
    "            \"CALLO\": [\"CALL\", \"Call subroutine, PC-relative\"],\n",
    "            \"CALLX0\": [\"CALLX\", \"Call subroutine, address in register\"],\n",
    "            \"RET\": [\"CALLX\", \"Subroutine return -- jump to return address\"],\n",
    "            \"J\": [\"CALLX\",\"Unconditional jump, PC-relative\"],\n",
    "            \"JX\": [\"CALLX\", \"Unconditional jump, address in register\"],\n",
    "            \"BALL\": [\"RRI8\", \"Branch if all of the masked bits are set\"],\n",
    "            \"BNALL\":[\"RRI8\",\"Branch if not all of the masked bits are set\"],\n",
    "            \"BANY\": [\"RRI8\", \"Branch if any of the masked bits are set\",[\"label\",0b1000,\"as\",\"at\",0b0111]],\n",
    "            \"BNONE\": [\"RRI8\", \"Branch if none of the masked bits are set (All Clear)\"],\n",
    "            \"BBC\": [\"RRI8\", \"Branch if bit clear\", [\"label\",0b0101,\"as\",\"at\",0b0111]],\n",
    "            \"BBCI\": [\"RRI8\", \"Branch if bit clear immediate\", [\"label\", (0,1,1,\"~bbi[4]\"), \"s\", \"bbi[0:3]\", 0b0111]],\n",
    "            \"BBS\": [\"RRI8\", \"Branch if bit set\"],\n",
    "            \"BBSI\": [\"RRI8\", \"Branch is bit set immediate\"],\n",
    "            \"BEQ\": [\"RRI8\", \"Branch if equal\"],\n",
    "            \"BEQI\": [\"BRI8\", \"Branch if equal immediate\"],\n",
    "            \"BEQZ\": [\"BRI12\", \"Branch is equal to zero\"],\n",
    "            \"BNE\": [\"RRI8\", \"Branch if not equal\"],\n",
    "            \"BNEI\": [\"BRI8\", \"Branch if not equal to immediate\"],\n",
    "            \"BNEZ\": [\"BRI12\", \"Branch if not equal to zero\"],\n",
    "            \"BGE\": [\"RRI8\", \"Branch if greater than or equal\"],\n",
    "            \"BGEI\": [\"BRI8\",\"Branch if greater than or equal to immediate\"],\n",
    "            \"BGEU\": [\"RRI8\", \"Branch if greater than or equal unsigned\"],\n",
    "            \"BGEUI\": [\"BRI8\", \"Branch if greater than or equal to unsigned immediate\"],\n",
    "            \"BGEZ\": [\"BRI12\", \"Branch to greater than or equal to zero\"],\n",
    "            \"BLT\": [\"RRI8\",\"Branch if less than\"],\n",
    "            \"BLTI\": [\"BRI8\", \"Branch if less than immediate\"],\n",
    "            \"BLTU\": [\"RRI8\", \"Branch if less than unsigned\"],\n",
    "            \"BLTUI\": [\"BRI8\", \"Branch if less than unsigned immediate\"],\n",
    "            \"BLTZ\": [\"RRI8\", \"Branch if less than zero\"],\n",
    "            \"MOVI\": [\"RRI8\", \"Load register with 12-bit signed constant\"],\n",
    "            \"MOVEQZ\": [\"RRR\", \"Conditional move if zero\"],\n",
    "            \"MOVNEZ\": [\"RRR\", \"Conditional move if non-zero\"],\n",
    "            \"MOVLTZ\": [\"RRR\", \"Conditional move if less than zero\"],\n",
    "            \"MOVGEZ\": [\"RRR\", \"Conditional move if greater than or equal to zero\"],\n",
    "            \"ADD\": [\"RRR\", \"Add two registers\"],\n",
    "            \"ADDI\": [\"RRI8\", \"Add signed constant to register\", [\"imm8\", 0b1100, \"as\", \"at\", 0b0010]],\n",
    "            \"ADDMI\": [\"RRI8\", \"Add signed constant shifted by 8 to register\",[\"imm8\", 0b1101, \"as\", \"at\", 0b0010]],\n",
    "            \"ADDX2\": [\"RRR\", \"Add register to register shifted by 1\",[0b1001, 0b0000, \"r\",\"s\",\"t\",0b0000]],\n",
    "            \"ADDX4\": [\"RRR\", \"Add register to register shifted by 2\",[0b1010, 0b0000, \"r\",\"s\",\"t\",0b0000]],\n",
    "            \"ADDX8\": [\"RRR\", \"Add register to register shifted by 3\",[0b1011, 0b0000, \"r\",\"s\",\"t\",0b0000]],\n",
    "            \"SUB\": [\"RRR\", \"Subtract two registers\"],\n",
    "            \"SUBX2\": [\"RRR\", \"Subtract register from register shifted by 1\"],\n",
    "            \"SUBX4\": [\"RRR\", \"Subtract register from register shifted by 2\"],\n",
    "            \"SUBX8\": [\"RRR\", \"Subtract register from register shifted by 3\"],\n",
    "            \"NEG\": [\"RRR\", \"Negate\"],\n",
    "            \"ABS\": [\"RRR\", \"Absolute value\", [0b0110, 0b0000, \"ar\", 0b0001, \"at\", 0b0000]],\n",
    "            \"SALT\": [\"RRR\", \"Set AR if less than\"],\n",
    "            \"SALTU\": [\"RRR\", \"Set AR if less than unsigned\"],\n",
    "            \"AND\": [\"RRR\", \"Bitwise logical and\", [0b0001, 0b0000, \"ar\",\"as\",\"at\", 0b0000]],\n",
    "            \"OR\": [\"RRR\", \"Bitwise logical or\"],\n",
    "            \"XOR\": [\"RRR\", \"Bitwise logical xor\"],\n",
    "            \"EXTUI\": [\"RRR\", \"Extract unsigned field immediate\"],\n",
    "            \"SRLI\": [\"RRR\", \"Shift right logical immediate\"],\n",
    "            \"SRAI\": [\"RRR\", \"Shift right arithmetic immediate\"],\n",
    "            \"SLLI\": [\"RRR\", \"Shift left logical immediate\"],\n",
    "            \"SRC\": [\"RRR\", \"Shift right combined\"],\n",
    "            \"SLL\": [\"RRR\", \"Shift left logical\"],\n",
    "            \"SRL\": [\"RRR\", \"Shift right logical\"],\n",
    "            \"SRA\": [\"RRR\", \"Shift right arithmetic\"],\n",
    "            \"SSL\": [\"RRR\", \"Set shift amount register for shift left logical\"],\n",
    "            \"SSR\": [\"RRR\", \"Set shift amount register for shift right logical\"],\n",
    "            \"SSAI\":[\"RRR\", \"Set shift amount register immediate\"],\n",
    "            \"SSA8B\":[\"RRR\", \"Set shift amount register for big-endian byte align\"],\n",
    "            \"SSA8L\": [\"RRR\", \"Set shift amount register for little-endian byte align\"],\n",
    "            \"RSR\": [\"RSR\", \"Read special register\"],\n",
    "            \"WSR\": [\"RSR\", \"Write special register\"],\n",
    "            \"XSR\": [\"RSR\", \"Exchange special register\"],\n",
    "            \"RUR\": [\"RUR\", \"Read user defined register\"],\n",
    "            \"WUR\": [\"RUR\" \"Write user defined register\"],\n",
    "            \"ISYNC\": [\"RRR\", \"Instruction fetch synchronize\"],\n",
    "            \"RSYNC\": [\"RRR\", \"Instruction register synchronize\"],\n",
    "            \"ESYNC\": [\"RRR\", \"Register value synchronize\"],\n",
    "            \"DSYNC\": [\"RRR\", \"Load/store synchronize\"],\n",
    "            \"FSYNC\": [\"RRR\", \"Fetch synchronize\"],\n",
    "            \"NOP\": [\"RRR\", \"No operation\"],\n",
    "        }\n",
    "\n",
    "        self.b4const = [-1,1,2,3,4,5,6,7,8,10,12,16,32,64,128,256]\n",
    "        self.b4constu = [32768, 65536, 2,3,4,5,6,7,8,10,12,16,32,64,128,256]\n",
    "        \n",
    "        self.memory = [0] * (1<<23) # 8MB\n",
    "        def _load(self, address, bits):\n",
    "            return self.memory[address:address+(bits//8)]\n",
    "\n",
    "        def _store(self, address, value):\n",
    "            self.memory[address:address+len(value)] = value\n",
    "\n",
    "class MAC16Option(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"mac16\")\n",
    "        self.registers = {\n",
    "            \"ACCHI\": [0,0,0,0],\n",
    "            \"ACCLO\": [0],\n",
    "            \"MR[0]\": [0,0,0,0],\n",
    "            \"MR[1]\": [0,0,0,0],\n",
    "            \"MR[2]\": [0,0,0,0],\n",
    "            \"MR[3]\": [0,0,0,0],\n",
    "            \"m0\": \"MR[0]\",\n",
    "            \"m1\": \"MR[1]\",\n",
    "            \"m2\": \"MR[2]\",\n",
    "            \"m3\": \"MR[3]\"\n",
    "        }\n",
    "        \n",
    "        self.instructions = {\n",
    "            \"LDDEC\": [\"RRR\", \"Load MAC16 data register (MR) with auto decrement\"],\n",
    "            \"LDINC\": [\"RRR\", \"Load MAC16 data register (MR) with auto increment\"],\n",
    "            \"MUL.AA.qq\": [\"RRR\", \"Signed multiply of two address registers\"],\n",
    "            \"MUL.AD.qq\": [\"RRR\", \"Signed multiply of an address register and a MAC16 data register\"],\n",
    "            \"MUL.DA.qq\": [\"RRR\", \"Signed multiply of a MAC16 data register and an address register\"],\n",
    "            \"MUL.DD.qq\": [\"RRR\", \"Signed multiply of two MAC16 data registers\"],\n",
    "            \"MULA.AA.qq\": [\"RRR\", \"Signed multiply-accumulate of two address registers\"],\n",
    "            \"MULA.AD.qq\": [\"RRR\", \"Signed multiply-accumulate of an address register and a MAC16 data register\"],\n",
    "            \"MULA.DA.qq\": [\"RRR\", \"Signed multiply-accumulate of a MAC16 data register and an address register\"],\n",
    "            \"MULA.DD.qq\": [\"RRR\", \"Signed multiply-accumulate of two MAC16 data registers\"],\n",
    "            \"MULS.AA.qq\": [\"RRR\", \"Signed multiply/subtract of two address registers\"],\n",
    "            \"MULS.AD.qq\": [\"RRR\", \"Signed multiply/subtract of an address register and a MAC16 data register\"],\n",
    "            \"MULS.DA.qq\": [\"RRR\", \"Signed multiply/subtract of a MAC16 data register and an address register\"],\n",
    "            \"MULS.DD.qq\": [\"RRR\", \"Signed multiply/subtract of two MAC16 data registers\"],\n",
    "            \"MULA.DA.qq.LDDEC\": [\"RRR\", \"Signed multiply-accumulate of a MAC16 data register and an address register, and load a MAC16 data register with auto decrement\"],\n",
    "            \"MULA.DA.qq.LDINC\": [\"RRR\", \"Signed multiply-accumulate of a MAC16 data register and an address register, and load a MAC16 data register with auto increment\"],\n",
    "            \"MULA.DD.qq.LDDEC\": [\"RRR\", \"Signed multiply-accumulate of two MAC16 data registers, and load a MAC16 data register with auto decrement\"],\n",
    "            \"MULA.DD.qq.LDINC\": [\"RRR\", \"Signed multiply-accumulate of two MAC16 data registers, and load a MAC16 data register with auto increment\"],\n",
    "            \"UMUL.AA.qq\": [\"RRR\", \"Unsigned multiply of two address registers\"],\n",
    "        }\n",
    "\n",
    "        self.expansions = {\n",
    "            \"qq\": [\"LL\",\"HL\",\"LH\",\"HH\"],\n",
    "        }\n",
    "\n",
    "class WindowedRegisterOption(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"windowed_register\")\n",
    "        self.registers = {\n",
    "            \"_AR0\": [0,0,0,0],\n",
    "            \"_AR1\": [0,0,0,0],\n",
    "            \"_AR2\": [0,0,0,0],\n",
    "            \"_AR3\": [0,0,0,0],\n",
    "            \"_AR4\": [0,0,0,0],\n",
    "            \"_AR5\": [0,0,0,0],\n",
    "            \"_AR6\": [0,0,0,0],\n",
    "            \"_AR7\": [0,0,0,0],\n",
    "            \"_AR8\": [0,0,0,0],\n",
    "            \"_AR9\": [0,0,0,0],\n",
    "            \"_AR10\": [0,0,0,0],\n",
    "            \"_AR11\": [0,0,0,0],\n",
    "            \"_AR12\": [0,0,0,0],\n",
    "            \"_AR13\": [0,0,0,0],\n",
    "            \"_AR14\": [0,0,0,0],\n",
    "            \"_AR15\": [0,0,0,0],\n",
    "            \"_AR16\": [0,0,0,0],\n",
    "            \"_AR17\": [0,0,0,0],\n",
    "            \"_AR18\": [0,0,0,0],\n",
    "            \"_AR19\": [0,0,0,0],\n",
    "            \"_AR20\": [0,0,0,0],\n",
    "            \"_AR21\": [0,0,0,0],\n",
    "            \"_AR22\": [0,0,0,0],\n",
    "            \"_AR23\": [0,0,0,0],\n",
    "            \"_AR24\": [0,0,0,0],\n",
    "            \"_AR25\": [0,0,0,0],\n",
    "            \"_AR26\": [0,0,0,0],\n",
    "            \"_AR27\": [0,0,0,0],\n",
    "            \"_AR28\": [0,0,0,0],\n",
    "            \"_AR29\": [0,0,0,0],\n",
    "            \"_AR30\": [0,0,0,0],\n",
    "            \"_AR31\": [0,0,0,0],\n",
    "            \"_AR32\": [0,0,0,0],\n",
    "            \"_AR33\": [0,0,0,0],\n",
    "            \"_AR34\": [0,0,0,0],\n",
    "            \"_AR35\": [0,0,0,0],\n",
    "            \"_AR36\": [0,0,0,0],\n",
    "            \"_AR37\": [0,0,0,0],\n",
    "            \"_AR38\": [0,0,0,0],\n",
    "            \"_AR39\": [0,0,0,0],\n",
    "            \"_AR40\": [0,0,0,0],\n",
    "            \"_AR41\": [0,0,0,0],\n",
    "            \"_AR42\": [0,0,0,0],\n",
    "            \"_AR43\": [0,0,0,0],\n",
    "            \"_AR44\": [0,0,0,0],\n",
    "            \"_AR45\": [0,0,0,0],\n",
    "            \"_AR46\": [0,0,0,0],\n",
    "            \"_AR47\": [0,0,0,0],\n",
    "            \"_AR48\": [0,0,0,0],\n",
    "            \"_AR49\": [0,0,0,0],\n",
    "            \"_AR50\": [0,0,0,0],\n",
    "            \"_AR51\": [0,0,0,0],\n",
    "            \"_AR52\": [0,0,0,0],\n",
    "            \"_AR53\": [0,0,0,0],\n",
    "            \"_AR54\": [0,0,0,0],\n",
    "            \"_AR55\": [0,0,0,0],\n",
    "            \"_AR56\": [0,0,0,0],\n",
    "            \"_AR57\": [0,0,0,0],\n",
    "            \"_AR58\": [0,0,0,0],\n",
    "            \"_AR59\": [0,0,0,0],\n",
    "            \"_AR60\": [0,0,0,0],\n",
    "            \"_AR61\": [0,0,0,0],\n",
    "            \"_AR62\": [0,0,0,0],\n",
    "            \"_AR63\": [0,0,0,0],\n",
    "            \"AR0\": \"_AR0\",\n",
    "            \"AR1\": \"_AR1\",\n",
    "            \"AR2\": \"_AR2\",\n",
    "            \"AR3\": \"_AR3\",\n",
    "            \"AR4\": \"_AR4\",\n",
    "            \"AR5\": \"_AR5\",\n",
    "            \"AR6\": \"_AR6\",\n",
    "            \"AR7\": \"_AR7\",\n",
    "            \"AR8\": \"_AR8\",\n",
    "            \"AR9\": \"_AR9\",\n",
    "            \"AR10\": \"_AR10\",\n",
    "            \"AR11\": \"_AR11\",\n",
    "            \"AR12\": \"_AR12\",\n",
    "            \"AR13\": \"_AR13\",\n",
    "            \"AR14\": \"_AR14\",\n",
    "            \"AR15\": \"_AR15\",\n",
    "            \"WindowBase\": [0],\n",
    "            \"WindowStart\": [0,0],\n",
    "            \"PS.CALLINC\": [0],\n",
    "            \"PS.OWB\": [0],\n",
    "            \"PS.WOE\": [0],\n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"MOVSP\": [\"RRR\", \"Atomic check window and move\"],\n",
    "            \"CALL4\": [\"CALLX\", \"Call subroutine, PC-relative, hide four registers\"],\n",
    "            \"CALL8\": [\"CALLX\", \"Call subroutine, PC-relative, hide eight registers\"],\n",
    "            \"CALL12\": [\"CALLX\", \"Call subroutine, PC-relative, hide twelve registers\"],\n",
    "            \"CALLX4\": [\"CALLX\", \"Call subroutine, address in register, hide four registers\"],\n",
    "            \"CALLX8\": [\"CALLX\", \"Call subroutine, address in register, hide eight registers\"],\n",
    "            \"CALLX12\": [\"CALLX\", \"Call subroutine, address in register, hide twelve registers\"],\n",
    "            \"ENTRY\": [\"BRI12\", \"Subroutine entry, rotate registers, adjust stack pointer\"],\n",
    "            \"RETW\": [\"CALLX\", \"Subroutine return, unrotate registers, jump to return address\"],\n",
    "            \"RETW.N\": [\"CALLX\", \"Subroutine return, unrotate registers, jump to return address (16-bit encoding)\"],\n",
    "            \"ROTW\": [\"RRR\", \"Rotate window by a constant\"],\n",
    "            \"L32E\": [\"RRI4\", \"Load 32 bits for window exception\"],\n",
    "            \"S32E\": [\"RRI4\", \"Store 32 bits for window exception\"],\n",
    "            \"RFWO\": [\"RRR\", \"Return from window overflow exception\"],\n",
    "            \"RFWU\": [\"RRR\", \"Return from window underflow exception\"],\n",
    "        }\n",
    "\n",
    "    def _entry(self, imm12, s):\n",
    "        assert s >= 0 and s <= 3\n",
    "        \n",
    "        callinc = self.get_uint_value(\"PS.CALLINC\")\n",
    "        window_base = self.get_uint_value(\"WindowBase\")\n",
    "        window_start = self.get_uint_value(\"WindowStart\")\n",
    "        window_start |= 1 << window_base\n",
    "        window_base = self.set_uint_value(\"WindowBase\", window_base + (callinc << 2), 8)\n",
    "        window_start = self.set_uint_value(\"WindowStart\", window_start, 16)\n",
    "        \n",
    "        sp_reg = \"AR\" + str(s)\n",
    "        sp_val = self.get_uint_value(sp_reg)\n",
    "        sp_val = self.set_uint_value(sp_reg, sp_val - (imm12 << 3), 32)\n",
    "        for i in range(16):\n",
    "            dst = i + window_base\n",
    "            self.registers[\"AR\" + str(i)] = (\"_AR\" + str(dst)) if dst < 64 else None\n",
    "        self.set_uint_value( sp_reg, sp_val, 32)\n",
    "        a0 = self.get_uint_value(\"AR0\")\n",
    "        a0 = self.set_uint_value(\"AR0\", (a0 & 0x3FFFFFFF) | (callinc << 30), 32)\n",
    "        return self\n",
    "\n",
    "    def _retw(self):\n",
    "        # TODO window overflow / underflow + exceptions\n",
    "        pc = self.get_uint_value(\"PC\")\n",
    "        ws = self.get_uint_value(\"WindowStart\")\n",
    "        address = self.get_uint_value(\"AR0\")\n",
    "        callinc = (address >> 30) & 0x3\n",
    "        address = (address & 0x3FFFFFFF) | (pc & 0xC0000000)\n",
    "        window_base = self.get_uint_value(\"WindowBase\")\n",
    "        window_base = self.set_uint_value(\"WindowBase\", window_base - (callinc << 2), 8)\n",
    "        for i in range(16):\n",
    "            dst = i + window_base\n",
    "            self.registers[\"AR\" + str(i)] = (\"_AR\" + str(dst)) if dst < 64 else None\n",
    "        if ws & (1<<window_base):\n",
    "            ws &= ~(1<<window_base)\n",
    "            self.set_uint_value(\"WindowStart\", ws, 16)\n",
    "            self.set_uint_value(\"PS.CALLINC\", callinc, 8)\n",
    "            self.set_uint_value(\"PC\", address, 32)\n",
    "        \n",
    "class MiscellaneousOperationsOption(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"miscellaneous\")\n",
    "        self.registers = {}\n",
    "        self.instructions = {\n",
    "            \"CLAMPS\": [\"RRR\", \"Clamp to signed power of two range\"],\n",
    "            \"MAX\": [\"RRR\", \"Max value signed\"],\n",
    "            \"MAXU\": [\"RRR\", \"Max value unsigned\"],\n",
    "            \"MIN\": [\"RRR\", \"Min value signed\"],\n",
    "            \"MINU\": [\"RRR\", \"Min value signed\"],\n",
    "            \"NSA\": [\"RRR\", \"Normalization shift amount signed\"],\n",
    "            \"NSAU\": [\"RRR\", \"Normalization shift amount unsigned\"],\n",
    "            \"SEXT\": [\"RRR\", \"Sign extend\"]\n",
    "        }\n",
    "\n",
    "class FloatingPointCoprocessorOption(InstructionSetOption):\n",
    "    def __init__(self, double_precision=True):\n",
    "        super().__init__(\"floating_point_coprocessor\")\n",
    "        self.registers = {\n",
    "            \"FR0\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR1\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR2\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR3\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR4\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR5\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR6\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR7\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR8\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR9\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR10\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR11\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR12\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR13\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR14\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FR15\": [0,0,0,0,0,0,0,0] if double_precision else [0,0,0,0],\n",
    "            \"FCR\": [0,0,0,0],\n",
    "            \"FSR\": [0,0,0,0],\n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"ABS.p\": [\"RRR\", \"Absolute value\", [0b1111, \"p\", \"fr\",\"fs\", 0b0001, 0b0000]],\n",
    "            \"ADD.p\": [\"RRR\", \"Add\", [0b0000, \"p\", \"fr\",\"fs\",\"ft\", 0b0000]],\n",
    "            \"ADDEXP.p\": [\"RRR\", \"Add exponent\", [0b1111, \"p\",\"fr\",\"fs\",0b1110, 0b0000]],\n",
    "            \"ADDEXPM.p\": [\"RRR\", \"Add exponent from mantissa segment\", [0b1111, \"p\", \"fr\",\"fs\",0b1111,0b0000]],\n",
    "            \"CEIL.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to +inf\"],\n",
    "            \"CONST.p\": [\"RRR\", \"Create floating-point constant\"],\n",
    "            \"DIV0.p\": [\"RRR\", \"IEEE divide initial step\"],\n",
    "            \"DIVN.p\": [\"RRR\", \"IEEE divide final step\"],\n",
    "            \"FLOAT.p\": [\"RRR\", \"Signed integer to floating-point conversion (current rounding mode\"],\n",
    "            \"FLOOR.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to -inf\"],\n",
    "            \"LpI\": [\"RRI8\", \"Load immediate\"],\n",
    "            \"LpIP\": [\"RRI8\", \"Load immediate with base post-increment\"],\n",
    "            \"LpX\": [\"RRR\", \"Load indexed\"],\n",
    "            \"LpXP\": [\"RRR\", \"Load with base post-increment\"],\n",
    "            \"MADD.p\": [\"RRR\", \"Multiply-add\"],\n",
    "            \"MADDN.p\": [\"RRR\", \"Multiply-add with round mode override to round-to-nearest\"],\n",
    "            \"MKDADJ.p\": [\"RRR\", \"Make divide adjust amounts\"],\n",
    "            \"MKSADJ.p\": [\"RRR\", \"Make square-root adjust amounts\"],\n",
    "            \"MOV.p\": [\"RRR\", \"Move\"],\n",
    "            \"MOVEQZ.p\": [\"RRR\", \"Move if equal to zero\"],\n",
    "            \"MOVF.p\": [\"RRR\", \"Move if boolean condition false\"],\n",
    "            \"MOVGEZ.p\": [\"RRR\", \"Move if greater than or equal to zero\"],\n",
    "            \"MOVLTZ.p\": [\"RRR\", \"Move if less than zero\"],\n",
    "            \"MOVNEZ.p\": [\"RRR\", \"Move if not equal to zero\"],\n",
    "            \"MOVT.p\": [\"RRR\", \"Move if boolean condition true\"],\n",
    "            \"MSUB.p\": [\"RRR\", \"Multiply-subtract\"],\n",
    "            \"MUL.p\": [\"RRR\", \"Multiply\"],\n",
    "            \"NEG.p\": [\"RRR\", \"Negate\"],\n",
    "            \"NEXP01.p\": [\"RRR\", \"Narrow exponent\"],\n",
    "            \"OEQ.p\": [\"RRR\", \"Compare equal\"],\n",
    "            \"OLE.p\": [\"RRR\", \"Compare less than or equal\"],\n",
    "            \"OLT.p\": [\"RRR\", \"Compare less than\"],\n",
    "            \"RECIP0.p\": [\"RRR\", \"Reciprocal initial step\"],\n",
    "            \"RFR\": [\"RRR\", \"Read floating-point register (FR to AR)\"],\n",
    "            \"ROUND.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to nearest\"],\n",
    "            \"RSQRT0.p\": [\"RRR\", \"Reciprocal square root initial step\"],\n",
    "            \"RUR.FCR\": [\"RRR\", \"Read floating-point control register (to AR)\"],\n",
    "            \"RUR.FSR\": [\"RRR\", \"Read floating-point status register (to AR)\"],\n",
    "            \"SQRT0.p\": [\"RRR\", \"Square root initial step\"],\n",
    "            \"SSI\": [\"RRI8\", \"Store immediate\"],\n",
    "            \"SSIP\": [\"RRI8\", \"Store immidiate with base post-increment\"],\n",
    "            \"SSX\": [\"RRR\", \"Store indexed\"],\n",
    "            \"SSXP\": [\"RRR\", \"Store indexed with base post-increment\"],\n",
    "            \"SUB.p\": [\"RRR\", \"Subtract\"],\n",
    "            \"TRUNC.p\": [\"RRR\", \"Floating-point to signed integer conversion with round to 0\"],\n",
    "            \"UEQ.p\": [\"RRR\", \"Compare unordered or equal\"],\n",
    "            \"UFLOAT.p\": [\"RRR\", \"Unsigned integer to floating-point conversion (current rounding mode\"],\n",
    "            \"ULE.p\": [\"RRR\", \"Compare unordered or less than or equal\"],\n",
    "            \"ULT.p\": [\"RRR\", \"Compare unordered or less than\"],\n",
    "            \"UN.p\": [\"RRR\", \"Compare unordered\"],\n",
    "            \"UTRUNC.p\": [\"RRR\", \"Floating-point to unsigned integer conversion with round to 0\"],\n",
    "            \"WFR\": [\"RRR\", \"Write floating-point register (AR to FR)\"],\n",
    "            \"RUR.FCR\": [\"RRR\", \"Write floating-point control register\"],\n",
    "            \"RUR.FSR\": [\"RRR\", \"Write floating-point status register\"],\n",
    "            # double precision only\n",
    "            \"CVTD.S\": [\"RRR\", \"Convert single-precision to double-precision\"],\n",
    "            \"CVTS.D\": [\"RRR\", \"Convert double-precision to single-precision\"],\n",
    "            \"RFRD\": [\"RRR\", \"Read floating-point register upper (FR to AR)\"],\n",
    "        }\n",
    "\n",
    "        self.expansions = {\n",
    "            \"p\": { \"S\": 0b1010, \"D\":0b1111 } \n",
    "        }\n",
    "\n",
    "class ESPS3ExtensionOption(InstructionSetOption):\n",
    "    def __init__(self):\n",
    "        super().__init__(\"esp32s3_extension\")\n",
    "        self.registers = {\n",
    "            \"Q0\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q1\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q2\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q3\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q4\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q5\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q6\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"Q7\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"q0\": \"Q0\",\n",
    "            \"q1\": \"Q1\",\n",
    "            \"q2\": \"Q2\",\n",
    "            \"q3\": \"Q3\",\n",
    "            \"q4\": \"Q4\",\n",
    "            \"q5\": \"Q5\",\n",
    "            \"q6\": \"Q6\",\n",
    "            \"q7\": \"Q7\",\n",
    "            \"SAR_BYTE\": [0],\n",
    "            \"ACCX\": [0,0,0,0,0],\n",
    "            \"QACC_H\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"QACC_L\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "            \"FFT_BIT_WIDTH\": [0],\n",
    "            \"UA_STATE\": [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0],\n",
    "        }\n",
    "\n",
    "        self.instructions = {\n",
    "            \"LD.QR\": [\"\",\"Load 16-byte data to QR\"],\n",
    "            \"EE.VLD.128.p\": [\"\", \"Read the 16-byte data, then add a value to the access address.\"],\n",
    "            \"EE.VLD.hl.64.p\": [\"\", \"Read the 8-byte data, then add a value to the access address\"],\n",
    "            \"EE.VLDBC.n32.q\": [],\n",
    "            \"EE.VLDHBC.16.INCP\": [],\n",
    "            \"EE.LDF.m.p\": [],\n",
    "            \"EE.LD.128.USAR.p\": [],\n",
    "            \"EE.LDQA.usn16.128.p\": [],\n",
    "            \"EE.LD.QACC_hl.z.IP\": [],\n",
    "            \"EE.LD.ACCX.IP\": [],\n",
    "            \"EE.LD.UA_STATE.IP\": [],\n",
    "            \"EE.LDXQ.32\": [],\n",
    "            \"ST.QR\": [],\n",
    "            \"EE.VST.128.p\": [],\n",
    "            \"EE.VST.hl.64.p\": [],\n",
    "            \"EE.STF.m.p\": [],\n",
    "            \"EE.ST.QACC_hl.z.IP\": [],\n",
    "            \"EE.ST.ACCX.IP\": [],\n",
    "            \"EE.ST.UA_STATE.IP\": [],\n",
    "            \"EE.STXQ.32\": [],\n",
    "            \"MV.QR\": [],\n",
    "            \"EE.MOVI.32.A\": [],\n",
    "            \"EE.MOVI.32.Q\": [],\n",
    "            \"EE.VZIP.n32\": [],\n",
    "            \"EE.VUNZIP.n32\": [],\n",
    "            \"EE.ZERO.Q\": [],\n",
    "            \"EE.ZERO.QACC\": [],\n",
    "            \"EE.ZERO.ACCX\": [],\n",
    "            \"EE.MOV.usn16.QACC\": [],\n",
    "            \"EE.VADDS.Sn32.w1\": [],\n",
    "            \"EE.VSUBS.Sn32.w1\": [],\n",
    "            \"EE.VMUL.usn16.w1\": [],\n",
    "            \"EE.CMUL.S16.w1\": [],\n",
    "            \"EE.VMULAS.usn16.ACCX.w2\": [],\n",
    "            \"EE.VMULAS.usn16.QACC.w3\": [],\n",
    "            \"EE.VMULAS.usn16.ACCX.w2.QUP\": [],\n",
    "            \"EE.VMULAS.usn16.QACC.w3.QUP\": [],\n",
    "            \"EE.SMULAS.Sn16.QACC.w4\": [],\n",
    "            \"EE.SRCMB.Sn16.QACC\": [],\n",
    "            \"EE.SRS.ACCX\": [],\n",
    "            \"EE.VRELU.Sn8\": [],\n",
    "            \"EE.VPRELU.Sn16\": [],\n",
    "            \"EE.VMAX.Sn32.w1\": [],\n",
    "            \"EE.VMIN.Sn32.w1\": [],\n",
    "            \"EE.VCMP.ee.Sn32\": [],\n",
    "            \"EE.ORQ\": [],\n",
    "            \"EE.XORQ\": [],\n",
    "            \"EE.ANDQ\": [],\n",
    "            \"EE.NOTQ\": [],\n",
    "            \"EE.SRC.Q\": [],\n",
    "            \"EE.SRC.Q.QUP\": [],\n",
    "            \"EE.SRC.Q.LD.p\": [],\n",
    "            \"EE.SLCI.2Q\": [],\n",
    "            \"EE.SLCXXP.2Q\": [],\n",
    "            \"EE.SRCI.2Q\": [],\n",
    "            \"EE.SRCXXP.2Q\": [],\n",
    "            \"EE.SRCQ.128.ST.INCP\": [],\n",
    "            \"EE.VSR.32\": [],\n",
    "            \"EE.VSL.32\": [],\n",
    "            \"EE.FFT.R2BF.S16\": [],\n",
    "            \"EE.FFT.R2BF.S16.ST.INCP\": [],\n",
    "            \"EE.FFT.CMUL.S16.w5\": [],\n",
    "            \"EE.BITREV\": [],\n",
    "            \"EE.FFT.AMS.S16.w6\": [],\n",
    "            \"EE.FFT.VST.R32.DECP\": [],\n",
    "            \"EE.WR_MASK_GPIO_OUT\": [],\n",
    "            \"EE.SET_BIT_GPIO_OUT\": [],\n",
    "            \"EE.CLR_BIT_GPIO_OUT\": [],\n",
    "            \"EE.GET_GPIO_IN\": [],\n",
    "        }\n",
    "\n",
    "        self.expansions = {\n",
    "            \"p\": { \"IP\": 1, \"XP\":2 },\n",
    "            \"q\": { \"\": 0, \"IP\": 1, \"XP\": 2 },\n",
    "            \"n16\": { \"8\": 3, \"16\": 4 },\n",
    "            \"n32\": { \"8\": 3, \"16\": 4, \"32\": 5 },\n",
    "            \"m\": { \"64\": 0, \"128\": 1 },\n",
    "            \"us\": { \"U\": 0x0000, \"S\": 0x0001 },\n",
    "            \"hl\": { \"H\": 0b0000, \"L\": 0b0001 },\n",
    "            \"z\": {\"H.32\": 0, \"L.128\":1 },\n",
    "            \"w1\": { \"\": 0, \"LD.INCP\": 1, \"ST.INCP\": 0 },\n",
    "            \"w2\": { \"\": 0, \"LD.IP\": 1, \"LD.XP\": 2},\n",
    "            \"w3\": { \"\": 0, \"LD.IP\": 1, \"LD.XP\": 2, \"LDBC.INCP\":3},\n",
    "            \"w4\": { \"\": 0, \"LD.INCP\": 1},\n",
    "            \"w5\": { \"LD.XP\": 0, \"ST.XP\": 1 },\n",
    "            \"w6\": { \"LD.INCP.UAUP\":0, \"LD.INCP\": 1, \"LD.R32.DECP\": 2, \"ST.INCP\": 3 },\n",
    "            \"ee\": { \"EQ\": 0, \"LT\": 1, \"GT\": 2 },\n",
    "        }\n",
    "        \n",
    "base = BaseInstructionSet()\n",
    "base.expand()\n",
    "base.extend(MAC16Option())\n",
    "base.extend(WindowedRegisterOption())\n",
    "InstructionFormat = InstructionFormats()\n",
    "\n",
    "instruction = base[\"ADDMI\"]\n",
    "print(InstructionFormat.template_string(\"ADDMI\", instruction))\n",
    "\n",
    "base.set_uint_value(\"PC\", 128, 32)\n",
    "base.set_uint_value(\"AR3\", 1024, 32)\n",
    "base.set_uint_value(\"AR12\", 13, 32)\n",
    "base.set_uint_value(\"AR0\", 132, 32)\n",
    "\n",
    "print(\"AR0\", base.get_uint_value(\"AR0\"))\n",
    "print(\"AR3\", base.get_uint_value(\"AR3\"))\n",
    "\n",
    "base.set_uint_value(\"PS.CALLINC\", 2, 8)\n",
    "base.options[\"windowed_register\"]._entry(32,3)\n",
    "base.set_uint_value(\"AR2\", 21, 32)\n",
    "\n",
    "print(\"AR0 = 21?\", base.get_uint_value(\"AR0\"))\n",
    "print(\"AR3 = 768?\", base.get_uint_value(\"AR3\"))\n",
    "print(\"AR4 = 13?\", base.get_uint_value(\"AR4\"))\n",
    "\n",
    "base.options[\"windowed_register\"]._retw()\n",
    "print(\"AR0 = 132?\", base.get_uint_value(\"AR0\"))\n",
    "print(\"AR3 = 1024?\", base.get_uint_value(\"AR3\"))\n",
    "print(\"AR10 = 21?\", base.get_uint_value(\"AR10\"))\n",
    "print(\"AR12 = 13?\", base.get_uint_value(\"AR12\"))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "bd8c9b7f-002d-4fd4-a2f3-57c117faa50c",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
