
Arduino_Atmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003e  00800200  000021fa  0000228e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000021fa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000019  0080023e  0080023e  000022cc  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000022cc  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002b8  00000000  00000000  00002328  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001317  00000000  00000000  000025e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000a9e  00000000  00000000  000038f7  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001658  00000000  00000000  00004395  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000754  00000000  00000000  000059f0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000006ef  00000000  00000000  00006144  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d04  00000000  00000000  00006833  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001e8  00000000  00000000  00007537  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 41 09 	jmp	0x1282	; 0x1282 <__vector_39>
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	70 09       	sbc	r23, r0
      e6:	de 09       	sbc	r29, r14
      e8:	de 09       	sbc	r29, r14
      ea:	de 09       	sbc	r29, r14
      ec:	de 09       	sbc	r29, r14
      ee:	de 09       	sbc	r29, r14
      f0:	de 09       	sbc	r29, r14
      f2:	de 09       	sbc	r29, r14
      f4:	70 09       	sbc	r23, r0
      f6:	de 09       	sbc	r29, r14
      f8:	de 09       	sbc	r29, r14
      fa:	de 09       	sbc	r29, r14
      fc:	de 09       	sbc	r29, r14
      fe:	de 09       	sbc	r29, r14
     100:	de 09       	sbc	r29, r14
     102:	de 09       	sbc	r29, r14
     104:	72 09       	sbc	r23, r2
     106:	de 09       	sbc	r29, r14
     108:	de 09       	sbc	r29, r14
     10a:	de 09       	sbc	r29, r14
     10c:	de 09       	sbc	r29, r14
     10e:	de 09       	sbc	r29, r14
     110:	de 09       	sbc	r29, r14
     112:	de 09       	sbc	r29, r14
     114:	de 09       	sbc	r29, r14
     116:	de 09       	sbc	r29, r14
     118:	de 09       	sbc	r29, r14
     11a:	de 09       	sbc	r29, r14
     11c:	de 09       	sbc	r29, r14
     11e:	de 09       	sbc	r29, r14
     120:	de 09       	sbc	r29, r14
     122:	de 09       	sbc	r29, r14
     124:	72 09       	sbc	r23, r2
     126:	de 09       	sbc	r29, r14
     128:	de 09       	sbc	r29, r14
     12a:	de 09       	sbc	r29, r14
     12c:	de 09       	sbc	r29, r14
     12e:	de 09       	sbc	r29, r14
     130:	de 09       	sbc	r29, r14
     132:	de 09       	sbc	r29, r14
     134:	de 09       	sbc	r29, r14
     136:	de 09       	sbc	r29, r14
     138:	de 09       	sbc	r29, r14
     13a:	de 09       	sbc	r29, r14
     13c:	de 09       	sbc	r29, r14
     13e:	de 09       	sbc	r29, r14
     140:	de 09       	sbc	r29, r14
     142:	de 09       	sbc	r29, r14
     144:	d8 09       	sbc	r29, r8
     146:	de 09       	sbc	r29, r14
     148:	de 09       	sbc	r29, r14
     14a:	de 09       	sbc	r29, r14
     14c:	de 09       	sbc	r29, r14
     14e:	de 09       	sbc	r29, r14
     150:	de 09       	sbc	r29, r14
     152:	de 09       	sbc	r29, r14
     154:	a9 09       	sbc	r26, r9
     156:	de 09       	sbc	r29, r14
     158:	de 09       	sbc	r29, r14
     15a:	de 09       	sbc	r29, r14
     15c:	de 09       	sbc	r29, r14
     15e:	de 09       	sbc	r29, r14
     160:	de 09       	sbc	r29, r14
     162:	de 09       	sbc	r29, r14
     164:	de 09       	sbc	r29, r14
     166:	de 09       	sbc	r29, r14
     168:	de 09       	sbc	r29, r14
     16a:	de 09       	sbc	r29, r14
     16c:	de 09       	sbc	r29, r14
     16e:	de 09       	sbc	r29, r14
     170:	de 09       	sbc	r29, r14
     172:	de 09       	sbc	r29, r14
     174:	99 09       	sbc	r25, r9
     176:	de 09       	sbc	r29, r14
     178:	de 09       	sbc	r29, r14
     17a:	de 09       	sbc	r29, r14
     17c:	de 09       	sbc	r29, r14
     17e:	de 09       	sbc	r29, r14
     180:	de 09       	sbc	r29, r14
     182:	de 09       	sbc	r29, r14
     184:	c1 09       	sbc	r28, r1

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea ef       	ldi	r30, 0xFA	; 250
     19e:	f1 e2       	ldi	r31, 0x21	; 33
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 33       	cpi	r26, 0x3E	; 62
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ae e3       	ldi	r26, 0x3E	; 62
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a7 35       	cpi	r26, 0x57	; 87
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	7c d0       	rcall	.+248    	; 0x2ba <main>
     1c2:	0c 94 fb 10 	jmp	0x21f6	; 0x21f6 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <adc_init>:
	ADCSRA |= (1<<ADSC);
}*/

int adc_done(){
	return (ADCSRA & (1<<ADIF));
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	8c e7       	ldi	r24, 0x7C	; 124
     1d2:	90 e0       	ldi	r25, 0x00	; 0
     1d4:	2c e7       	ldi	r18, 0x7C	; 124
     1d6:	30 e0       	ldi	r19, 0x00	; 0
     1d8:	f9 01       	movw	r30, r18
     1da:	20 81       	ld	r18, Z
     1dc:	20 68       	ori	r18, 0x80	; 128
     1de:	fc 01       	movw	r30, r24
     1e0:	20 83       	st	Z, r18
     1e2:	8c e7       	ldi	r24, 0x7C	; 124
     1e4:	90 e0       	ldi	r25, 0x00	; 0
     1e6:	2c e7       	ldi	r18, 0x7C	; 124
     1e8:	30 e0       	ldi	r19, 0x00	; 0
     1ea:	f9 01       	movw	r30, r18
     1ec:	20 81       	ld	r18, Z
     1ee:	2f 7b       	andi	r18, 0xBF	; 191
     1f0:	fc 01       	movw	r30, r24
     1f2:	20 83       	st	Z, r18
     1f4:	8c e7       	ldi	r24, 0x7C	; 124
     1f6:	90 e0       	ldi	r25, 0x00	; 0
     1f8:	2c e7       	ldi	r18, 0x7C	; 124
     1fa:	30 e0       	ldi	r19, 0x00	; 0
     1fc:	f9 01       	movw	r30, r18
     1fe:	20 81       	ld	r18, Z
     200:	2f 7d       	andi	r18, 0xDF	; 223
     202:	fc 01       	movw	r30, r24
     204:	20 83       	st	Z, r18
     206:	80 e3       	ldi	r24, 0x30	; 48
     208:	90 e0       	ldi	r25, 0x00	; 0
     20a:	20 e3       	ldi	r18, 0x30	; 48
     20c:	30 e0       	ldi	r19, 0x00	; 0
     20e:	f9 01       	movw	r30, r18
     210:	20 81       	ld	r18, Z
     212:	2e 7f       	andi	r18, 0xFE	; 254
     214:	fc 01       	movw	r30, r24
     216:	20 83       	st	Z, r18
     218:	8b e7       	ldi	r24, 0x7B	; 123
     21a:	90 e0       	ldi	r25, 0x00	; 0
     21c:	2b e7       	ldi	r18, 0x7B	; 123
     21e:	30 e0       	ldi	r19, 0x00	; 0
     220:	f9 01       	movw	r30, r18
     222:	20 81       	ld	r18, Z
     224:	27 7f       	andi	r18, 0xF7	; 247
     226:	fc 01       	movw	r30, r24
     228:	20 83       	st	Z, r18
     22a:	8c e7       	ldi	r24, 0x7C	; 124
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	2c e7       	ldi	r18, 0x7C	; 124
     230:	30 e0       	ldi	r19, 0x00	; 0
     232:	f9 01       	movw	r30, r18
     234:	20 81       	ld	r18, Z
     236:	20 7e       	andi	r18, 0xE0	; 224
     238:	fc 01       	movw	r30, r24
     23a:	20 83       	st	Z, r18
     23c:	8a e7       	ldi	r24, 0x7A	; 122
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	2a e7       	ldi	r18, 0x7A	; 122
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	f9 01       	movw	r30, r18
     246:	20 81       	ld	r18, Z
     248:	27 60       	ori	r18, 0x07	; 7
     24a:	fc 01       	movw	r30, r24
     24c:	20 83       	st	Z, r18
     24e:	8b e7       	ldi	r24, 0x7B	; 123
     250:	90 e0       	ldi	r25, 0x00	; 0
     252:	2b e7       	ldi	r18, 0x7B	; 123
     254:	30 e0       	ldi	r19, 0x00	; 0
     256:	f9 01       	movw	r30, r18
     258:	20 81       	ld	r18, Z
     25a:	28 7f       	andi	r18, 0xF8	; 248
     25c:	fc 01       	movw	r30, r24
     25e:	20 83       	st	Z, r18
     260:	8a e7       	ldi	r24, 0x7A	; 122
     262:	90 e0       	ldi	r25, 0x00	; 0
     264:	2a e7       	ldi	r18, 0x7A	; 122
     266:	30 e0       	ldi	r19, 0x00	; 0
     268:	f9 01       	movw	r30, r18
     26a:	20 81       	ld	r18, Z
     26c:	20 68       	ori	r18, 0x80	; 128
     26e:	fc 01       	movw	r30, r24
     270:	20 83       	st	Z, r18
     272:	df 91       	pop	r29
     274:	cf 91       	pop	r28
     276:	08 95       	ret

00000278 <read_adc_out>:

int read_adc_out(){
     278:	cf 93       	push	r28
     27a:	df 93       	push	r29
     27c:	cd b7       	in	r28, 0x3d	; 61
     27e:	de b7       	in	r29, 0x3e	; 62
	//ADCSRA |= (1<<ADIF);				//Clear interrupt flag. 
	
	ADCSRA |= (1<<ADSC);				//Start ADC. First run takes 25 cycles. Others take 13.
     280:	8a e7       	ldi	r24, 0x7A	; 122
     282:	90 e0       	ldi	r25, 0x00	; 0
     284:	2a e7       	ldi	r18, 0x7A	; 122
     286:	30 e0       	ldi	r19, 0x00	; 0
     288:	f9 01       	movw	r30, r18
     28a:	20 81       	ld	r18, Z
     28c:	20 64       	ori	r18, 0x40	; 64
     28e:	fc 01       	movw	r30, r24
     290:	20 83       	st	Z, r18
	
	while ((ADCSRA & (1<<ADSC))) {}		//Wait till conversion is done. 
     292:	00 00       	nop
     294:	8a e7       	ldi	r24, 0x7A	; 122
     296:	90 e0       	ldi	r25, 0x00	; 0
     298:	fc 01       	movw	r30, r24
     29a:	80 81       	ld	r24, Z
     29c:	88 2f       	mov	r24, r24
     29e:	90 e0       	ldi	r25, 0x00	; 0
     2a0:	80 74       	andi	r24, 0x40	; 64
     2a2:	99 27       	eor	r25, r25
     2a4:	00 97       	sbiw	r24, 0x00	; 0
     2a6:	b1 f7       	brne	.-20     	; 0x294 <read_adc_out+0x1c>
	
	return ADCH;
     2a8:	89 e7       	ldi	r24, 0x79	; 121
     2aa:	90 e0       	ldi	r25, 0x00	; 0
     2ac:	fc 01       	movw	r30, r24
     2ae:	80 81       	ld	r24, Z
     2b0:	88 2f       	mov	r24, r24
     2b2:	90 e0       	ldi	r25, 0x00	; 0
}
     2b4:	df 91       	pop	r29
     2b6:	cf 91       	pop	r28
     2b8:	08 95       	ret

000002ba <main>:
#define FOSC 16000000
#define MYUBRR FOSC/16/BAUD-1



int main(void){
     2ba:	cf 93       	push	r28
     2bc:	df 93       	push	r29
     2be:	cd b7       	in	r28, 0x3d	; 61
     2c0:	de b7       	in	r29, 0x3e	; 62
     2c2:	a7 97       	sbiw	r28, 0x27	; 39
     2c4:	0f b6       	in	r0, 0x3f	; 63
     2c6:	f8 94       	cli
     2c8:	de bf       	out	0x3e, r29	; 62
     2ca:	0f be       	out	0x3f, r0	; 63
     2cc:	cd bf       	out	0x3d, r28	; 61
	UART_Init(MYUBRR);		
     2ce:	87 e6       	ldi	r24, 0x67	; 103
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	0e 94 fe 09 	call	0x13fc	; 0x13fc <UART_Init>
	printf("Atmega2560 start.\n");
     2d6:	89 e0       	ldi	r24, 0x09	; 9
     2d8:	92 e0       	ldi	r25, 0x02	; 2
     2da:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <puts>
	
	CAN_init();
     2de:	62 d0       	rcall	.+196    	; 0x3a4 <CAN_init>
	motor_init();
     2e0:	5f d1       	rcall	.+702    	; 0x5a0 <motor_init>
	pwm_init();
     2e2:	bf d4       	rcall	.+2430   	; 0xc62 <pwm_init>
	solenoid_init();
     2e4:	42 d6       	rcall	.+3204   	; 0xf6a <solenoid_init>
	ir_init();
     2e6:	3d d1       	rcall	.+634    	; 0x562 <ir_init>
	//calibrate_encoder();
	
	CAN_struct send_msg;
	send_msg.ID = NODE2_ID;
     2e8:	86 e1       	ldi	r24, 0x16	; 22
     2ea:	8c 83       	std	Y+4, r24	; 0x04
	send_msg.length=4;
     2ec:	84 e0       	ldi	r24, 0x04	; 4
     2ee:	8d 83       	std	Y+5, r24	; 0x05
	
	CAN_struct rcv_msg;
	rcv_msg.ID = RCV_ID;
     2f0:	83 e0       	ldi	r24, 0x03	; 3
     2f2:	8e 8b       	std	Y+22, r24	; 0x16
	rcv_msg.length = 4;
     2f4:	84 e0       	ldi	r24, 0x04	; 4
     2f6:	8f 8b       	std	Y+23, r24	; 0x17
	
	send_msg.data[0] = 0;	//joy_x
     2f8:	1f 82       	std	Y+7, r1	; 0x07
     2fa:	1e 82       	std	Y+6, r1	; 0x06
	send_msg.data[1] = 0;	//slider_left
     2fc:	19 86       	std	Y+9, r1	; 0x09
     2fe:	18 86       	std	Y+8, r1	; 0x08
	send_msg.data[2] = 0;	//button_left / interrupt
     300:	1b 86       	std	Y+11, r1	; 0x0b
     302:	1a 86       	std	Y+10, r1	; 0x0a
	
	rcv_msg.data[3] = 0;	//highscore value
     304:	1f 8e       	std	Y+31, r1	; 0x1f
     306:	1e 8e       	std	Y+30, r1	; 0x1e
	
	while(1){
		send_msg.data[3] = 0;	//highscore value			<---
     308:	1d 86       	std	Y+13, r1	; 0x0d
     30a:	1c 86       	std	Y+12, r1	; 0x0c
		
		rcv_msg.data[0] = 0;	//joy_x						<---
     30c:	19 8e       	std	Y+25, r1	; 0x19
     30e:	18 8e       	std	Y+24, r1	; 0x18
		rcv_msg.data[1] = 0;	//slider_left				<---
     310:	1b 8e       	std	Y+27, r1	; 0x1b
     312:	1a 8e       	std	Y+26, r1	; 0x1a
		rcv_msg.data[2] = 0;	//button_left / interrupt	<---
     314:	1d 8e       	std	Y+29, r1	; 0x1d
     316:	1c 8e       	std	Y+28, r1	; 0x1c
		
		rcv_CAN_message(&rcv_msg);
     318:	ce 01       	movw	r24, r28
     31a:	46 96       	adiw	r24, 0x16	; 22
     31c:	b4 d0       	rcall	.+360    	; 0x486 <rcv_CAN_message>
		
		if (rcv_msg.data[0] != 0){		//joy_x
     31e:	88 8d       	ldd	r24, Y+24	; 0x18
     320:	99 8d       	ldd	r25, Y+25	; 0x19
     322:	00 97       	sbiw	r24, 0x00	; 0
     324:	81 f0       	breq	.+32     	; 0x346 <main+0x8c>
			//printf("CAN joy data\n");
			int8_t temp_joy_x= rcv_msg.data[0];
     326:	88 8d       	ldd	r24, Y+24	; 0x18
     328:	99 8d       	ldd	r25, Y+25	; 0x19
     32a:	89 83       	std	Y+1, r24	; 0x01
			set_motor_dir(temp_joy_x);
     32c:	89 81       	ldd	r24, Y+1	; 0x01
     32e:	17 d3       	rcall	.+1582   	; 0x95e <set_motor_dir>
			uint8_t regulated_speed=speed_regulator(temp_joy_x, 0.01);
     330:	4a e0       	ldi	r20, 0x0A	; 10
     332:	57 ed       	ldi	r21, 0xD7	; 215
     334:	63 e2       	ldi	r22, 0x23	; 35
     336:	7c e3       	ldi	r23, 0x3C	; 60
     338:	89 81       	ldd	r24, Y+1	; 0x01
     33a:	99 d3       	rcall	.+1842   	; 0xa6e <speed_regulator>
     33c:	8a 83       	std	Y+2, r24	; 0x02
			//printf("speed %i\n", regulated_speed);
			send_motor_speed(regulated_speed);
     33e:	8a 81       	ldd	r24, Y+2	; 0x02
     340:	88 2f       	mov	r24, r24
     342:	90 e0       	ldi	r25, 0x00	; 0
     344:	f1 d2       	rcall	.+1506   	; 0x928 <send_motor_speed>
		}
		
		if (rcv_msg.data[1] != 0){		//slider_left
     346:	8a 8d       	ldd	r24, Y+26	; 0x1a
     348:	9b 8d       	ldd	r25, Y+27	; 0x1b
     34a:	00 97       	sbiw	r24, 0x00	; 0
     34c:	29 f0       	breq	.+10     	; 0x358 <main+0x9e>
			//printf("CAN slider data\n");
			uint8_t temp_slider = rcv_msg.data[1];
     34e:	8a 8d       	ldd	r24, Y+26	; 0x1a
     350:	9b 8d       	ldd	r25, Y+27	; 0x1b
     352:	8b 83       	std	Y+3, r24	; 0x03
			set_pwm_duty_cycle(temp_slider);
     354:	8b 81       	ldd	r24, Y+3	; 0x03
     356:	e2 d4       	rcall	.+2500   	; 0xd1c <set_pwm_duty_cycle>
		}
		
		if (rcv_msg.data[2] != 0){		//button_left / interrupt
     358:	8c 8d       	ldd	r24, Y+28	; 0x1c
     35a:	9d 8d       	ldd	r25, Y+29	; 0x1d
     35c:	00 97       	sbiw	r24, 0x00	; 0
     35e:	29 f0       	breq	.+10     	; 0x36a <main+0xb0>
			printf("CAN button data\n");
     360:	8b e1       	ldi	r24, 0x1B	; 27
     362:	92 e0       	ldi	r25, 0x02	; 2
     364:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <puts>
			push_solenoid();
     368:	19 d6       	rcall	.+3122   	; 0xf9c <push_solenoid>
		}
		
		send_msg.data[3] = score_count();
     36a:	61 d5       	rcall	.+2754   	; 0xe2e <score_count>
     36c:	9d 87       	std	Y+13, r25	; 0x0d
     36e:	8c 87       	std	Y+12, r24	; 0x0c
		printf("Scorecount %i",send_msg.data[3]);
     370:	8c 85       	ldd	r24, Y+12	; 0x0c
     372:	9d 85       	ldd	r25, Y+13	; 0x0d
     374:	29 2f       	mov	r18, r25
     376:	2f 93       	push	r18
     378:	8f 93       	push	r24
     37a:	8b e2       	ldi	r24, 0x2B	; 43
     37c:	92 e0       	ldi	r25, 0x02	; 2
     37e:	89 2f       	mov	r24, r25
     380:	8f 93       	push	r24
     382:	8b e2       	ldi	r24, 0x2B	; 43
     384:	92 e0       	ldi	r25, 0x02	; 2
     386:	8f 93       	push	r24
     388:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <printf>
     38c:	0f 90       	pop	r0
     38e:	0f 90       	pop	r0
     390:	0f 90       	pop	r0
     392:	0f 90       	pop	r0
		
		
		send_CAN_message(& send_msg);
     394:	ce 01       	movw	r24, r28
     396:	04 96       	adiw	r24, 0x04	; 4
     398:	1d d0       	rcall	.+58     	; 0x3d4 <send_CAN_message>
		
		printf("loop\n"); 
     39a:	89 e3       	ldi	r24, 0x39	; 57
     39c:	92 e0       	ldi	r25, 0x02	; 2
     39e:	0e 94 f2 0c 	call	0x19e4	; 0x19e4 <puts>
	}
     3a2:	b2 cf       	rjmp	.-156    	; 0x308 <main+0x4e>

000003a4 <CAN_init>:

#define RX0IF 0



void CAN_init(){
     3a4:	cf 93       	push	r28
     3a6:	df 93       	push	r29
     3a8:	cd b7       	in	r28, 0x3d	; 61
     3aa:	de b7       	in	r29, 0x3e	; 62
	MCP2515_init();
     3ac:	f8 d2       	rcall	.+1520   	; 0x99e <MCP2515_init>
	
	bit_modify_MCP2515(MCP_RXB0CTRL, 0b01100000, 0xff);//set filters off
     3ae:	4f ef       	ldi	r20, 0xFF	; 255
     3b0:	60 e6       	ldi	r22, 0x60	; 96
     3b2:	80 e6       	ldi	r24, 0x60	; 96
     3b4:	39 d3       	rcall	.+1650   	; 0xa28 <bit_modify_MCP2515>
	bit_modify_MCP2515( MCP_RXB0CTRL, 0b00000100, 0x00);//sett rollover off
     3b6:	40 e0       	ldi	r20, 0x00	; 0
     3b8:	64 e0       	ldi	r22, 0x04	; 4
     3ba:	80 e6       	ldi	r24, 0x60	; 96
     3bc:	35 d3       	rcall	.+1642   	; 0xa28 <bit_modify_MCP2515>
	
	bit_modify_MCP2515(MCP_CANINTE, 0b00000101, 0b00000001);//Set RX0 full enable
     3be:	41 e0       	ldi	r20, 0x01	; 1
     3c0:	65 e0       	ldi	r22, 0x05	; 5
     3c2:	8b e2       	ldi	r24, 0x2B	; 43
     3c4:	31 d3       	rcall	.+1634   	; 0xa28 <bit_modify_MCP2515>
	
	//bit_modify_MCP2515(MCP_CANCTRL,0xE0,MODE_LOOPBACK);//Enables loop back mode
	bit_modify_MCP2515(MCP_CANCTRL,0xF0,MODE_NORMAL);//Enables normal mode
     3c6:	40 e0       	ldi	r20, 0x00	; 0
     3c8:	60 ef       	ldi	r22, 0xF0	; 240
     3ca:	8f e0       	ldi	r24, 0x0F	; 15
     3cc:	2d d3       	rcall	.+1626   	; 0xa28 <bit_modify_MCP2515>
}
     3ce:	df 91       	pop	r29
     3d0:	cf 91       	pop	r28
     3d2:	08 95       	ret

000003d4 <send_CAN_message>:

void send_CAN_message(CAN_struct *msg){
     3d4:	cf 93       	push	r28
     3d6:	df 93       	push	r29
     3d8:	00 d0       	rcall	.+0      	; 0x3da <send_CAN_message+0x6>
     3da:	1f 92       	push	r1
     3dc:	cd b7       	in	r28, 0x3d	; 61
     3de:	de b7       	in	r29, 0x3e	; 62
     3e0:	9c 83       	std	Y+4, r25	; 0x04
     3e2:	8b 83       	std	Y+3, r24	; 0x03
	while (read_MCP2515(MCP_TXB0CTRL) & (1<<TXREQ)){// & TXREQ){ //will be cleared when finished
     3e4:	00 00       	nop
     3e6:	80 e3       	ldi	r24, 0x30	; 48
     3e8:	e3 d2       	rcall	.+1478   	; 0x9b0 <read_MCP2515>
     3ea:	88 2f       	mov	r24, r24
     3ec:	90 e0       	ldi	r25, 0x00	; 0
     3ee:	88 70       	andi	r24, 0x08	; 8
     3f0:	99 27       	eor	r25, r25
     3f2:	00 97       	sbiw	r24, 0x00	; 0
     3f4:	c1 f7       	brne	.-16     	; 0x3e6 <send_CAN_message+0x12>
		//wait until finished transmitting
	}

	//load SIDL
	write_MCP2515(MCP_TXB0_SIDL, (*msg).ID << 5);
     3f6:	8b 81       	ldd	r24, Y+3	; 0x03
     3f8:	9c 81       	ldd	r25, Y+4	; 0x04
     3fa:	fc 01       	movw	r30, r24
     3fc:	80 81       	ld	r24, Z
     3fe:	82 95       	swap	r24
     400:	88 0f       	add	r24, r24
     402:	80 7e       	andi	r24, 0xE0	; 224
     404:	68 2f       	mov	r22, r24
     406:	82 e3       	ldi	r24, 0x32	; 50
     408:	e8 d2       	rcall	.+1488   	; 0x9da <write_MCP2515>
	
	//load SIDH
	write_MCP2515(MCP_TXB0_SIDH, (*msg).ID >> 3);
     40a:	8b 81       	ldd	r24, Y+3	; 0x03
     40c:	9c 81       	ldd	r25, Y+4	; 0x04
     40e:	fc 01       	movw	r30, r24
     410:	80 81       	ld	r24, Z
     412:	86 95       	lsr	r24
     414:	86 95       	lsr	r24
     416:	86 95       	lsr	r24
     418:	68 2f       	mov	r22, r24
     41a:	81 e3       	ldi	r24, 0x31	; 49
     41c:	de d2       	rcall	.+1468   	; 0x9da <write_MCP2515>

	write_MCP2515(MCP_TXB0_DLC,(char)(*msg).length);
     41e:	8b 81       	ldd	r24, Y+3	; 0x03
     420:	9c 81       	ldd	r25, Y+4	; 0x04
     422:	fc 01       	movw	r30, r24
     424:	81 81       	ldd	r24, Z+1	; 0x01
     426:	68 2f       	mov	r22, r24
     428:	85 e3       	ldi	r24, 0x35	; 53
     42a:	d7 d2       	rcall	.+1454   	; 0x9da <write_MCP2515>

	/*PUTTING DATA IN DATABUFFER*/
	for (int i=0; i < (*msg).length; i++){
     42c:	1a 82       	std	Y+2, r1	; 0x02
     42e:	19 82       	std	Y+1, r1	; 0x01
     430:	16 c0       	rjmp	.+44     	; 0x45e <send_CAN_message+0x8a>
		write_MCP2515(MCP_TXB0_D0+i,(char)(*msg).data[i]);
     432:	2b 81       	ldd	r18, Y+3	; 0x03
     434:	3c 81       	ldd	r19, Y+4	; 0x04
     436:	89 81       	ldd	r24, Y+1	; 0x01
     438:	9a 81       	ldd	r25, Y+2	; 0x02
     43a:	01 96       	adiw	r24, 0x01	; 1
     43c:	88 0f       	add	r24, r24
     43e:	99 1f       	adc	r25, r25
     440:	82 0f       	add	r24, r18
     442:	93 1f       	adc	r25, r19
     444:	fc 01       	movw	r30, r24
     446:	80 81       	ld	r24, Z
     448:	91 81       	ldd	r25, Z+1	; 0x01
     44a:	98 2f       	mov	r25, r24
     44c:	89 81       	ldd	r24, Y+1	; 0x01
     44e:	8a 5c       	subi	r24, 0xCA	; 202
     450:	69 2f       	mov	r22, r25
     452:	c3 d2       	rcall	.+1414   	; 0x9da <write_MCP2515>
	write_MCP2515(MCP_TXB0_SIDH, (*msg).ID >> 3);

	write_MCP2515(MCP_TXB0_DLC,(char)(*msg).length);

	/*PUTTING DATA IN DATABUFFER*/
	for (int i=0; i < (*msg).length; i++){
     454:	89 81       	ldd	r24, Y+1	; 0x01
     456:	9a 81       	ldd	r25, Y+2	; 0x02
     458:	01 96       	adiw	r24, 0x01	; 1
     45a:	9a 83       	std	Y+2, r25	; 0x02
     45c:	89 83       	std	Y+1, r24	; 0x01
     45e:	8b 81       	ldd	r24, Y+3	; 0x03
     460:	9c 81       	ldd	r25, Y+4	; 0x04
     462:	fc 01       	movw	r30, r24
     464:	81 81       	ldd	r24, Z+1	; 0x01
     466:	28 2f       	mov	r18, r24
     468:	30 e0       	ldi	r19, 0x00	; 0
     46a:	89 81       	ldd	r24, Y+1	; 0x01
     46c:	9a 81       	ldd	r25, Y+2	; 0x02
     46e:	82 17       	cp	r24, r18
     470:	93 07       	cpc	r25, r19
     472:	fc f2       	brlt	.-66     	; 0x432 <send_CAN_message+0x5e>
		write_MCP2515(MCP_TXB0_D0+i,(char)(*msg).data[i]);
	}

	/*REQUEST TO SEND*/
	request_to_send_MCP2515(0x01);// Setting the TXBnCTRL for buffer 0.
     474:	81 e0       	ldi	r24, 0x01	; 1
     476:	c6 d2       	rcall	.+1420   	; 0xa04 <request_to_send_MCP2515>
}
     478:	0f 90       	pop	r0
     47a:	0f 90       	pop	r0
     47c:	0f 90       	pop	r0
     47e:	0f 90       	pop	r0
     480:	df 91       	pop	r29
     482:	cf 91       	pop	r28
     484:	08 95       	ret

00000486 <rcv_CAN_message>:


void rcv_CAN_message(CAN_struct * msg){
     486:	1f 93       	push	r17
     488:	cf 93       	push	r28
     48a:	df 93       	push	r29
     48c:	00 d0       	rcall	.+0      	; 0x48e <rcv_CAN_message+0x8>
     48e:	1f 92       	push	r1
     490:	cd b7       	in	r28, 0x3d	; 61
     492:	de b7       	in	r29, 0x3e	; 62
     494:	9c 83       	std	Y+4, r25	; 0x04
     496:	8b 83       	std	Y+3, r24	; 0x03
	
	msg->data[0] = 0;
     498:	8b 81       	ldd	r24, Y+3	; 0x03
     49a:	9c 81       	ldd	r25, Y+4	; 0x04
     49c:	fc 01       	movw	r30, r24
     49e:	13 82       	std	Z+3, r1	; 0x03
     4a0:	12 82       	std	Z+2, r1	; 0x02
	msg->ID = 0;
     4a2:	8b 81       	ldd	r24, Y+3	; 0x03
     4a4:	9c 81       	ldd	r25, Y+4	; 0x04
     4a6:	fc 01       	movw	r30, r24
     4a8:	10 82       	st	Z, r1
	msg->length = 0;
     4aa:	8b 81       	ldd	r24, Y+3	; 0x03
     4ac:	9c 81       	ldd	r25, Y+4	; 0x04
     4ae:	fc 01       	movw	r30, r24
     4b0:	11 82       	std	Z+1, r1	; 0x01

	//memset(&msg, 0, sizeof(CAN_struct));
	while (!(read_MCP2515(MCP_CANINTF) & (1<<RX0IF))) {} //wait for interrupt
     4b2:	00 00       	nop
     4b4:	8c e2       	ldi	r24, 0x2C	; 44
     4b6:	7c d2       	rcall	.+1272   	; 0x9b0 <read_MCP2515>
     4b8:	88 2f       	mov	r24, r24
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	81 70       	andi	r24, 0x01	; 1
     4be:	99 27       	eor	r25, r25
     4c0:	00 97       	sbiw	r24, 0x00	; 0
     4c2:	c1 f3       	breq	.-16     	; 0x4b4 <rcv_CAN_message+0x2e>
	
	msg->ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
     4c4:	81 e6       	ldi	r24, 0x61	; 97
     4c6:	74 d2       	rcall	.+1256   	; 0x9b0 <read_MCP2515>
     4c8:	88 2f       	mov	r24, r24
     4ca:	90 e0       	ldi	r25, 0x00	; 0
     4cc:	88 0f       	add	r24, r24
     4ce:	99 1f       	adc	r25, r25
     4d0:	88 0f       	add	r24, r24
     4d2:	99 1f       	adc	r25, r25
     4d4:	88 0f       	add	r24, r24
     4d6:	99 1f       	adc	r25, r25
     4d8:	18 2f       	mov	r17, r24
     4da:	82 e6       	ldi	r24, 0x62	; 98
     4dc:	69 d2       	rcall	.+1234   	; 0x9b0 <read_MCP2515>
     4de:	82 95       	swap	r24
     4e0:	86 95       	lsr	r24
     4e2:	87 70       	andi	r24, 0x07	; 7
     4e4:	81 2b       	or	r24, r17
     4e6:	28 2f       	mov	r18, r24
     4e8:	8b 81       	ldd	r24, Y+3	; 0x03
     4ea:	9c 81       	ldd	r25, Y+4	; 0x04
     4ec:	fc 01       	movw	r30, r24
     4ee:	20 83       	st	Z, r18
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
     4f0:	85 e6       	ldi	r24, 0x65	; 101
     4f2:	5e d2       	rcall	.+1212   	; 0x9b0 <read_MCP2515>
     4f4:	28 2f       	mov	r18, r24
     4f6:	2f 70       	andi	r18, 0x0F	; 15
     4f8:	8b 81       	ldd	r24, Y+3	; 0x03
     4fa:	9c 81       	ldd	r25, Y+4	; 0x04
     4fc:	fc 01       	movw	r30, r24
     4fe:	21 83       	std	Z+1, r18	; 0x01
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
     500:	1a 82       	std	Y+2, r1	; 0x02
     502:	19 82       	std	Y+1, r1	; 0x01
     504:	17 c0       	rjmp	.+46     	; 0x534 <rcv_CAN_message+0xae>
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
     506:	89 81       	ldd	r24, Y+1	; 0x01
     508:	8a 59       	subi	r24, 0x9A	; 154
     50a:	52 d2       	rcall	.+1188   	; 0x9b0 <read_MCP2515>
     50c:	88 2f       	mov	r24, r24
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	9c 01       	movw	r18, r24
     512:	4b 81       	ldd	r20, Y+3	; 0x03
     514:	5c 81       	ldd	r21, Y+4	; 0x04
     516:	89 81       	ldd	r24, Y+1	; 0x01
     518:	9a 81       	ldd	r25, Y+2	; 0x02
     51a:	01 96       	adiw	r24, 0x01	; 1
     51c:	88 0f       	add	r24, r24
     51e:	99 1f       	adc	r25, r25
     520:	84 0f       	add	r24, r20
     522:	95 1f       	adc	r25, r21
     524:	fc 01       	movw	r30, r24
     526:	31 83       	std	Z+1, r19	; 0x01
     528:	20 83       	st	Z, r18
	msg->ID=((read_MCP2515(MCP_RXB0SIDH))<<3|((read_MCP2515(MCP_RXB0SIDL))>>5));
	msg->length=	(int)(read_MCP2515(MCP_RXB0_DLC) & 0x0f);
	
	
	/*READING DATA FROM DATABUFFER*/
	for (int i=0; i < msg->length; i++){
     52a:	89 81       	ldd	r24, Y+1	; 0x01
     52c:	9a 81       	ldd	r25, Y+2	; 0x02
     52e:	01 96       	adiw	r24, 0x01	; 1
     530:	9a 83       	std	Y+2, r25	; 0x02
     532:	89 83       	std	Y+1, r24	; 0x01
     534:	8b 81       	ldd	r24, Y+3	; 0x03
     536:	9c 81       	ldd	r25, Y+4	; 0x04
     538:	fc 01       	movw	r30, r24
     53a:	81 81       	ldd	r24, Z+1	; 0x01
     53c:	28 2f       	mov	r18, r24
     53e:	30 e0       	ldi	r19, 0x00	; 0
     540:	89 81       	ldd	r24, Y+1	; 0x01
     542:	9a 81       	ldd	r25, Y+2	; 0x02
     544:	82 17       	cp	r24, r18
     546:	93 07       	cpc	r25, r19
     548:	f4 f2       	brlt	.-68     	; 0x506 <rcv_CAN_message+0x80>
		msg->data[i]= read_MCP2515(MCP_RXB0_D0+i);
	}
	
	//MUST clear RXB0IF after reading message
	bit_modify_MCP2515(MCP_CANINTF, (1<<RX0IF), 0x00);
     54a:	40 e0       	ldi	r20, 0x00	; 0
     54c:	61 e0       	ldi	r22, 0x01	; 1
     54e:	8c e2       	ldi	r24, 0x2C	; 44
     550:	6b d2       	rcall	.+1238   	; 0xa28 <bit_modify_MCP2515>

	//printf("Message ID,data and length in receive-function %u , %d, %u \n", msg->ID,msg->data[0],msg->length);
		
	//return msg;

}
     552:	0f 90       	pop	r0
     554:	0f 90       	pop	r0
     556:	0f 90       	pop	r0
     558:	0f 90       	pop	r0
     55a:	df 91       	pop	r29
     55c:	cf 91       	pop	r28
     55e:	1f 91       	pop	r17
     560:	08 95       	ret

00000562 <ir_init>:

#include "adc.h"



void ir_init(){
     562:	cf 93       	push	r28
     564:	df 93       	push	r29
     566:	cd b7       	in	r28, 0x3d	; 61
     568:	de b7       	in	r29, 0x3e	; 62
	adc_init();
     56a:	2e de       	rcall	.-932    	; 0x1c8 <adc_init>
	
	//kalibrer?
	
}
     56c:	df 91       	pop	r29
     56e:	cf 91       	pop	r28
     570:	08 95       	ret

00000572 <triggered_ir>:

/* Read IR LED and say if it's triggered/blocked. */
int triggered_ir(){
     572:	cf 93       	push	r28
     574:	df 93       	push	r29
     576:	1f 92       	push	r1
     578:	1f 92       	push	r1
     57a:	cd b7       	in	r28, 0x3d	; 61
     57c:	de b7       	in	r29, 0x3e	; 62
	int out = read_adc_out();
     57e:	7c de       	rcall	.-776    	; 0x278 <read_adc_out>
     580:	9a 83       	std	Y+2, r25	; 0x02
     582:	89 83       	std	Y+1, r24	; 0x01
	if (out){
     584:	89 81       	ldd	r24, Y+1	; 0x01
     586:	9a 81       	ldd	r25, Y+2	; 0x02
     588:	00 97       	sbiw	r24, 0x00	; 0
     58a:	19 f0       	breq	.+6      	; 0x592 <triggered_ir+0x20>
		return 0;
     58c:	80 e0       	ldi	r24, 0x00	; 0
     58e:	90 e0       	ldi	r25, 0x00	; 0
     590:	02 c0       	rjmp	.+4      	; 0x596 <triggered_ir+0x24>
	}
	//TODO Create trigger area somewhere. This is "digital filter".
	
	
	return 1;
     592:	81 e0       	ldi	r24, 0x01	; 1
     594:	90 e0       	ldi	r25, 0x00	; 0
}
     596:	0f 90       	pop	r0
     598:	0f 90       	pop	r0
     59a:	df 91       	pop	r29
     59c:	cf 91       	pop	r28
     59e:	08 95       	ret

000005a0 <motor_init>:

#define TWI_DAC_SLAVE_ADDR 0b01010000

/*motor baud rate is 115200*/

void motor_init(){
     5a0:	cf 93       	push	r28
     5a2:	df 93       	push	r29
     5a4:	cd b7       	in	r28, 0x3d	; 61
     5a6:	de b7       	in	r29, 0x3e	; 62
	TWI_Master_Initialise();
     5a8:	ff d5       	rcall	.+3070   	; 0x11a8 <TWI_Master_Initialise>
	CAN_init();
     5aa:	fc de       	rcall	.-520    	; 0x3a4 <CAN_init>
	DDRD |= (1<<SCL) | (1<<SDA);	//Set SCL and SDA as output. 
     5ac:	8a e2       	ldi	r24, 0x2A	; 42
     5ae:	90 e0       	ldi	r25, 0x00	; 0
     5b0:	2a e2       	ldi	r18, 0x2A	; 42
     5b2:	30 e0       	ldi	r19, 0x00	; 0
     5b4:	f9 01       	movw	r30, r18
     5b6:	20 81       	ld	r18, Z
     5b8:	23 60       	ori	r18, 0x03	; 3
     5ba:	fc 01       	movw	r30, r24
     5bc:	20 83       	st	Z, r18
	DDRK =0x00; //set A as input. Used to read encoder data
     5be:	87 e0       	ldi	r24, 0x07	; 7
     5c0:	91 e0       	ldi	r25, 0x01	; 1
     5c2:	fc 01       	movw	r30, r24
     5c4:	10 82       	st	Z, r1
	TWBR = 12;// Set SCK on TWI to 400kbps
     5c6:	88 eb       	ldi	r24, 0xB8	; 184
     5c8:	90 e0       	ldi	r25, 0x00	; 0
     5ca:	2c e0       	ldi	r18, 0x0C	; 12
     5cc:	fc 01       	movw	r30, r24
     5ce:	20 83       	st	Z, r18
	
	DDRH= 0xFF; //setting all PINH to output.
     5d0:	81 e0       	ldi	r24, 0x01	; 1
     5d2:	91 e0       	ldi	r25, 0x01	; 1
     5d4:	2f ef       	ldi	r18, 0xFF	; 255
     5d6:	fc 01       	movw	r30, r24
     5d8:	20 83       	st	Z, r18
	PORTH|=(1<<EN)|(1<<DIR)|(1<<RSTn);
     5da:	82 e0       	ldi	r24, 0x02	; 2
     5dc:	91 e0       	ldi	r25, 0x01	; 1
     5de:	22 e0       	ldi	r18, 0x02	; 2
     5e0:	31 e0       	ldi	r19, 0x01	; 1
     5e2:	f9 01       	movw	r30, r18
     5e4:	20 81       	ld	r18, Z
     5e6:	22 65       	ori	r18, 0x52	; 82
     5e8:	fc 01       	movw	r30, r24
     5ea:	20 83       	st	Z, r18
	sei();
     5ec:	78 94       	sei
}
     5ee:	df 91       	pop	r29
     5f0:	cf 91       	pop	r28
     5f2:	08 95       	ret

000005f4 <read_encoder_input>:

int16_t read_encoder_input(){
     5f4:	cf 93       	push	r28
     5f6:	df 93       	push	r29
     5f8:	cd b7       	in	r28, 0x3d	; 61
     5fa:	de b7       	in	r29, 0x3e	; 62
     5fc:	ac 97       	sbiw	r28, 0x2c	; 44
     5fe:	0f b6       	in	r0, 0x3f	; 63
     600:	f8 94       	cli
     602:	de bf       	out	0x3e, r29	; 62
     604:	0f be       	out	0x3f, r0	; 63
     606:	cd bf       	out	0x3d, r28	; 61
	/*Read on MJ2*/
	
	PORTH&=~((1<<OEn)|(1<<SEL)); //Output enable to low to enable output of encode, set SEL low to get high byte
     608:	82 e0       	ldi	r24, 0x02	; 2
     60a:	91 e0       	ldi	r25, 0x01	; 1
     60c:	22 e0       	ldi	r18, 0x02	; 2
     60e:	31 e0       	ldi	r19, 0x01	; 1
     610:	f9 01       	movw	r30, r18
     612:	20 81       	ld	r18, Z
     614:	27 7d       	andi	r18, 0xD7	; 215
     616:	fc 01       	movw	r30, r24
     618:	20 83       	st	Z, r18
     61a:	80 e0       	ldi	r24, 0x00	; 0
     61c:	90 e0       	ldi	r25, 0x00	; 0
     61e:	a0 ea       	ldi	r26, 0xA0	; 160
     620:	b1 e4       	ldi	r27, 0x41	; 65
     622:	8b 83       	std	Y+3, r24	; 0x03
     624:	9c 83       	std	Y+4, r25	; 0x04
     626:	ad 83       	std	Y+5, r26	; 0x05
     628:	be 83       	std	Y+6, r27	; 0x06

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     62a:	20 e0       	ldi	r18, 0x00	; 0
     62c:	30 e0       	ldi	r19, 0x00	; 0
     62e:	4a e7       	ldi	r20, 0x7A	; 122
     630:	55 e4       	ldi	r21, 0x45	; 69
     632:	6b 81       	ldd	r22, Y+3	; 0x03
     634:	7c 81       	ldd	r23, Y+4	; 0x04
     636:	8d 81       	ldd	r24, Y+5	; 0x05
     638:	9e 81       	ldd	r25, Y+6	; 0x06
     63a:	0e 94 01 0c 	call	0x1802	; 0x1802 <__mulsf3>
     63e:	dc 01       	movw	r26, r24
     640:	cb 01       	movw	r24, r22
     642:	8f 83       	std	Y+7, r24	; 0x07
     644:	98 87       	std	Y+8, r25	; 0x08
     646:	a9 87       	std	Y+9, r26	; 0x09
     648:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     64a:	20 e0       	ldi	r18, 0x00	; 0
     64c:	30 e0       	ldi	r19, 0x00	; 0
     64e:	40 e8       	ldi	r20, 0x80	; 128
     650:	5f e3       	ldi	r21, 0x3F	; 63
     652:	6f 81       	ldd	r22, Y+7	; 0x07
     654:	78 85       	ldd	r23, Y+8	; 0x08
     656:	89 85       	ldd	r24, Y+9	; 0x09
     658:	9a 85       	ldd	r25, Y+10	; 0x0a
     65a:	85 d7       	rcall	.+3850   	; 0x1566 <__cmpsf2>
     65c:	88 23       	and	r24, r24
     65e:	2c f4       	brge	.+10     	; 0x66a <read_encoder_input+0x76>
		__ticks = 1;
     660:	81 e0       	ldi	r24, 0x01	; 1
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	9c 87       	std	Y+12, r25	; 0x0c
     666:	8b 87       	std	Y+11, r24	; 0x0b
     668:	3d c0       	rjmp	.+122    	; 0x6e4 <read_encoder_input+0xf0>
	else if (__tmp > 65535)
     66a:	20 e0       	ldi	r18, 0x00	; 0
     66c:	3f ef       	ldi	r19, 0xFF	; 255
     66e:	4f e7       	ldi	r20, 0x7F	; 127
     670:	57 e4       	ldi	r21, 0x47	; 71
     672:	6f 81       	ldd	r22, Y+7	; 0x07
     674:	78 85       	ldd	r23, Y+8	; 0x08
     676:	89 85       	ldd	r24, Y+9	; 0x09
     678:	9a 85       	ldd	r25, Y+10	; 0x0a
     67a:	0e 94 fd 0b 	call	0x17fa	; 0x17fa <__gesf2>
     67e:	18 16       	cp	r1, r24
     680:	44 f5       	brge	.+80     	; 0x6d2 <read_encoder_input+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     682:	20 e0       	ldi	r18, 0x00	; 0
     684:	30 e0       	ldi	r19, 0x00	; 0
     686:	40 e2       	ldi	r20, 0x20	; 32
     688:	51 e4       	ldi	r21, 0x41	; 65
     68a:	6b 81       	ldd	r22, Y+3	; 0x03
     68c:	7c 81       	ldd	r23, Y+4	; 0x04
     68e:	8d 81       	ldd	r24, Y+5	; 0x05
     690:	9e 81       	ldd	r25, Y+6	; 0x06
     692:	0e 94 01 0c 	call	0x1802	; 0x1802 <__mulsf3>
     696:	dc 01       	movw	r26, r24
     698:	cb 01       	movw	r24, r22
     69a:	bc 01       	movw	r22, r24
     69c:	cd 01       	movw	r24, r26
     69e:	cf d7       	rcall	.+3998   	; 0x163e <__fixunssfsi>
     6a0:	dc 01       	movw	r26, r24
     6a2:	cb 01       	movw	r24, r22
     6a4:	9c 87       	std	Y+12, r25	; 0x0c
     6a6:	8b 87       	std	Y+11, r24	; 0x0b
     6a8:	0f c0       	rjmp	.+30     	; 0x6c8 <read_encoder_input+0xd4>
     6aa:	80 e9       	ldi	r24, 0x90	; 144
     6ac:	91 e0       	ldi	r25, 0x01	; 1
     6ae:	9e 87       	std	Y+14, r25	; 0x0e
     6b0:	8d 87       	std	Y+13, r24	; 0x0d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     6b2:	8d 85       	ldd	r24, Y+13	; 0x0d
     6b4:	9e 85       	ldd	r25, Y+14	; 0x0e
     6b6:	01 97       	sbiw	r24, 0x01	; 1
     6b8:	f1 f7       	brne	.-4      	; 0x6b6 <read_encoder_input+0xc2>
     6ba:	9e 87       	std	Y+14, r25	; 0x0e
     6bc:	8d 87       	std	Y+13, r24	; 0x0d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     6be:	8b 85       	ldd	r24, Y+11	; 0x0b
     6c0:	9c 85       	ldd	r25, Y+12	; 0x0c
     6c2:	01 97       	sbiw	r24, 0x01	; 1
     6c4:	9c 87       	std	Y+12, r25	; 0x0c
     6c6:	8b 87       	std	Y+11, r24	; 0x0b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     6c8:	8b 85       	ldd	r24, Y+11	; 0x0b
     6ca:	9c 85       	ldd	r25, Y+12	; 0x0c
     6cc:	00 97       	sbiw	r24, 0x00	; 0
     6ce:	69 f7       	brne	.-38     	; 0x6aa <read_encoder_input+0xb6>
     6d0:	13 c0       	rjmp	.+38     	; 0x6f8 <read_encoder_input+0x104>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     6d2:	6f 81       	ldd	r22, Y+7	; 0x07
     6d4:	78 85       	ldd	r23, Y+8	; 0x08
     6d6:	89 85       	ldd	r24, Y+9	; 0x09
     6d8:	9a 85       	ldd	r25, Y+10	; 0x0a
     6da:	b1 d7       	rcall	.+3938   	; 0x163e <__fixunssfsi>
     6dc:	dc 01       	movw	r26, r24
     6de:	cb 01       	movw	r24, r22
     6e0:	9c 87       	std	Y+12, r25	; 0x0c
     6e2:	8b 87       	std	Y+11, r24	; 0x0b
     6e4:	8b 85       	ldd	r24, Y+11	; 0x0b
     6e6:	9c 85       	ldd	r25, Y+12	; 0x0c
     6e8:	98 8b       	std	Y+16, r25	; 0x10
     6ea:	8f 87       	std	Y+15, r24	; 0x0f
     6ec:	8f 85       	ldd	r24, Y+15	; 0x0f
     6ee:	98 89       	ldd	r25, Y+16	; 0x10
     6f0:	01 97       	sbiw	r24, 0x01	; 1
     6f2:	f1 f7       	brne	.-4      	; 0x6f0 <read_encoder_input+0xfc>
     6f4:	98 8b       	std	Y+16, r25	; 0x10
     6f6:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(20); //delay about 20 ms
	int16_t motor_encoder_data= ((PINK&0xFF) <<8); // read MSB
     6f8:	86 e0       	ldi	r24, 0x06	; 6
     6fa:	91 e0       	ldi	r25, 0x01	; 1
     6fc:	fc 01       	movw	r30, r24
     6fe:	80 81       	ld	r24, Z
     700:	88 2f       	mov	r24, r24
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	98 2f       	mov	r25, r24
     706:	88 27       	eor	r24, r24
     708:	9a 83       	std	Y+2, r25	; 0x02
     70a:	89 83       	std	Y+1, r24	; 0x01
	PORTH|=(1<<SEL);
     70c:	82 e0       	ldi	r24, 0x02	; 2
     70e:	91 e0       	ldi	r25, 0x01	; 1
     710:	22 e0       	ldi	r18, 0x02	; 2
     712:	31 e0       	ldi	r19, 0x01	; 1
     714:	f9 01       	movw	r30, r18
     716:	20 81       	ld	r18, Z
     718:	28 60       	ori	r18, 0x08	; 8
     71a:	fc 01       	movw	r30, r24
     71c:	20 83       	st	Z, r18
     71e:	80 e0       	ldi	r24, 0x00	; 0
     720:	90 e0       	ldi	r25, 0x00	; 0
     722:	a0 ea       	ldi	r26, 0xA0	; 160
     724:	b1 e4       	ldi	r27, 0x41	; 65
     726:	89 8b       	std	Y+17, r24	; 0x11
     728:	9a 8b       	std	Y+18, r25	; 0x12
     72a:	ab 8b       	std	Y+19, r26	; 0x13
     72c:	bc 8b       	std	Y+20, r27	; 0x14

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     72e:	20 e0       	ldi	r18, 0x00	; 0
     730:	30 e0       	ldi	r19, 0x00	; 0
     732:	4a e7       	ldi	r20, 0x7A	; 122
     734:	55 e4       	ldi	r21, 0x45	; 69
     736:	69 89       	ldd	r22, Y+17	; 0x11
     738:	7a 89       	ldd	r23, Y+18	; 0x12
     73a:	8b 89       	ldd	r24, Y+19	; 0x13
     73c:	9c 89       	ldd	r25, Y+20	; 0x14
     73e:	0e 94 01 0c 	call	0x1802	; 0x1802 <__mulsf3>
     742:	dc 01       	movw	r26, r24
     744:	cb 01       	movw	r24, r22
     746:	8d 8b       	std	Y+21, r24	; 0x15
     748:	9e 8b       	std	Y+22, r25	; 0x16
     74a:	af 8b       	std	Y+23, r26	; 0x17
     74c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     74e:	20 e0       	ldi	r18, 0x00	; 0
     750:	30 e0       	ldi	r19, 0x00	; 0
     752:	40 e8       	ldi	r20, 0x80	; 128
     754:	5f e3       	ldi	r21, 0x3F	; 63
     756:	6d 89       	ldd	r22, Y+21	; 0x15
     758:	7e 89       	ldd	r23, Y+22	; 0x16
     75a:	8f 89       	ldd	r24, Y+23	; 0x17
     75c:	98 8d       	ldd	r25, Y+24	; 0x18
     75e:	03 d7       	rcall	.+3590   	; 0x1566 <__cmpsf2>
     760:	88 23       	and	r24, r24
     762:	2c f4       	brge	.+10     	; 0x76e <read_encoder_input+0x17a>
		__ticks = 1;
     764:	81 e0       	ldi	r24, 0x01	; 1
     766:	90 e0       	ldi	r25, 0x00	; 0
     768:	9a 8f       	std	Y+26, r25	; 0x1a
     76a:	89 8f       	std	Y+25, r24	; 0x19
     76c:	3d c0       	rjmp	.+122    	; 0x7e8 <read_encoder_input+0x1f4>
	else if (__tmp > 65535)
     76e:	20 e0       	ldi	r18, 0x00	; 0
     770:	3f ef       	ldi	r19, 0xFF	; 255
     772:	4f e7       	ldi	r20, 0x7F	; 127
     774:	57 e4       	ldi	r21, 0x47	; 71
     776:	6d 89       	ldd	r22, Y+21	; 0x15
     778:	7e 89       	ldd	r23, Y+22	; 0x16
     77a:	8f 89       	ldd	r24, Y+23	; 0x17
     77c:	98 8d       	ldd	r25, Y+24	; 0x18
     77e:	0e 94 fd 0b 	call	0x17fa	; 0x17fa <__gesf2>
     782:	18 16       	cp	r1, r24
     784:	44 f5       	brge	.+80     	; 0x7d6 <read_encoder_input+0x1e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     786:	20 e0       	ldi	r18, 0x00	; 0
     788:	30 e0       	ldi	r19, 0x00	; 0
     78a:	40 e2       	ldi	r20, 0x20	; 32
     78c:	51 e4       	ldi	r21, 0x41	; 65
     78e:	69 89       	ldd	r22, Y+17	; 0x11
     790:	7a 89       	ldd	r23, Y+18	; 0x12
     792:	8b 89       	ldd	r24, Y+19	; 0x13
     794:	9c 89       	ldd	r25, Y+20	; 0x14
     796:	0e 94 01 0c 	call	0x1802	; 0x1802 <__mulsf3>
     79a:	dc 01       	movw	r26, r24
     79c:	cb 01       	movw	r24, r22
     79e:	bc 01       	movw	r22, r24
     7a0:	cd 01       	movw	r24, r26
     7a2:	4d d7       	rcall	.+3738   	; 0x163e <__fixunssfsi>
     7a4:	dc 01       	movw	r26, r24
     7a6:	cb 01       	movw	r24, r22
     7a8:	9a 8f       	std	Y+26, r25	; 0x1a
     7aa:	89 8f       	std	Y+25, r24	; 0x19
     7ac:	0f c0       	rjmp	.+30     	; 0x7cc <read_encoder_input+0x1d8>
     7ae:	80 e9       	ldi	r24, 0x90	; 144
     7b0:	91 e0       	ldi	r25, 0x01	; 1
     7b2:	9c 8f       	std	Y+28, r25	; 0x1c
     7b4:	8b 8f       	std	Y+27, r24	; 0x1b
     7b6:	8b 8d       	ldd	r24, Y+27	; 0x1b
     7b8:	9c 8d       	ldd	r25, Y+28	; 0x1c
     7ba:	01 97       	sbiw	r24, 0x01	; 1
     7bc:	f1 f7       	brne	.-4      	; 0x7ba <read_encoder_input+0x1c6>
     7be:	9c 8f       	std	Y+28, r25	; 0x1c
     7c0:	8b 8f       	std	Y+27, r24	; 0x1b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     7c2:	89 8d       	ldd	r24, Y+25	; 0x19
     7c4:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7c6:	01 97       	sbiw	r24, 0x01	; 1
     7c8:	9a 8f       	std	Y+26, r25	; 0x1a
     7ca:	89 8f       	std	Y+25, r24	; 0x19
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     7cc:	89 8d       	ldd	r24, Y+25	; 0x19
     7ce:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7d0:	00 97       	sbiw	r24, 0x00	; 0
     7d2:	69 f7       	brne	.-38     	; 0x7ae <read_encoder_input+0x1ba>
     7d4:	13 c0       	rjmp	.+38     	; 0x7fc <read_encoder_input+0x208>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     7d6:	6d 89       	ldd	r22, Y+21	; 0x15
     7d8:	7e 89       	ldd	r23, Y+22	; 0x16
     7da:	8f 89       	ldd	r24, Y+23	; 0x17
     7dc:	98 8d       	ldd	r25, Y+24	; 0x18
     7de:	2f d7       	rcall	.+3678   	; 0x163e <__fixunssfsi>
     7e0:	dc 01       	movw	r26, r24
     7e2:	cb 01       	movw	r24, r22
     7e4:	9a 8f       	std	Y+26, r25	; 0x1a
     7e6:	89 8f       	std	Y+25, r24	; 0x19
     7e8:	89 8d       	ldd	r24, Y+25	; 0x19
     7ea:	9a 8d       	ldd	r25, Y+26	; 0x1a
     7ec:	9e 8f       	std	Y+30, r25	; 0x1e
     7ee:	8d 8f       	std	Y+29, r24	; 0x1d
     7f0:	8d 8d       	ldd	r24, Y+29	; 0x1d
     7f2:	9e 8d       	ldd	r25, Y+30	; 0x1e
     7f4:	01 97       	sbiw	r24, 0x01	; 1
     7f6:	f1 f7       	brne	.-4      	; 0x7f4 <read_encoder_input+0x200>
     7f8:	9e 8f       	std	Y+30, r25	; 0x1e
     7fa:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(20); //delay about 20 ms
	
	//printf("Motor encoder data : %i\n",motor_encoder_data);
	motor_encoder_data|= (PINK&0xFF); // read MSB
     7fc:	86 e0       	ldi	r24, 0x06	; 6
     7fe:	91 e0       	ldi	r25, 0x01	; 1
     800:	fc 01       	movw	r30, r24
     802:	80 81       	ld	r24, Z
     804:	88 2f       	mov	r24, r24
     806:	90 e0       	ldi	r25, 0x00	; 0
     808:	99 27       	eor	r25, r25
     80a:	29 81       	ldd	r18, Y+1	; 0x01
     80c:	3a 81       	ldd	r19, Y+2	; 0x02
     80e:	82 2b       	or	r24, r18
     810:	93 2b       	or	r25, r19
     812:	9a 83       	std	Y+2, r25	; 0x02
     814:	89 83       	std	Y+1, r24	; 0x01
	
	PORTH&=~(1<<RSTn);//Toggle reset to start counting again
     816:	82 e0       	ldi	r24, 0x02	; 2
     818:	91 e0       	ldi	r25, 0x01	; 1
     81a:	22 e0       	ldi	r18, 0x02	; 2
     81c:	31 e0       	ldi	r19, 0x01	; 1
     81e:	f9 01       	movw	r30, r18
     820:	20 81       	ld	r18, Z
     822:	2f 7b       	andi	r18, 0xBF	; 191
     824:	fc 01       	movw	r30, r24
     826:	20 83       	st	Z, r18
     828:	80 e0       	ldi	r24, 0x00	; 0
     82a:	90 e0       	ldi	r25, 0x00	; 0
     82c:	a0 ea       	ldi	r26, 0xA0	; 160
     82e:	b0 e4       	ldi	r27, 0x40	; 64
     830:	8f 8f       	std	Y+31, r24	; 0x1f
     832:	98 a3       	std	Y+32, r25	; 0x20
     834:	a9 a3       	std	Y+33, r26	; 0x21
     836:	ba a3       	std	Y+34, r27	; 0x22

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     838:	20 e0       	ldi	r18, 0x00	; 0
     83a:	30 e0       	ldi	r19, 0x00	; 0
     83c:	4a e7       	ldi	r20, 0x7A	; 122
     83e:	55 e4       	ldi	r21, 0x45	; 69
     840:	6f 8d       	ldd	r22, Y+31	; 0x1f
     842:	78 a1       	ldd	r23, Y+32	; 0x20
     844:	89 a1       	ldd	r24, Y+33	; 0x21
     846:	9a a1       	ldd	r25, Y+34	; 0x22
     848:	dc d7       	rcall	.+4024   	; 0x1802 <__mulsf3>
     84a:	dc 01       	movw	r26, r24
     84c:	cb 01       	movw	r24, r22
     84e:	8b a3       	std	Y+35, r24	; 0x23
     850:	9c a3       	std	Y+36, r25	; 0x24
     852:	ad a3       	std	Y+37, r26	; 0x25
     854:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e8       	ldi	r20, 0x80	; 128
     85c:	5f e3       	ldi	r21, 0x3F	; 63
     85e:	6b a1       	ldd	r22, Y+35	; 0x23
     860:	7c a1       	ldd	r23, Y+36	; 0x24
     862:	8d a1       	ldd	r24, Y+37	; 0x25
     864:	9e a1       	ldd	r25, Y+38	; 0x26
     866:	7f d6       	rcall	.+3326   	; 0x1566 <__cmpsf2>
     868:	88 23       	and	r24, r24
     86a:	2c f4       	brge	.+10     	; 0x876 <read_encoder_input+0x282>
		__ticks = 1;
     86c:	81 e0       	ldi	r24, 0x01	; 1
     86e:	90 e0       	ldi	r25, 0x00	; 0
     870:	98 a7       	std	Y+40, r25	; 0x28
     872:	8f a3       	std	Y+39, r24	; 0x27
     874:	3b c0       	rjmp	.+118    	; 0x8ec <read_encoder_input+0x2f8>
	else if (__tmp > 65535)
     876:	20 e0       	ldi	r18, 0x00	; 0
     878:	3f ef       	ldi	r19, 0xFF	; 255
     87a:	4f e7       	ldi	r20, 0x7F	; 127
     87c:	57 e4       	ldi	r21, 0x47	; 71
     87e:	6b a1       	ldd	r22, Y+35	; 0x23
     880:	7c a1       	ldd	r23, Y+36	; 0x24
     882:	8d a1       	ldd	r24, Y+37	; 0x25
     884:	9e a1       	ldd	r25, Y+38	; 0x26
     886:	b9 d7       	rcall	.+3954   	; 0x17fa <__gesf2>
     888:	18 16       	cp	r1, r24
     88a:	3c f5       	brge	.+78     	; 0x8da <read_encoder_input+0x2e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     88c:	20 e0       	ldi	r18, 0x00	; 0
     88e:	30 e0       	ldi	r19, 0x00	; 0
     890:	40 e2       	ldi	r20, 0x20	; 32
     892:	51 e4       	ldi	r21, 0x41	; 65
     894:	6f 8d       	ldd	r22, Y+31	; 0x1f
     896:	78 a1       	ldd	r23, Y+32	; 0x20
     898:	89 a1       	ldd	r24, Y+33	; 0x21
     89a:	9a a1       	ldd	r25, Y+34	; 0x22
     89c:	b2 d7       	rcall	.+3940   	; 0x1802 <__mulsf3>
     89e:	dc 01       	movw	r26, r24
     8a0:	cb 01       	movw	r24, r22
     8a2:	bc 01       	movw	r22, r24
     8a4:	cd 01       	movw	r24, r26
     8a6:	cb d6       	rcall	.+3478   	; 0x163e <__fixunssfsi>
     8a8:	dc 01       	movw	r26, r24
     8aa:	cb 01       	movw	r24, r22
     8ac:	98 a7       	std	Y+40, r25	; 0x28
     8ae:	8f a3       	std	Y+39, r24	; 0x27
     8b0:	0f c0       	rjmp	.+30     	; 0x8d0 <read_encoder_input+0x2dc>
     8b2:	80 e9       	ldi	r24, 0x90	; 144
     8b4:	91 e0       	ldi	r25, 0x01	; 1
     8b6:	9a a7       	std	Y+42, r25	; 0x2a
     8b8:	89 a7       	std	Y+41, r24	; 0x29
     8ba:	89 a5       	ldd	r24, Y+41	; 0x29
     8bc:	9a a5       	ldd	r25, Y+42	; 0x2a
     8be:	01 97       	sbiw	r24, 0x01	; 1
     8c0:	f1 f7       	brne	.-4      	; 0x8be <read_encoder_input+0x2ca>
     8c2:	9a a7       	std	Y+42, r25	; 0x2a
     8c4:	89 a7       	std	Y+41, r24	; 0x29
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     8c6:	8f a1       	ldd	r24, Y+39	; 0x27
     8c8:	98 a5       	ldd	r25, Y+40	; 0x28
     8ca:	01 97       	sbiw	r24, 0x01	; 1
     8cc:	98 a7       	std	Y+40, r25	; 0x28
     8ce:	8f a3       	std	Y+39, r24	; 0x27
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     8d0:	8f a1       	ldd	r24, Y+39	; 0x27
     8d2:	98 a5       	ldd	r25, Y+40	; 0x28
     8d4:	00 97       	sbiw	r24, 0x00	; 0
     8d6:	69 f7       	brne	.-38     	; 0x8b2 <read_encoder_input+0x2be>
     8d8:	13 c0       	rjmp	.+38     	; 0x900 <read_encoder_input+0x30c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     8da:	6b a1       	ldd	r22, Y+35	; 0x23
     8dc:	7c a1       	ldd	r23, Y+36	; 0x24
     8de:	8d a1       	ldd	r24, Y+37	; 0x25
     8e0:	9e a1       	ldd	r25, Y+38	; 0x26
     8e2:	ad d6       	rcall	.+3418   	; 0x163e <__fixunssfsi>
     8e4:	dc 01       	movw	r26, r24
     8e6:	cb 01       	movw	r24, r22
     8e8:	98 a7       	std	Y+40, r25	; 0x28
     8ea:	8f a3       	std	Y+39, r24	; 0x27
     8ec:	8f a1       	ldd	r24, Y+39	; 0x27
     8ee:	98 a5       	ldd	r25, Y+40	; 0x28
     8f0:	9c a7       	std	Y+44, r25	; 0x2c
     8f2:	8b a7       	std	Y+43, r24	; 0x2b
     8f4:	8b a5       	ldd	r24, Y+43	; 0x2b
     8f6:	9c a5       	ldd	r25, Y+44	; 0x2c
     8f8:	01 97       	sbiw	r24, 0x01	; 1
     8fa:	f1 f7       	brne	.-4      	; 0x8f8 <read_encoder_input+0x304>
     8fc:	9c a7       	std	Y+44, r25	; 0x2c
     8fe:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(5); //delay about 20 ms
	PORTH|=(1<<RSTn)|(1<<OEn);//disable output from encoder
     900:	82 e0       	ldi	r24, 0x02	; 2
     902:	91 e0       	ldi	r25, 0x01	; 1
     904:	22 e0       	ldi	r18, 0x02	; 2
     906:	31 e0       	ldi	r19, 0x01	; 1
     908:	f9 01       	movw	r30, r18
     90a:	20 81       	ld	r18, Z
     90c:	20 66       	ori	r18, 0x60	; 96
     90e:	fc 01       	movw	r30, r24
     910:	20 83       	st	Z, r18

	//if (motor_encoder_data != 0) {printf("Motor encoder data : %i\n", motor_encoder_data);}
		
	return motor_encoder_data;	
     912:	89 81       	ldd	r24, Y+1	; 0x01
     914:	9a 81       	ldd	r25, Y+2	; 0x02
}
     916:	ac 96       	adiw	r28, 0x2c	; 44
     918:	0f b6       	in	r0, 0x3f	; 63
     91a:	f8 94       	cli
     91c:	de bf       	out	0x3e, r29	; 62
     91e:	0f be       	out	0x3f, r0	; 63
     920:	cd bf       	out	0x3d, r28	; 61
     922:	df 91       	pop	r29
     924:	cf 91       	pop	r28
     926:	08 95       	ret

00000928 <send_motor_speed>:

//int joy_samples[5] = {0,0,0,0,0};

void send_motor_speed(uint8_t speed_data){
     928:	cf 93       	push	r28
     92a:	df 93       	push	r29
     92c:	00 d0       	rcall	.+0      	; 0x92e <send_motor_speed+0x6>
     92e:	00 d0       	rcall	.+0      	; 0x930 <send_motor_speed+0x8>
     930:	cd b7       	in	r28, 0x3d	; 61
     932:	de b7       	in	r29, 0x3e	; 62
     934:	8e 83       	std	Y+6, r24	; 0x06
	
	//if(rcv_msg_joy.ID==SLIDER_ID){/*SLIDER_data from 0-255*/
		/*Message for TWI format*/
		int8_t messageBuf[4];

		uint8_t motor_strength=speed_data;
     936:	8e 81       	ldd	r24, Y+6	; 0x06
     938:	89 83       	std	Y+1, r24	; 0x01
		
		//printf("Motor strength %i,\n",motor_strength);
		//printf("Position %i \n", rcv_msg_joy.data[0]);
		/*Send via TWI*/
		/*MAX520 DAC address is 00. Setting Read byte to 0. */
		messageBuf[0]=TWI_DAC_SLAVE_ADDR + 0;		//DAC address + readBit
     93a:	80 e5       	ldi	r24, 0x50	; 80
     93c:	8a 83       	std	Y+2, r24	; 0x02
		messageBuf[1] = 0x00;             // The first byte is used for commands.
     93e:	1b 82       	std	Y+3, r1	; 0x03
		//else{
		
			//PORTH&=~(1<<DIR);
		//	motor_strength= abs(motor_strength-255);// to scale 
	//	}
		messageBuf[2] =motor_strength;                         // The second byte is used for the data.
     940:	89 81       	ldd	r24, Y+1	; 0x01
     942:	8c 83       	std	Y+4, r24	; 0x04
		//printf("Motor strength %i,\n",motor_strength);
		TWI_Start_Transceiver_With_Data(messageBuf,3);
     944:	ce 01       	movw	r24, r28
     946:	02 96       	adiw	r24, 0x02	; 2
     948:	63 e0       	ldi	r22, 0x03	; 3
     94a:	50 d4       	rcall	.+2208   	; 0x11ec <TWI_Start_Transceiver_With_Data>
	
	//}
}
     94c:	26 96       	adiw	r28, 0x06	; 6
     94e:	0f b6       	in	r0, 0x3f	; 63
     950:	f8 94       	cli
     952:	de bf       	out	0x3e, r29	; 62
     954:	0f be       	out	0x3f, r0	; 63
     956:	cd bf       	out	0x3d, r28	; 61
     958:	df 91       	pop	r29
     95a:	cf 91       	pop	r28
     95c:	08 95       	ret

0000095e <set_motor_dir>:
void set_motor_dir(int8_t input_joy){
     95e:	cf 93       	push	r28
     960:	df 93       	push	r29
     962:	1f 92       	push	r1
     964:	cd b7       	in	r28, 0x3d	; 61
     966:	de b7       	in	r29, 0x3e	; 62
     968:	89 83       	std	Y+1, r24	; 0x01
	if (input_joy>0){
     96a:	89 81       	ldd	r24, Y+1	; 0x01
     96c:	18 16       	cp	r1, r24
     96e:	54 f4       	brge	.+20     	; 0x984 <set_motor_dir+0x26>
			PORTH|=(1<< DIR);
     970:	82 e0       	ldi	r24, 0x02	; 2
     972:	91 e0       	ldi	r25, 0x01	; 1
     974:	22 e0       	ldi	r18, 0x02	; 2
     976:	31 e0       	ldi	r19, 0x01	; 1
     978:	f9 01       	movw	r30, r18
     97a:	20 81       	ld	r18, Z
     97c:	22 60       	ori	r18, 0x02	; 2
     97e:	fc 01       	movw	r30, r24
     980:	20 83       	st	Z, r18
     982:	09 c0       	rjmp	.+18     	; 0x996 <set_motor_dir+0x38>
	}
	else{
		PORTH&=~(1<<DIR);
     984:	82 e0       	ldi	r24, 0x02	; 2
     986:	91 e0       	ldi	r25, 0x01	; 1
     988:	22 e0       	ldi	r18, 0x02	; 2
     98a:	31 e0       	ldi	r19, 0x01	; 1
     98c:	f9 01       	movw	r30, r18
     98e:	20 81       	ld	r18, Z
     990:	2d 7f       	andi	r18, 0xFD	; 253
     992:	fc 01       	movw	r30, r24
     994:	20 83       	st	Z, r18
	}
	
	
	
}
     996:	0f 90       	pop	r0
     998:	df 91       	pop	r29
     99a:	cf 91       	pop	r28
     99c:	08 95       	ret

0000099e <MCP2515_init>:
	spi_chipselect_activate();
	/*if (out != repeat){
		return repeat;
	}*/
	return out;
}
     99e:	cf 93       	push	r28
     9a0:	df 93       	push	r29
     9a2:	cd b7       	in	r28, 0x3d	; 61
     9a4:	de b7       	in	r29, 0x3e	; 62
     9a6:	8b d3       	rcall	.+1814   	; 0x10be <SPI_master_init>
     9a8:	57 d0       	rcall	.+174    	; 0xa58 <reset_MCP2515>
     9aa:	df 91       	pop	r29
     9ac:	cf 91       	pop	r28
     9ae:	08 95       	ret

000009b0 <read_MCP2515>:
     9b0:	cf 93       	push	r28
     9b2:	df 93       	push	r29
     9b4:	1f 92       	push	r1
     9b6:	1f 92       	push	r1
     9b8:	cd b7       	in	r28, 0x3d	; 61
     9ba:	de b7       	in	r29, 0x3e	; 62
     9bc:	8a 83       	std	Y+2, r24	; 0x02
     9be:	e4 d3       	rcall	.+1992   	; 0x1188 <spi_chipselect_deactivate>
     9c0:	83 e0       	ldi	r24, 0x03	; 3
     9c2:	a8 d3       	rcall	.+1872   	; 0x1114 <send_master_SPI>
     9c4:	8a 81       	ldd	r24, Y+2	; 0x02
     9c6:	a6 d3       	rcall	.+1868   	; 0x1114 <send_master_SPI>
     9c8:	bb d3       	rcall	.+1910   	; 0x1140 <read_master_SPI>
     9ca:	89 83       	std	Y+1, r24	; 0x01
     9cc:	cd d3       	rcall	.+1946   	; 0x1168 <spi_chipselect_activate>
     9ce:	89 81       	ldd	r24, Y+1	; 0x01
     9d0:	0f 90       	pop	r0
     9d2:	0f 90       	pop	r0
     9d4:	df 91       	pop	r29
     9d6:	cf 91       	pop	r28
     9d8:	08 95       	ret

000009da <write_MCP2515>:
     9da:	cf 93       	push	r28
     9dc:	df 93       	push	r29
     9de:	1f 92       	push	r1
     9e0:	1f 92       	push	r1
     9e2:	cd b7       	in	r28, 0x3d	; 61
     9e4:	de b7       	in	r29, 0x3e	; 62
     9e6:	89 83       	std	Y+1, r24	; 0x01
     9e8:	6a 83       	std	Y+2, r22	; 0x02
     9ea:	ce d3       	rcall	.+1948   	; 0x1188 <spi_chipselect_deactivate>
     9ec:	82 e0       	ldi	r24, 0x02	; 2
     9ee:	92 d3       	rcall	.+1828   	; 0x1114 <send_master_SPI>
     9f0:	89 81       	ldd	r24, Y+1	; 0x01
     9f2:	90 d3       	rcall	.+1824   	; 0x1114 <send_master_SPI>
     9f4:	8a 81       	ldd	r24, Y+2	; 0x02
     9f6:	8e d3       	rcall	.+1820   	; 0x1114 <send_master_SPI>
     9f8:	b7 d3       	rcall	.+1902   	; 0x1168 <spi_chipselect_activate>
     9fa:	0f 90       	pop	r0
     9fc:	0f 90       	pop	r0
     9fe:	df 91       	pop	r29
     a00:	cf 91       	pop	r28
     a02:	08 95       	ret

00000a04 <request_to_send_MCP2515>:
     a04:	cf 93       	push	r28
     a06:	df 93       	push	r29
     a08:	1f 92       	push	r1
     a0a:	cd b7       	in	r28, 0x3d	; 61
     a0c:	de b7       	in	r29, 0x3e	; 62
     a0e:	89 83       	std	Y+1, r24	; 0x01
     a10:	bb d3       	rcall	.+1910   	; 0x1188 <spi_chipselect_deactivate>
     a12:	89 81       	ldd	r24, Y+1	; 0x01
     a14:	87 70       	andi	r24, 0x07	; 7
     a16:	89 83       	std	Y+1, r24	; 0x01
     a18:	89 81       	ldd	r24, Y+1	; 0x01
     a1a:	80 58       	subi	r24, 0x80	; 128
     a1c:	7b d3       	rcall	.+1782   	; 0x1114 <send_master_SPI>
     a1e:	a4 d3       	rcall	.+1864   	; 0x1168 <spi_chipselect_activate>
     a20:	0f 90       	pop	r0
     a22:	df 91       	pop	r29
     a24:	cf 91       	pop	r28
     a26:	08 95       	ret

00000a28 <bit_modify_MCP2515>:

void bit_modify_MCP2515(char address, char mask_byte, char data){
     a28:	cf 93       	push	r28
     a2a:	df 93       	push	r29
     a2c:	00 d0       	rcall	.+0      	; 0xa2e <bit_modify_MCP2515+0x6>
     a2e:	cd b7       	in	r28, 0x3d	; 61
     a30:	de b7       	in	r29, 0x3e	; 62
     a32:	89 83       	std	Y+1, r24	; 0x01
     a34:	6a 83       	std	Y+2, r22	; 0x02
     a36:	4b 83       	std	Y+3, r20	; 0x03
	spi_chipselect_deactivate();
     a38:	a7 d3       	rcall	.+1870   	; 0x1188 <spi_chipselect_deactivate>
	send_master_SPI(0x05);	//'bit modify' instruction.
     a3a:	85 e0       	ldi	r24, 0x05	; 5
     a3c:	6b d3       	rcall	.+1750   	; 0x1114 <send_master_SPI>
	send_master_SPI(address);
     a3e:	89 81       	ldd	r24, Y+1	; 0x01
     a40:	69 d3       	rcall	.+1746   	; 0x1114 <send_master_SPI>
	send_master_SPI(mask_byte);
     a42:	8a 81       	ldd	r24, Y+2	; 0x02
     a44:	67 d3       	rcall	.+1742   	; 0x1114 <send_master_SPI>
	send_master_SPI(data);
     a46:	8b 81       	ldd	r24, Y+3	; 0x03
     a48:	65 d3       	rcall	.+1738   	; 0x1114 <send_master_SPI>
	spi_chipselect_activate();
     a4a:	8e d3       	rcall	.+1820   	; 0x1168 <spi_chipselect_activate>
}
     a4c:	0f 90       	pop	r0
     a4e:	0f 90       	pop	r0
     a50:	0f 90       	pop	r0
     a52:	df 91       	pop	r29
     a54:	cf 91       	pop	r28
     a56:	08 95       	ret

00000a58 <reset_MCP2515>:

void reset_MCP2515(){
     a58:	cf 93       	push	r28
     a5a:	df 93       	push	r29
     a5c:	cd b7       	in	r28, 0x3d	; 61
     a5e:	de b7       	in	r29, 0x3e	; 62
	spi_chipselect_deactivate();
     a60:	93 d3       	rcall	.+1830   	; 0x1188 <spi_chipselect_deactivate>
	send_master_SPI(0xC0);	//'reset' instruction.
     a62:	80 ec       	ldi	r24, 0xC0	; 192
     a64:	57 d3       	rcall	.+1710   	; 0x1114 <send_master_SPI>
	spi_chipselect_activate();
     a66:	80 d3       	rcall	.+1792   	; 0x1168 <spi_chipselect_activate>
}
     a68:	df 91       	pop	r29
     a6a:	cf 91       	pop	r28
     a6c:	08 95       	ret

00000a6e <speed_regulator>:

void set_encoder_max(int value){
	encoder_max = value;
}

uint8_t speed_regulator(int8_t input_joy, float t){
     a6e:	cf 93       	push	r28
     a70:	df 93       	push	r29
     a72:	cd b7       	in	r28, 0x3d	; 61
     a74:	de b7       	in	r29, 0x3e	; 62
     a76:	a6 97       	sbiw	r28, 0x26	; 38
     a78:	0f b6       	in	r0, 0x3f	; 63
     a7a:	f8 94       	cli
     a7c:	de bf       	out	0x3e, r29	; 62
     a7e:	0f be       	out	0x3f, r0	; 63
     a80:	cd bf       	out	0x3d, r28	; 61
     a82:	8c 8f       	std	Y+28, r24	; 0x1c
     a84:	4d 8f       	std	Y+29, r20	; 0x1d
     a86:	5e 8f       	std	Y+30, r21	; 0x1e
     a88:	6f 8f       	std	Y+31, r22	; 0x1f
     a8a:	78 a3       	std	Y+32, r23	; 0x20
	//printf("input_joy %i\n", input_joy);
	//int K_p = -10000;
	//int K_i = -10000;
	
	
	int16_t motor_pos = abs(read_encoder_input());
     a8c:	b3 dd       	rcall	.-1178   	; 0x5f4 <read_encoder_input>
     a8e:	99 23       	and	r25, r25
     a90:	1c f4       	brge	.+6      	; 0xa98 <speed_regulator+0x2a>
     a92:	91 95       	neg	r25
     a94:	81 95       	neg	r24
     a96:	91 09       	sbc	r25, r1
     a98:	9b 83       	std	Y+3, r25	; 0x03
     a9a:	8a 83       	std	Y+2, r24	; 0x02
	float e=0;
     a9c:	1c 82       	std	Y+4, r1	; 0x04
     a9e:	1d 82       	std	Y+5, r1	; 0x05
     aa0:	1e 82       	std	Y+6, r1	; 0x06
     aa2:	1f 82       	std	Y+7, r1	; 0x07
	if(abs(input_joy)<10){
     aa4:	8c 8d       	ldd	r24, Y+28	; 0x1c
     aa6:	99 27       	eor	r25, r25
     aa8:	87 fd       	sbrc	r24, 7
     aaa:	90 95       	com	r25
     aac:	87 3f       	cpi	r24, 0xF7	; 247
     aae:	2f ef       	ldi	r18, 0xFF	; 255
     ab0:	92 07       	cpc	r25, r18
     ab2:	4c f0       	brlt	.+18     	; 0xac6 <speed_regulator+0x58>
     ab4:	8c 8d       	ldd	r24, Y+28	; 0x1c
     ab6:	99 27       	eor	r25, r25
     ab8:	87 fd       	sbrc	r24, 7
     aba:	90 95       	com	r25
     abc:	8a 30       	cpi	r24, 0x0A	; 10
     abe:	91 05       	cpc	r25, r1
     ac0:	14 f4       	brge	.+4      	; 0xac6 <speed_regulator+0x58>
		return 0;
     ac2:	80 e0       	ldi	r24, 0x00	; 0
     ac4:	c5 c0       	rjmp	.+394    	; 0xc50 <speed_regulator+0x1e2>
	}
	
	//printf("motor_pos %i, input_joy %i\n", motor_pos, input_joy);
	
	float joy_value = (100 - abs(input_joy)) * (encoder_max/100);
     ac6:	8c 8d       	ldd	r24, Y+28	; 0x1c
     ac8:	99 27       	eor	r25, r25
     aca:	87 fd       	sbrc	r24, 7
     acc:	90 95       	com	r25
     ace:	99 23       	and	r25, r25
     ad0:	1c f4       	brge	.+6      	; 0xad8 <speed_regulator+0x6a>
     ad2:	91 95       	neg	r25
     ad4:	81 95       	neg	r24
     ad6:	91 09       	sbc	r25, r1
     ad8:	24 e6       	ldi	r18, 0x64	; 100
     ada:	30 e0       	ldi	r19, 0x00	; 0
     adc:	f9 01       	movw	r30, r18
     ade:	e8 1b       	sub	r30, r24
     ae0:	f9 0b       	sbc	r31, r25
     ae2:	80 91 06 02 	lds	r24, 0x0206
     ae6:	90 91 07 02 	lds	r25, 0x0207
     aea:	24 e6       	ldi	r18, 0x64	; 100
     aec:	30 e0       	ldi	r19, 0x00	; 0
     aee:	b9 01       	movw	r22, r18
     af0:	eb d6       	rcall	.+3542   	; 0x18c8 <__divmodhi4>
     af2:	cb 01       	movw	r24, r22
     af4:	9c 01       	movw	r18, r24
     af6:	e2 9f       	mul	r30, r18
     af8:	c0 01       	movw	r24, r0
     afa:	e3 9f       	mul	r30, r19
     afc:	90 0d       	add	r25, r0
     afe:	f2 9f       	mul	r31, r18
     b00:	90 0d       	add	r25, r0
     b02:	11 24       	eor	r1, r1
     b04:	aa 27       	eor	r26, r26
     b06:	97 fd       	sbrc	r25, 7
     b08:	a0 95       	com	r26
     b0a:	ba 2f       	mov	r27, r26
     b0c:	bc 01       	movw	r22, r24
     b0e:	cd 01       	movw	r24, r26
     b10:	c4 d5       	rcall	.+2952   	; 0x169a <__floatsisf>
     b12:	dc 01       	movw	r26, r24
     b14:	cb 01       	movw	r24, r22
     b16:	88 87       	std	Y+8, r24	; 0x08
     b18:	99 87       	std	Y+9, r25	; 0x09
     b1a:	aa 87       	std	Y+10, r26	; 0x0a
     b1c:	bb 87       	std	Y+11, r27	; 0x0b
	
	e = joy_value - motor_pos; 
     b1e:	8a 81       	ldd	r24, Y+2	; 0x02
     b20:	9b 81       	ldd	r25, Y+3	; 0x03
     b22:	aa 27       	eor	r26, r26
     b24:	97 fd       	sbrc	r25, 7
     b26:	a0 95       	com	r26
     b28:	ba 2f       	mov	r27, r26
     b2a:	bc 01       	movw	r22, r24
     b2c:	cd 01       	movw	r24, r26
     b2e:	b5 d5       	rcall	.+2922   	; 0x169a <__floatsisf>
     b30:	dc 01       	movw	r26, r24
     b32:	cb 01       	movw	r24, r22
     b34:	9c 01       	movw	r18, r24
     b36:	ad 01       	movw	r20, r26
     b38:	68 85       	ldd	r22, Y+8	; 0x08
     b3a:	79 85       	ldd	r23, Y+9	; 0x09
     b3c:	8a 85       	ldd	r24, Y+10	; 0x0a
     b3e:	9b 85       	ldd	r25, Y+11	; 0x0b
     b40:	ad d4       	rcall	.+2394   	; 0x149c <__subsf3>
     b42:	dc 01       	movw	r26, r24
     b44:	cb 01       	movw	r24, r22
     b46:	8c 83       	std	Y+4, r24	; 0x04
     b48:	9d 83       	std	Y+5, r25	; 0x05
     b4a:	ae 83       	std	Y+6, r26	; 0x06
     b4c:	bf 83       	std	Y+7, r27	; 0x07
	//printf("e: %i\n", e);
	
	float P = e*Kp;
     b4e:	2c ea       	ldi	r18, 0xAC	; 172
     b50:	35 ec       	ldi	r19, 0xC5	; 197
     b52:	47 e2       	ldi	r20, 0x27	; 39
     b54:	57 eb       	ldi	r21, 0xB7	; 183
     b56:	6c 81       	ldd	r22, Y+4	; 0x04
     b58:	7d 81       	ldd	r23, Y+5	; 0x05
     b5a:	8e 81       	ldd	r24, Y+6	; 0x06
     b5c:	9f 81       	ldd	r25, Y+7	; 0x07
     b5e:	51 d6       	rcall	.+3234   	; 0x1802 <__mulsf3>
     b60:	dc 01       	movw	r26, r24
     b62:	cb 01       	movw	r24, r22
     b64:	8c 87       	std	Y+12, r24	; 0x0c
     b66:	9d 87       	std	Y+13, r25	; 0x0d
     b68:	ae 87       	std	Y+14, r26	; 0x0e
     b6a:	bf 87       	std	Y+15, r27	; 0x0f
	//printf("P: %d\n", P);
	
	float integrateError = e+previousError;
     b6c:	80 91 3e 02 	lds	r24, 0x023E
     b70:	90 91 3f 02 	lds	r25, 0x023F
     b74:	a0 91 40 02 	lds	r26, 0x0240
     b78:	b0 91 41 02 	lds	r27, 0x0241
     b7c:	9c 01       	movw	r18, r24
     b7e:	ad 01       	movw	r20, r26
     b80:	6c 81       	ldd	r22, Y+4	; 0x04
     b82:	7d 81       	ldd	r23, Y+5	; 0x05
     b84:	8e 81       	ldd	r24, Y+6	; 0x06
     b86:	9f 81       	ldd	r25, Y+7	; 0x07
     b88:	8a d4       	rcall	.+2324   	; 0x149e <__addsf3>
     b8a:	dc 01       	movw	r26, r24
     b8c:	cb 01       	movw	r24, r22
     b8e:	88 8b       	std	Y+16, r24	; 0x10
     b90:	99 8b       	std	Y+17, r25	; 0x11
     b92:	aa 8b       	std	Y+18, r26	; 0x12
     b94:	bb 8b       	std	Y+19, r27	; 0x13
	float I=t*integrateError * Ki;
     b96:	28 89       	ldd	r18, Y+16	; 0x10
     b98:	39 89       	ldd	r19, Y+17	; 0x11
     b9a:	4a 89       	ldd	r20, Y+18	; 0x12
     b9c:	5b 89       	ldd	r21, Y+19	; 0x13
     b9e:	6d 8d       	ldd	r22, Y+29	; 0x1d
     ba0:	7e 8d       	ldd	r23, Y+30	; 0x1e
     ba2:	8f 8d       	ldd	r24, Y+31	; 0x1f
     ba4:	98 a1       	ldd	r25, Y+32	; 0x20
     ba6:	2d d6       	rcall	.+3162   	; 0x1802 <__mulsf3>
     ba8:	dc 01       	movw	r26, r24
     baa:	cb 01       	movw	r24, r22
     bac:	2a e0       	ldi	r18, 0x0A	; 10
     bae:	37 ed       	ldi	r19, 0xD7	; 215
     bb0:	43 ea       	ldi	r20, 0xA3	; 163
     bb2:	5b eb       	ldi	r21, 0xBB	; 187
     bb4:	bc 01       	movw	r22, r24
     bb6:	cd 01       	movw	r24, r26
     bb8:	24 d6       	rcall	.+3144   	; 0x1802 <__mulsf3>
     bba:	dc 01       	movw	r26, r24
     bbc:	cb 01       	movw	r24, r22
     bbe:	8c 8b       	std	Y+20, r24	; 0x14
     bc0:	9d 8b       	std	Y+21, r25	; 0x15
     bc2:	ae 8b       	std	Y+22, r26	; 0x16
     bc4:	bf 8b       	std	Y+23, r27	; 0x17
	//integral += e * t;
	//printf("I: %d\n", integral);
	
	previousError += e;
     bc6:	80 91 3e 02 	lds	r24, 0x023E
     bca:	90 91 3f 02 	lds	r25, 0x023F
     bce:	a0 91 40 02 	lds	r26, 0x0240
     bd2:	b0 91 41 02 	lds	r27, 0x0241
     bd6:	2c 81       	ldd	r18, Y+4	; 0x04
     bd8:	3d 81       	ldd	r19, Y+5	; 0x05
     bda:	4e 81       	ldd	r20, Y+6	; 0x06
     bdc:	5f 81       	ldd	r21, Y+7	; 0x07
     bde:	bc 01       	movw	r22, r24
     be0:	cd 01       	movw	r24, r26
     be2:	5d d4       	rcall	.+2234   	; 0x149e <__addsf3>
     be4:	dc 01       	movw	r26, r24
     be6:	cb 01       	movw	r24, r22
     be8:	80 93 3e 02 	sts	0x023E, r24
     bec:	90 93 3f 02 	sts	0x023F, r25
     bf0:	a0 93 40 02 	sts	0x0240, r26
     bf4:	b0 93 41 02 	sts	0x0241, r27
	
	//printf("motor_pos %i, joy_value %i\n", motor_pos, joy_value);
	//printf("K: %i %i\n", K_p, K_i);
	float u = P + I;
     bf8:	2c 89       	ldd	r18, Y+20	; 0x14
     bfa:	3d 89       	ldd	r19, Y+21	; 0x15
     bfc:	4e 89       	ldd	r20, Y+22	; 0x16
     bfe:	5f 89       	ldd	r21, Y+23	; 0x17
     c00:	6c 85       	ldd	r22, Y+12	; 0x0c
     c02:	7d 85       	ldd	r23, Y+13	; 0x0d
     c04:	8e 85       	ldd	r24, Y+14	; 0x0e
     c06:	9f 85       	ldd	r25, Y+15	; 0x0f
     c08:	4a d4       	rcall	.+2196   	; 0x149e <__addsf3>
     c0a:	dc 01       	movw	r26, r24
     c0c:	cb 01       	movw	r24, r22
     c0e:	88 8f       	std	Y+24, r24	; 0x18
     c10:	99 8f       	std	Y+25, r25	; 0x19
     c12:	aa 8f       	std	Y+26, r26	; 0x1a
     c14:	bb 8f       	std	Y+27, r27	; 0x1b
	//printf("u: %d\n", u);
	
	uint8_t out = abs(u) / (encoder_max/255);
     c16:	88 8d       	ldd	r24, Y+24	; 0x18
     c18:	99 8d       	ldd	r25, Y+25	; 0x19
     c1a:	aa 8d       	ldd	r26, Y+26	; 0x1a
     c1c:	bb 8d       	ldd	r27, Y+27	; 0x1b
     c1e:	bc 01       	movw	r22, r24
     c20:	cd 01       	movw	r24, r26
     c22:	7f d6       	rcall	.+3326   	; 0x1922 <abs>
     c24:	fc 01       	movw	r30, r24
     c26:	80 91 06 02 	lds	r24, 0x0206
     c2a:	90 91 07 02 	lds	r25, 0x0207
     c2e:	2f ef       	ldi	r18, 0xFF	; 255
     c30:	30 e0       	ldi	r19, 0x00	; 0
     c32:	b9 01       	movw	r22, r18
     c34:	49 d6       	rcall	.+3218   	; 0x18c8 <__divmodhi4>
     c36:	cb 01       	movw	r24, r22
     c38:	9c 01       	movw	r18, r24
     c3a:	cf 01       	movw	r24, r30
     c3c:	b9 01       	movw	r22, r18
     c3e:	44 d6       	rcall	.+3208   	; 0x18c8 <__divmodhi4>
     c40:	cb 01       	movw	r24, r22
     c42:	89 83       	std	Y+1, r24	; 0x01
	//out = abs(out);
	//printf("out %i\n", out);
	if (out > NICE_SPEED){
     c44:	89 81       	ldd	r24, Y+1	; 0x01
     c46:	85 36       	cpi	r24, 0x65	; 101
     c48:	10 f0       	brcs	.+4      	; 0xc4e <speed_regulator+0x1e0>
		out = NICE_SPEED; //out/1.2;
     c4a:	84 e6       	ldi	r24, 0x64	; 100
     c4c:	89 83       	std	Y+1, r24	; 0x01
	}
	return out;
     c4e:	89 81       	ldd	r24, Y+1	; 0x01
}
     c50:	a6 96       	adiw	r28, 0x26	; 38
     c52:	0f b6       	in	r0, 0x3f	; 63
     c54:	f8 94       	cli
     c56:	de bf       	out	0x3e, r29	; 62
     c58:	0f be       	out	0x3f, r0	; 63
     c5a:	cd bf       	out	0x3d, r28	; 61
     c5c:	df 91       	pop	r29
     c5e:	cf 91       	pop	r28
     c60:	08 95       	ret

00000c62 <pwm_init>:
#define SLIDE_NEUTRAL 20
#define SLIDE_MAX 255
#define SLIDE_MIN 0
#define SLIDE_CENTER (SLIDE_MAX/2)

void pwm_init(){
     c62:	cf 93       	push	r28
     c64:	df 93       	push	r29
     c66:	cd b7       	in	r28, 0x3d	; 61
     c68:	de b7       	in	r29, 0x3e	; 62
	/* Set period to 20 ms. */
	//ICR1H = TIMER1_PERIOD & (0xFFFF << 8);
	//ICR1L = TIMER1_PERIOD & (0xFFFF << 0);
	ICR1 = TIMER1_PERIOD;
     c6a:	86 e8       	ldi	r24, 0x86	; 134
     c6c:	90 e0       	ldi	r25, 0x00	; 0
     c6e:	21 ee       	ldi	r18, 0xE1	; 225
     c70:	34 e0       	ldi	r19, 0x04	; 4
     c72:	fc 01       	movw	r30, r24
     c74:	31 83       	std	Z+1, r19	; 0x01
     c76:	20 83       	st	Z, r18
	
	/* Initialize duty cycle to 1,5 ms for "neutral" position. */
	//OCR1AH = DUTY_CYCLE_NEUTRAL & (0xFFFF << 8);
	//OCR1AL = DUTY_CYCLE_NEUTRAL & (0xFFFF << 0);
	OCR1A = DUTY_CYCLE_CENTER;
     c78:	88 e8       	ldi	r24, 0x88	; 136
     c7a:	90 e0       	ldi	r25, 0x00	; 0
     c7c:	2e e5       	ldi	r18, 0x5E	; 94
     c7e:	30 e0       	ldi	r19, 0x00	; 0
     c80:	fc 01       	movw	r30, r24
     c82:	31 83       	std	Z+1, r19	; 0x01
     c84:	20 83       	st	Z, r18
	
	/* Set DDRB OC1A as output. */
	DDRB |= (1<<PB5);
     c86:	84 e2       	ldi	r24, 0x24	; 36
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	24 e2       	ldi	r18, 0x24	; 36
     c8c:	30 e0       	ldi	r19, 0x00	; 0
     c8e:	f9 01       	movw	r30, r18
     c90:	20 81       	ld	r18, Z
     c92:	20 62       	ori	r18, 0x20	; 32
     c94:	fc 01       	movw	r30, r24
     c96:	20 83       	st	Z, r18
	
	/* Set Waveform Generation Mode 14 (fast PWM). */
	TCCR1A &= ~(1<<WGM10);
     c98:	80 e8       	ldi	r24, 0x80	; 128
     c9a:	90 e0       	ldi	r25, 0x00	; 0
     c9c:	20 e8       	ldi	r18, 0x80	; 128
     c9e:	30 e0       	ldi	r19, 0x00	; 0
     ca0:	f9 01       	movw	r30, r18
     ca2:	20 81       	ld	r18, Z
     ca4:	2e 7f       	andi	r18, 0xFE	; 254
     ca6:	fc 01       	movw	r30, r24
     ca8:	20 83       	st	Z, r18
	TCCR1A |= (1<<WGM11);
     caa:	80 e8       	ldi	r24, 0x80	; 128
     cac:	90 e0       	ldi	r25, 0x00	; 0
     cae:	20 e8       	ldi	r18, 0x80	; 128
     cb0:	30 e0       	ldi	r19, 0x00	; 0
     cb2:	f9 01       	movw	r30, r18
     cb4:	20 81       	ld	r18, Z
     cb6:	22 60       	ori	r18, 0x02	; 2
     cb8:	fc 01       	movw	r30, r24
     cba:	20 83       	st	Z, r18
	TCCR1B |= ((1<<WGM13) | (1<<WGM12));
     cbc:	81 e8       	ldi	r24, 0x81	; 129
     cbe:	90 e0       	ldi	r25, 0x00	; 0
     cc0:	21 e8       	ldi	r18, 0x81	; 129
     cc2:	30 e0       	ldi	r19, 0x00	; 0
     cc4:	f9 01       	movw	r30, r18
     cc6:	20 81       	ld	r18, Z
     cc8:	28 61       	ori	r18, 0x18	; 24
     cca:	fc 01       	movw	r30, r24
     ccc:	20 83       	st	Z, r18
	
	/* Compare output mode for fast PWM. */
	TCCR1A &= ~(1<<COM1A0);
     cce:	80 e8       	ldi	r24, 0x80	; 128
     cd0:	90 e0       	ldi	r25, 0x00	; 0
     cd2:	20 e8       	ldi	r18, 0x80	; 128
     cd4:	30 e0       	ldi	r19, 0x00	; 0
     cd6:	f9 01       	movw	r30, r18
     cd8:	20 81       	ld	r18, Z
     cda:	2f 7b       	andi	r18, 0xBF	; 191
     cdc:	fc 01       	movw	r30, r24
     cde:	20 83       	st	Z, r18
	TCCR1A |= (1<<COM1A1);
     ce0:	80 e8       	ldi	r24, 0x80	; 128
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	20 e8       	ldi	r18, 0x80	; 128
     ce6:	30 e0       	ldi	r19, 0x00	; 0
     ce8:	f9 01       	movw	r30, r18
     cea:	20 81       	ld	r18, Z
     cec:	20 68       	ori	r18, 0x80	; 128
     cee:	fc 01       	movw	r30, r24
     cf0:	20 83       	st	Z, r18
	
	/* Prescaler 256. */
	TCCR1B &= ~((1<<CS11) | (1<<CS10));
     cf2:	81 e8       	ldi	r24, 0x81	; 129
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	21 e8       	ldi	r18, 0x81	; 129
     cf8:	30 e0       	ldi	r19, 0x00	; 0
     cfa:	f9 01       	movw	r30, r18
     cfc:	20 81       	ld	r18, Z
     cfe:	2c 7f       	andi	r18, 0xFC	; 252
     d00:	fc 01       	movw	r30, r24
     d02:	20 83       	st	Z, r18
	TCCR1B |= (1<<CS12);
     d04:	81 e8       	ldi	r24, 0x81	; 129
     d06:	90 e0       	ldi	r25, 0x00	; 0
     d08:	21 e8       	ldi	r18, 0x81	; 129
     d0a:	30 e0       	ldi	r19, 0x00	; 0
     d0c:	f9 01       	movw	r30, r18
     d0e:	20 81       	ld	r18, Z
     d10:	24 60       	ori	r18, 0x04	; 4
     d12:	fc 01       	movw	r30, r24
     d14:	20 83       	st	Z, r18
}
     d16:	df 91       	pop	r29
     d18:	cf 91       	pop	r28
     d1a:	08 95       	ret

00000d1c <set_pwm_duty_cycle>:





void set_pwm_duty_cycle(uint8_t input_slide_pos){
     d1c:	0f 93       	push	r16
     d1e:	1f 93       	push	r17
     d20:	cf 93       	push	r28
     d22:	df 93       	push	r29
     d24:	00 d0       	rcall	.+0      	; 0xd26 <set_pwm_duty_cycle+0xa>
     d26:	cd b7       	in	r28, 0x3d	; 61
     d28:	de b7       	in	r29, 0x3e	; 62
     d2a:	8b 83       	std	Y+3, r24	; 0x03
	//printf("Position %i \n", input_slide_pos);
	if (input_slide_pos >= SLIDE_MAX){
     d2c:	8b 81       	ldd	r24, Y+3	; 0x03
     d2e:	8f 3f       	cpi	r24, 0xFF	; 255
     d30:	41 f4       	brne	.+16     	; 0xd42 <set_pwm_duty_cycle+0x26>
		OCR1A = DUTY_CYCLE_CENTER - DUTY_MAX;
     d32:	88 e8       	ldi	r24, 0x88	; 136
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	29 e3       	ldi	r18, 0x39	; 57
     d38:	30 e0       	ldi	r19, 0x00	; 0
     d3a:	fc 01       	movw	r30, r24
     d3c:	31 83       	std	Z+1, r19	; 0x01
     d3e:	20 83       	st	Z, r18
     d40:	6e c0       	rjmp	.+220    	; 0xe1e <set_pwm_duty_cycle+0x102>
	}
	else if (input_slide_pos <= SLIDE_MIN){
     d42:	8b 81       	ldd	r24, Y+3	; 0x03
     d44:	88 23       	and	r24, r24
     d46:	41 f4       	brne	.+16     	; 0xd58 <set_pwm_duty_cycle+0x3c>
		OCR1A = DUTY_CYCLE_CENTER + DUTY_MAX;
     d48:	88 e8       	ldi	r24, 0x88	; 136
     d4a:	90 e0       	ldi	r25, 0x00	; 0
     d4c:	23 e8       	ldi	r18, 0x83	; 131
     d4e:	30 e0       	ldi	r19, 0x00	; 0
     d50:	fc 01       	movw	r30, r24
     d52:	31 83       	std	Z+1, r19	; 0x01
     d54:	20 83       	st	Z, r18
     d56:	63 c0       	rjmp	.+198    	; 0xe1e <set_pwm_duty_cycle+0x102>
	}
	else if (input_slide_pos >= SLIDE_CENTER+SLIDE_NEUTRAL){
     d58:	8b 81       	ldd	r24, Y+3	; 0x03
     d5a:	83 39       	cpi	r24, 0x93	; 147
     d5c:	58 f1       	brcs	.+86     	; 0xdb4 <set_pwm_duty_cycle+0x98>
		int8_t input_slide_pos_int = input_slide_pos -127;
     d5e:	8b 81       	ldd	r24, Y+3	; 0x03
     d60:	8f 57       	subi	r24, 0x7F	; 127
     d62:	89 83       	std	Y+1, r24	; 0x01
		OCR1A = DUTY_CYCLE_CENTER - (input_slide_pos_int / DUTY_CONVERT_FACTOR);
     d64:	08 e8       	ldi	r16, 0x88	; 136
     d66:	10 e0       	ldi	r17, 0x00	; 0
     d68:	89 81       	ldd	r24, Y+1	; 0x01
     d6a:	99 27       	eor	r25, r25
     d6c:	87 fd       	sbrc	r24, 7
     d6e:	90 95       	com	r25
     d70:	a9 2f       	mov	r26, r25
     d72:	b9 2f       	mov	r27, r25
     d74:	bc 01       	movw	r22, r24
     d76:	cd 01       	movw	r24, r26
     d78:	90 d4       	rcall	.+2336   	; 0x169a <__floatsisf>
     d7a:	dc 01       	movw	r26, r24
     d7c:	cb 01       	movw	r24, r22
     d7e:	20 e0       	ldi	r18, 0x00	; 0
     d80:	30 e0       	ldi	r19, 0x00	; 0
     d82:	40 e6       	ldi	r20, 0x60	; 96
     d84:	50 e4       	ldi	r21, 0x40	; 64
     d86:	bc 01       	movw	r22, r24
     d88:	cd 01       	movw	r24, r26
     d8a:	f1 d3       	rcall	.+2018   	; 0x156e <__divsf3>
     d8c:	dc 01       	movw	r26, r24
     d8e:	cb 01       	movw	r24, r22
     d90:	9c 01       	movw	r18, r24
     d92:	ad 01       	movw	r20, r26
     d94:	60 e0       	ldi	r22, 0x00	; 0
     d96:	70 e0       	ldi	r23, 0x00	; 0
     d98:	8c eb       	ldi	r24, 0xBC	; 188
     d9a:	92 e4       	ldi	r25, 0x42	; 66
     d9c:	7f d3       	rcall	.+1790   	; 0x149c <__subsf3>
     d9e:	dc 01       	movw	r26, r24
     da0:	cb 01       	movw	r24, r22
     da2:	bc 01       	movw	r22, r24
     da4:	cd 01       	movw	r24, r26
     da6:	4b d4       	rcall	.+2198   	; 0x163e <__fixunssfsi>
     da8:	dc 01       	movw	r26, r24
     daa:	cb 01       	movw	r24, r22
     dac:	f8 01       	movw	r30, r16
     dae:	91 83       	std	Z+1, r25	; 0x01
     db0:	80 83       	st	Z, r24
     db2:	35 c0       	rjmp	.+106    	; 0xe1e <set_pwm_duty_cycle+0x102>
	}
	else if (input_slide_pos <= SLIDE_CENTER-SLIDE_NEUTRAL){
     db4:	8b 81       	ldd	r24, Y+3	; 0x03
     db6:	8c 36       	cpi	r24, 0x6C	; 108
     db8:	58 f5       	brcc	.+86     	; 0xe10 <set_pwm_duty_cycle+0xf4>
		int8_t input_slide_pos_int = input_slide_pos -127;
     dba:	8b 81       	ldd	r24, Y+3	; 0x03
     dbc:	8f 57       	subi	r24, 0x7F	; 127
     dbe:	8a 83       	std	Y+2, r24	; 0x02
		OCR1A = DUTY_CYCLE_CENTER - (input_slide_pos_int / DUTY_CONVERT_FACTOR);
     dc0:	08 e8       	ldi	r16, 0x88	; 136
     dc2:	10 e0       	ldi	r17, 0x00	; 0
     dc4:	8a 81       	ldd	r24, Y+2	; 0x02
     dc6:	99 27       	eor	r25, r25
     dc8:	87 fd       	sbrc	r24, 7
     dca:	90 95       	com	r25
     dcc:	a9 2f       	mov	r26, r25
     dce:	b9 2f       	mov	r27, r25
     dd0:	bc 01       	movw	r22, r24
     dd2:	cd 01       	movw	r24, r26
     dd4:	62 d4       	rcall	.+2244   	; 0x169a <__floatsisf>
     dd6:	dc 01       	movw	r26, r24
     dd8:	cb 01       	movw	r24, r22
     dda:	20 e0       	ldi	r18, 0x00	; 0
     ddc:	30 e0       	ldi	r19, 0x00	; 0
     dde:	40 e6       	ldi	r20, 0x60	; 96
     de0:	50 e4       	ldi	r21, 0x40	; 64
     de2:	bc 01       	movw	r22, r24
     de4:	cd 01       	movw	r24, r26
     de6:	c3 d3       	rcall	.+1926   	; 0x156e <__divsf3>
     de8:	dc 01       	movw	r26, r24
     dea:	cb 01       	movw	r24, r22
     dec:	9c 01       	movw	r18, r24
     dee:	ad 01       	movw	r20, r26
     df0:	60 e0       	ldi	r22, 0x00	; 0
     df2:	70 e0       	ldi	r23, 0x00	; 0
     df4:	8c eb       	ldi	r24, 0xBC	; 188
     df6:	92 e4       	ldi	r25, 0x42	; 66
     df8:	51 d3       	rcall	.+1698   	; 0x149c <__subsf3>
     dfa:	dc 01       	movw	r26, r24
     dfc:	cb 01       	movw	r24, r22
     dfe:	bc 01       	movw	r22, r24
     e00:	cd 01       	movw	r24, r26
     e02:	1d d4       	rcall	.+2106   	; 0x163e <__fixunssfsi>
     e04:	dc 01       	movw	r26, r24
     e06:	cb 01       	movw	r24, r22
     e08:	f8 01       	movw	r30, r16
     e0a:	91 83       	std	Z+1, r25	; 0x01
     e0c:	80 83       	st	Z, r24
     e0e:	07 c0       	rjmp	.+14     	; 0xe1e <set_pwm_duty_cycle+0x102>
	}
	else {
		OCR1A = DUTY_CYCLE_CENTER;
     e10:	88 e8       	ldi	r24, 0x88	; 136
     e12:	90 e0       	ldi	r25, 0x00	; 0
     e14:	2e e5       	ldi	r18, 0x5E	; 94
     e16:	30 e0       	ldi	r19, 0x00	; 0
     e18:	fc 01       	movw	r30, r24
     e1a:	31 83       	std	Z+1, r19	; 0x01
     e1c:	20 83       	st	Z, r18
	}
}
     e1e:	0f 90       	pop	r0
     e20:	0f 90       	pop	r0
     e22:	0f 90       	pop	r0
     e24:	df 91       	pop	r29
     e26:	cf 91       	pop	r28
     e28:	1f 91       	pop	r17
     e2a:	0f 91       	pop	r16
     e2c:	08 95       	ret

00000e2e <score_count>:
#include <util/delay.h> //for _delay_ms()


int score=0;
int previousTrigger=0;
int score_count(){
     e2e:	cf 93       	push	r28
     e30:	df 93       	push	r29
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
     e36:	2e 97       	sbiw	r28, 0x0e	; 14
     e38:	0f b6       	in	r0, 0x3f	; 63
     e3a:	f8 94       	cli
     e3c:	de bf       	out	0x3e, r29	; 62
     e3e:	0f be       	out	0x3f, r0	; 63
     e40:	cd bf       	out	0x3d, r28	; 61
	
	if (previousTrigger!=triggered_ir()){
     e42:	97 db       	rcall	.-2258   	; 0x572 <triggered_ir>
     e44:	9c 01       	movw	r18, r24
     e46:	80 91 44 02 	lds	r24, 0x0244
     e4a:	90 91 45 02 	lds	r25, 0x0245
     e4e:	28 17       	cp	r18, r24
     e50:	39 07       	cpc	r19, r25
     e52:	09 f4       	brne	.+2      	; 0xe56 <score_count+0x28>
     e54:	7d c0       	rjmp	.+250    	; 0xf50 <score_count+0x122>
		score+=triggered_ir();
     e56:	8d db       	rcall	.-2278   	; 0x572 <triggered_ir>
     e58:	9c 01       	movw	r18, r24
     e5a:	80 91 42 02 	lds	r24, 0x0242
     e5e:	90 91 43 02 	lds	r25, 0x0243
     e62:	82 0f       	add	r24, r18
     e64:	93 1f       	adc	r25, r19
     e66:	90 93 43 02 	sts	0x0243, r25
     e6a:	80 93 42 02 	sts	0x0242, r24
		previousTrigger=triggered_ir();
     e6e:	81 db       	rcall	.-2302   	; 0x572 <triggered_ir>
     e70:	90 93 45 02 	sts	0x0245, r25
     e74:	80 93 44 02 	sts	0x0244, r24
     e78:	80 e0       	ldi	r24, 0x00	; 0
     e7a:	90 e8       	ldi	r25, 0x80	; 128
     e7c:	ab e3       	ldi	r26, 0x3B	; 59
     e7e:	b5 e4       	ldi	r27, 0x45	; 69
     e80:	89 83       	std	Y+1, r24	; 0x01
     e82:	9a 83       	std	Y+2, r25	; 0x02
     e84:	ab 83       	std	Y+3, r26	; 0x03
     e86:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     e88:	20 e0       	ldi	r18, 0x00	; 0
     e8a:	30 e0       	ldi	r19, 0x00	; 0
     e8c:	4a e7       	ldi	r20, 0x7A	; 122
     e8e:	55 e4       	ldi	r21, 0x45	; 69
     e90:	69 81       	ldd	r22, Y+1	; 0x01
     e92:	7a 81       	ldd	r23, Y+2	; 0x02
     e94:	8b 81       	ldd	r24, Y+3	; 0x03
     e96:	9c 81       	ldd	r25, Y+4	; 0x04
     e98:	b4 d4       	rcall	.+2408   	; 0x1802 <__mulsf3>
     e9a:	dc 01       	movw	r26, r24
     e9c:	cb 01       	movw	r24, r22
     e9e:	8d 83       	std	Y+5, r24	; 0x05
     ea0:	9e 83       	std	Y+6, r25	; 0x06
     ea2:	af 83       	std	Y+7, r26	; 0x07
     ea4:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     ea6:	20 e0       	ldi	r18, 0x00	; 0
     ea8:	30 e0       	ldi	r19, 0x00	; 0
     eaa:	40 e8       	ldi	r20, 0x80	; 128
     eac:	5f e3       	ldi	r21, 0x3F	; 63
     eae:	6d 81       	ldd	r22, Y+5	; 0x05
     eb0:	7e 81       	ldd	r23, Y+6	; 0x06
     eb2:	8f 81       	ldd	r24, Y+7	; 0x07
     eb4:	98 85       	ldd	r25, Y+8	; 0x08
     eb6:	57 d3       	rcall	.+1710   	; 0x1566 <__cmpsf2>
     eb8:	88 23       	and	r24, r24
     eba:	2c f4       	brge	.+10     	; 0xec6 <score_count+0x98>
		__ticks = 1;
     ebc:	81 e0       	ldi	r24, 0x01	; 1
     ebe:	90 e0       	ldi	r25, 0x00	; 0
     ec0:	9a 87       	std	Y+10, r25	; 0x0a
     ec2:	89 87       	std	Y+9, r24	; 0x09
     ec4:	3b c0       	rjmp	.+118    	; 0xf3c <score_count+0x10e>
	else if (__tmp > 65535)
     ec6:	20 e0       	ldi	r18, 0x00	; 0
     ec8:	3f ef       	ldi	r19, 0xFF	; 255
     eca:	4f e7       	ldi	r20, 0x7F	; 127
     ecc:	57 e4       	ldi	r21, 0x47	; 71
     ece:	6d 81       	ldd	r22, Y+5	; 0x05
     ed0:	7e 81       	ldd	r23, Y+6	; 0x06
     ed2:	8f 81       	ldd	r24, Y+7	; 0x07
     ed4:	98 85       	ldd	r25, Y+8	; 0x08
     ed6:	91 d4       	rcall	.+2338   	; 0x17fa <__gesf2>
     ed8:	18 16       	cp	r1, r24
     eda:	3c f5       	brge	.+78     	; 0xf2a <score_count+0xfc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     edc:	20 e0       	ldi	r18, 0x00	; 0
     ede:	30 e0       	ldi	r19, 0x00	; 0
     ee0:	40 e2       	ldi	r20, 0x20	; 32
     ee2:	51 e4       	ldi	r21, 0x41	; 65
     ee4:	69 81       	ldd	r22, Y+1	; 0x01
     ee6:	7a 81       	ldd	r23, Y+2	; 0x02
     ee8:	8b 81       	ldd	r24, Y+3	; 0x03
     eea:	9c 81       	ldd	r25, Y+4	; 0x04
     eec:	8a d4       	rcall	.+2324   	; 0x1802 <__mulsf3>
     eee:	dc 01       	movw	r26, r24
     ef0:	cb 01       	movw	r24, r22
     ef2:	bc 01       	movw	r22, r24
     ef4:	cd 01       	movw	r24, r26
     ef6:	a3 d3       	rcall	.+1862   	; 0x163e <__fixunssfsi>
     ef8:	dc 01       	movw	r26, r24
     efa:	cb 01       	movw	r24, r22
     efc:	9a 87       	std	Y+10, r25	; 0x0a
     efe:	89 87       	std	Y+9, r24	; 0x09
     f00:	0f c0       	rjmp	.+30     	; 0xf20 <score_count+0xf2>
     f02:	80 e9       	ldi	r24, 0x90	; 144
     f04:	91 e0       	ldi	r25, 0x01	; 1
     f06:	9c 87       	std	Y+12, r25	; 0x0c
     f08:	8b 87       	std	Y+11, r24	; 0x0b
     f0a:	8b 85       	ldd	r24, Y+11	; 0x0b
     f0c:	9c 85       	ldd	r25, Y+12	; 0x0c
     f0e:	01 97       	sbiw	r24, 0x01	; 1
     f10:	f1 f7       	brne	.-4      	; 0xf0e <score_count+0xe0>
     f12:	9c 87       	std	Y+12, r25	; 0x0c
     f14:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f16:	89 85       	ldd	r24, Y+9	; 0x09
     f18:	9a 85       	ldd	r25, Y+10	; 0x0a
     f1a:	01 97       	sbiw	r24, 0x01	; 1
     f1c:	9a 87       	std	Y+10, r25	; 0x0a
     f1e:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f20:	89 85       	ldd	r24, Y+9	; 0x09
     f22:	9a 85       	ldd	r25, Y+10	; 0x0a
     f24:	00 97       	sbiw	r24, 0x00	; 0
     f26:	69 f7       	brne	.-38     	; 0xf02 <score_count+0xd4>
     f28:	13 c0       	rjmp	.+38     	; 0xf50 <score_count+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f2a:	6d 81       	ldd	r22, Y+5	; 0x05
     f2c:	7e 81       	ldd	r23, Y+6	; 0x06
     f2e:	8f 81       	ldd	r24, Y+7	; 0x07
     f30:	98 85       	ldd	r25, Y+8	; 0x08
     f32:	85 d3       	rcall	.+1802   	; 0x163e <__fixunssfsi>
     f34:	dc 01       	movw	r26, r24
     f36:	cb 01       	movw	r24, r22
     f38:	9a 87       	std	Y+10, r25	; 0x0a
     f3a:	89 87       	std	Y+9, r24	; 0x09
     f3c:	89 85       	ldd	r24, Y+9	; 0x09
     f3e:	9a 85       	ldd	r25, Y+10	; 0x0a
     f40:	9e 87       	std	Y+14, r25	; 0x0e
     f42:	8d 87       	std	Y+13, r24	; 0x0d
     f44:	8d 85       	ldd	r24, Y+13	; 0x0d
     f46:	9e 85       	ldd	r25, Y+14	; 0x0e
     f48:	01 97       	sbiw	r24, 0x01	; 1
     f4a:	f1 f7       	brne	.-4      	; 0xf48 <score_count+0x11a>
     f4c:	9e 87       	std	Y+14, r25	; 0x0e
     f4e:	8d 87       	std	Y+13, r24	; 0x0d
		_delay_ms(NEW_ROUND_SETUP);		//move to print_score() afterwards. 
		
	}
	return score;
     f50:	80 91 42 02 	lds	r24, 0x0242
     f54:	90 91 43 02 	lds	r25, 0x0243
}
     f58:	2e 96       	adiw	r28, 0x0e	; 14
     f5a:	0f b6       	in	r0, 0x3f	; 63
     f5c:	f8 94       	cli
     f5e:	de bf       	out	0x3e, r29	; 62
     f60:	0f be       	out	0x3f, r0	; 63
     f62:	cd bf       	out	0x3d, r28	; 61
     f64:	df 91       	pop	r29
     f66:	cf 91       	pop	r28
     f68:	08 95       	ret

00000f6a <solenoid_init>:
#define DELAY_SOLENOIDE 700
#include <util/delay.h> //for _delay_ms()



void solenoid_init(){
     f6a:	cf 93       	push	r28
     f6c:	df 93       	push	r29
     f6e:	cd b7       	in	r28, 0x3d	; 61
     f70:	de b7       	in	r29, 0x3e	; 62
	DDRL |= (1<<PL7);
     f72:	8a e0       	ldi	r24, 0x0A	; 10
     f74:	91 e0       	ldi	r25, 0x01	; 1
     f76:	2a e0       	ldi	r18, 0x0A	; 10
     f78:	31 e0       	ldi	r19, 0x01	; 1
     f7a:	f9 01       	movw	r30, r18
     f7c:	20 81       	ld	r18, Z
     f7e:	20 68       	ori	r18, 0x80	; 128
     f80:	fc 01       	movw	r30, r24
     f82:	20 83       	st	Z, r18
	PORTL |= (1<<PL7);
     f84:	8b e0       	ldi	r24, 0x0B	; 11
     f86:	91 e0       	ldi	r25, 0x01	; 1
     f88:	2b e0       	ldi	r18, 0x0B	; 11
     f8a:	31 e0       	ldi	r19, 0x01	; 1
     f8c:	f9 01       	movw	r30, r18
     f8e:	20 81       	ld	r18, Z
     f90:	20 68       	ori	r18, 0x80	; 128
     f92:	fc 01       	movw	r30, r24
     f94:	20 83       	st	Z, r18
}
     f96:	df 91       	pop	r29
     f98:	cf 91       	pop	r28
     f9a:	08 95       	ret

00000f9c <push_solenoid>:

void push_solenoid(){
     f9c:	cf 93       	push	r28
     f9e:	df 93       	push	r29
     fa0:	cd b7       	in	r28, 0x3d	; 61
     fa2:	de b7       	in	r29, 0x3e	; 62
     fa4:	2e 97       	sbiw	r28, 0x0e	; 14
     fa6:	0f b6       	in	r0, 0x3f	; 63
     fa8:	f8 94       	cli
     faa:	de bf       	out	0x3e, r29	; 62
     fac:	0f be       	out	0x3f, r0	; 63
     fae:	cd bf       	out	0x3d, r28	; 61

	PORTL &= ~(1<<PL7);
     fb0:	8b e0       	ldi	r24, 0x0B	; 11
     fb2:	91 e0       	ldi	r25, 0x01	; 1
     fb4:	2b e0       	ldi	r18, 0x0B	; 11
     fb6:	31 e0       	ldi	r19, 0x01	; 1
     fb8:	f9 01       	movw	r30, r18
     fba:	20 81       	ld	r18, Z
     fbc:	2f 77       	andi	r18, 0x7F	; 127
     fbe:	fc 01       	movw	r30, r24
     fc0:	20 83       	st	Z, r18
     fc2:	80 e0       	ldi	r24, 0x00	; 0
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	af e2       	ldi	r26, 0x2F	; 47
     fc8:	b4 e4       	ldi	r27, 0x44	; 68
     fca:	89 83       	std	Y+1, r24	; 0x01
     fcc:	9a 83       	std	Y+2, r25	; 0x02
     fce:	ab 83       	std	Y+3, r26	; 0x03
     fd0:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     fd2:	20 e0       	ldi	r18, 0x00	; 0
     fd4:	30 e0       	ldi	r19, 0x00	; 0
     fd6:	4a e7       	ldi	r20, 0x7A	; 122
     fd8:	53 e4       	ldi	r21, 0x43	; 67
     fda:	69 81       	ldd	r22, Y+1	; 0x01
     fdc:	7a 81       	ldd	r23, Y+2	; 0x02
     fde:	8b 81       	ldd	r24, Y+3	; 0x03
     fe0:	9c 81       	ldd	r25, Y+4	; 0x04
     fe2:	0f d4       	rcall	.+2078   	; 0x1802 <__mulsf3>
     fe4:	dc 01       	movw	r26, r24
     fe6:	cb 01       	movw	r24, r22
     fe8:	8d 83       	std	Y+5, r24	; 0x05
     fea:	9e 83       	std	Y+6, r25	; 0x06
     fec:	af 83       	std	Y+7, r26	; 0x07
     fee:	b8 87       	std	Y+8, r27	; 0x08
	if (__tmp < 1.0)
     ff0:	20 e0       	ldi	r18, 0x00	; 0
     ff2:	30 e0       	ldi	r19, 0x00	; 0
     ff4:	40 e8       	ldi	r20, 0x80	; 128
     ff6:	5f e3       	ldi	r21, 0x3F	; 63
     ff8:	6d 81       	ldd	r22, Y+5	; 0x05
     ffa:	7e 81       	ldd	r23, Y+6	; 0x06
     ffc:	8f 81       	ldd	r24, Y+7	; 0x07
     ffe:	98 85       	ldd	r25, Y+8	; 0x08
    1000:	b2 d2       	rcall	.+1380   	; 0x1566 <__cmpsf2>
    1002:	88 23       	and	r24, r24
    1004:	2c f4       	brge	.+10     	; 0x1010 <push_solenoid+0x74>
		__ticks = 1;
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	9a 87       	std	Y+10, r25	; 0x0a
    100c:	89 87       	std	Y+9, r24	; 0x09
    100e:	3b c0       	rjmp	.+118    	; 0x1086 <push_solenoid+0xea>
	else if (__tmp > 65535)
    1010:	20 e0       	ldi	r18, 0x00	; 0
    1012:	3f ef       	ldi	r19, 0xFF	; 255
    1014:	4f e7       	ldi	r20, 0x7F	; 127
    1016:	57 e4       	ldi	r21, 0x47	; 71
    1018:	6d 81       	ldd	r22, Y+5	; 0x05
    101a:	7e 81       	ldd	r23, Y+6	; 0x06
    101c:	8f 81       	ldd	r24, Y+7	; 0x07
    101e:	98 85       	ldd	r25, Y+8	; 0x08
    1020:	ec d3       	rcall	.+2008   	; 0x17fa <__gesf2>
    1022:	18 16       	cp	r1, r24
    1024:	3c f5       	brge	.+78     	; 0x1074 <push_solenoid+0xd8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1026:	20 e0       	ldi	r18, 0x00	; 0
    1028:	30 e0       	ldi	r19, 0x00	; 0
    102a:	40 e2       	ldi	r20, 0x20	; 32
    102c:	51 e4       	ldi	r21, 0x41	; 65
    102e:	69 81       	ldd	r22, Y+1	; 0x01
    1030:	7a 81       	ldd	r23, Y+2	; 0x02
    1032:	8b 81       	ldd	r24, Y+3	; 0x03
    1034:	9c 81       	ldd	r25, Y+4	; 0x04
    1036:	e5 d3       	rcall	.+1994   	; 0x1802 <__mulsf3>
    1038:	dc 01       	movw	r26, r24
    103a:	cb 01       	movw	r24, r22
    103c:	bc 01       	movw	r22, r24
    103e:	cd 01       	movw	r24, r26
    1040:	fe d2       	rcall	.+1532   	; 0x163e <__fixunssfsi>
    1042:	dc 01       	movw	r26, r24
    1044:	cb 01       	movw	r24, r22
    1046:	9a 87       	std	Y+10, r25	; 0x0a
    1048:	89 87       	std	Y+9, r24	; 0x09
    104a:	0f c0       	rjmp	.+30     	; 0x106a <push_solenoid+0xce>
    104c:	89 e1       	ldi	r24, 0x19	; 25
    104e:	90 e0       	ldi	r25, 0x00	; 0
    1050:	9c 87       	std	Y+12, r25	; 0x0c
    1052:	8b 87       	std	Y+11, r24	; 0x0b
    1054:	8b 85       	ldd	r24, Y+11	; 0x0b
    1056:	9c 85       	ldd	r25, Y+12	; 0x0c
    1058:	01 97       	sbiw	r24, 0x01	; 1
    105a:	f1 f7       	brne	.-4      	; 0x1058 <push_solenoid+0xbc>
    105c:	9c 87       	std	Y+12, r25	; 0x0c
    105e:	8b 87       	std	Y+11, r24	; 0x0b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1060:	89 85       	ldd	r24, Y+9	; 0x09
    1062:	9a 85       	ldd	r25, Y+10	; 0x0a
    1064:	01 97       	sbiw	r24, 0x01	; 1
    1066:	9a 87       	std	Y+10, r25	; 0x0a
    1068:	89 87       	std	Y+9, r24	; 0x09
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    106a:	89 85       	ldd	r24, Y+9	; 0x09
    106c:	9a 85       	ldd	r25, Y+10	; 0x0a
    106e:	00 97       	sbiw	r24, 0x00	; 0
    1070:	69 f7       	brne	.-38     	; 0x104c <push_solenoid+0xb0>
    1072:	13 c0       	rjmp	.+38     	; 0x109a <push_solenoid+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1074:	6d 81       	ldd	r22, Y+5	; 0x05
    1076:	7e 81       	ldd	r23, Y+6	; 0x06
    1078:	8f 81       	ldd	r24, Y+7	; 0x07
    107a:	98 85       	ldd	r25, Y+8	; 0x08
    107c:	e0 d2       	rcall	.+1472   	; 0x163e <__fixunssfsi>
    107e:	dc 01       	movw	r26, r24
    1080:	cb 01       	movw	r24, r22
    1082:	9a 87       	std	Y+10, r25	; 0x0a
    1084:	89 87       	std	Y+9, r24	; 0x09
    1086:	89 85       	ldd	r24, Y+9	; 0x09
    1088:	9a 85       	ldd	r25, Y+10	; 0x0a
    108a:	9e 87       	std	Y+14, r25	; 0x0e
    108c:	8d 87       	std	Y+13, r24	; 0x0d
    108e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1090:	9e 85       	ldd	r25, Y+14	; 0x0e
    1092:	01 97       	sbiw	r24, 0x01	; 1
    1094:	f1 f7       	brne	.-4      	; 0x1092 <push_solenoid+0xf6>
    1096:	9e 87       	std	Y+14, r25	; 0x0e
    1098:	8d 87       	std	Y+13, r24	; 0x0d
	_delay_ms(DELAY_SOLENOIDE);
	PORTL |= (1<<PL7);
    109a:	8b e0       	ldi	r24, 0x0B	; 11
    109c:	91 e0       	ldi	r25, 0x01	; 1
    109e:	2b e0       	ldi	r18, 0x0B	; 11
    10a0:	31 e0       	ldi	r19, 0x01	; 1
    10a2:	f9 01       	movw	r30, r18
    10a4:	20 81       	ld	r18, Z
    10a6:	20 68       	ori	r18, 0x80	; 128
    10a8:	fc 01       	movw	r30, r24
    10aa:	20 83       	st	Z, r18
	
}
    10ac:	2e 96       	adiw	r28, 0x0e	; 14
    10ae:	0f b6       	in	r0, 0x3f	; 63
    10b0:	f8 94       	cli
    10b2:	de bf       	out	0x3e, r29	; 62
    10b4:	0f be       	out	0x3f, r0	; 63
    10b6:	cd bf       	out	0x3d, r28	; 61
    10b8:	df 91       	pop	r29
    10ba:	cf 91       	pop	r28
    10bc:	08 95       	ret

000010be <SPI_master_init>:
#define MOSI	2
#define MISO	3



void SPI_master_init(){
    10be:	cf 93       	push	r28
    10c0:	df 93       	push	r29
    10c2:	cd b7       	in	r28, 0x3d	; 61
    10c4:	de b7       	in	r29, 0x3e	; 62
	DDRB |= (1<<MOSI) | (1<<SCK) | (1<<SSn) | (1<<PB0);		//Set MOSI, SCK, SSn output.
    10c6:	84 e2       	ldi	r24, 0x24	; 36
    10c8:	90 e0       	ldi	r25, 0x00	; 0
    10ca:	24 e2       	ldi	r18, 0x24	; 36
    10cc:	30 e0       	ldi	r19, 0x00	; 0
    10ce:	f9 01       	movw	r30, r18
    10d0:	20 81       	ld	r18, Z
    10d2:	27 68       	ori	r18, 0x87	; 135
    10d4:	fc 01       	movw	r30, r24
    10d6:	20 83       	st	Z, r18
	DDRB &= ~((1<<MISO));		//Set MISO input.
    10d8:	84 e2       	ldi	r24, 0x24	; 36
    10da:	90 e0       	ldi	r25, 0x00	; 0
    10dc:	24 e2       	ldi	r18, 0x24	; 36
    10de:	30 e0       	ldi	r19, 0x00	; 0
    10e0:	f9 01       	movw	r30, r18
    10e2:	20 81       	ld	r18, Z
    10e4:	27 7f       	andi	r18, 0xF7	; 247
    10e6:	fc 01       	movw	r30, r24
    10e8:	20 83       	st	Z, r18
	PORTB|=(1<<MISO);
    10ea:	85 e2       	ldi	r24, 0x25	; 37
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	25 e2       	ldi	r18, 0x25	; 37
    10f0:	30 e0       	ldi	r19, 0x00	; 0
    10f2:	f9 01       	movw	r30, r18
    10f4:	20 81       	ld	r18, Z
    10f6:	28 60       	ori	r18, 0x08	; 8
    10f8:	fc 01       	movw	r30, r24
    10fa:	20 83       	st	Z, r18
	SPCR |= (1<<SPE) | (1<<MSTR)|(1<<SPR1);	//Enable SPI, Master, set clock rate fck/64.
    10fc:	8c e4       	ldi	r24, 0x4C	; 76
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	2c e4       	ldi	r18, 0x4C	; 76
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	f9 01       	movw	r30, r18
    1106:	20 81       	ld	r18, Z
    1108:	22 65       	ori	r18, 0x52	; 82
    110a:	fc 01       	movw	r30, r24
    110c:	20 83       	st	Z, r18
	//PINB &= !(1<<PB4);
}
    110e:	df 91       	pop	r29
    1110:	cf 91       	pop	r28
    1112:	08 95       	ret

00001114 <send_master_SPI>:

void send_master_SPI(char data){
    1114:	cf 93       	push	r28
    1116:	df 93       	push	r29
    1118:	1f 92       	push	r1
    111a:	cd b7       	in	r28, 0x3d	; 61
    111c:	de b7       	in	r29, 0x3e	; 62
    111e:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data;			//Send data.
    1120:	8e e4       	ldi	r24, 0x4E	; 78
    1122:	90 e0       	ldi	r25, 0x00	; 0
    1124:	29 81       	ldd	r18, Y+1	; 0x01
    1126:	fc 01       	movw	r30, r24
    1128:	20 83       	st	Z, r18
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
    112a:	00 00       	nop
    112c:	8d e4       	ldi	r24, 0x4D	; 77
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	fc 01       	movw	r30, r24
    1132:	80 81       	ld	r24, Z
    1134:	88 23       	and	r24, r24
    1136:	d4 f7       	brge	.-12     	; 0x112c <send_master_SPI+0x18>
}
    1138:	0f 90       	pop	r0
    113a:	df 91       	pop	r29
    113c:	cf 91       	pop	r28
    113e:	08 95       	ret

00001140 <read_master_SPI>:

char read_master_SPI(){
    1140:	cf 93       	push	r28
    1142:	df 93       	push	r29
    1144:	cd b7       	in	r28, 0x3d	; 61
    1146:	de b7       	in	r29, 0x3e	; 62
	
	
	send_master_SPI(0xFF);		//Send dummy byte.		
    1148:	8f ef       	ldi	r24, 0xFF	; 255
    114a:	e4 df       	rcall	.-56     	; 0x1114 <send_master_SPI>
	while (!(SPSR & (1<<SPIF))) {}		//Wait for transmission complete.
    114c:	00 00       	nop
    114e:	8d e4       	ldi	r24, 0x4D	; 77
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	fc 01       	movw	r30, r24
    1154:	80 81       	ld	r24, Z
    1156:	88 23       	and	r24, r24
    1158:	d4 f7       	brge	.-12     	; 0x114e <read_master_SPI+0xe>
	return SPDR;
    115a:	8e e4       	ldi	r24, 0x4E	; 78
    115c:	90 e0       	ldi	r25, 0x00	; 0
    115e:	fc 01       	movw	r30, r24
    1160:	80 81       	ld	r24, Z
}
    1162:	df 91       	pop	r29
    1164:	cf 91       	pop	r28
    1166:	08 95       	ret

00001168 <spi_chipselect_activate>:

void spi_chipselect_activate(){
    1168:	cf 93       	push	r28
    116a:	df 93       	push	r29
    116c:	cd b7       	in	r28, 0x3d	; 61
    116e:	de b7       	in	r29, 0x3e	; 62
	PORTB |=(1<<SSn);
    1170:	85 e2       	ldi	r24, 0x25	; 37
    1172:	90 e0       	ldi	r25, 0x00	; 0
    1174:	25 e2       	ldi	r18, 0x25	; 37
    1176:	30 e0       	ldi	r19, 0x00	; 0
    1178:	f9 01       	movw	r30, r18
    117a:	20 81       	ld	r18, Z
    117c:	20 68       	ori	r18, 0x80	; 128
    117e:	fc 01       	movw	r30, r24
    1180:	20 83       	st	Z, r18
}
    1182:	df 91       	pop	r29
    1184:	cf 91       	pop	r28
    1186:	08 95       	ret

00001188 <spi_chipselect_deactivate>:

void spi_chipselect_deactivate(){
    1188:	cf 93       	push	r28
    118a:	df 93       	push	r29
    118c:	cd b7       	in	r28, 0x3d	; 61
    118e:	de b7       	in	r29, 0x3e	; 62
	PORTB &=~(1<<SSn);
    1190:	85 e2       	ldi	r24, 0x25	; 37
    1192:	90 e0       	ldi	r25, 0x00	; 0
    1194:	25 e2       	ldi	r18, 0x25	; 37
    1196:	30 e0       	ldi	r19, 0x00	; 0
    1198:	f9 01       	movw	r30, r18
    119a:	20 81       	ld	r18, Z
    119c:	2f 77       	andi	r18, 0x7F	; 127
    119e:	fc 01       	movw	r30, r24
    11a0:	20 83       	st	Z, r18
}
    11a2:	df 91       	pop	r29
    11a4:	cf 91       	pop	r28
    11a6:	08 95       	ret

000011a8 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
    11a8:	cf 93       	push	r28
    11aa:	df 93       	push	r29
    11ac:	cd b7       	in	r28, 0x3d	; 61
    11ae:	de b7       	in	r29, 0x3e	; 62
    11b0:	88 eb       	ldi	r24, 0xB8	; 184
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	2c e0       	ldi	r18, 0x0C	; 12
    11b6:	fc 01       	movw	r30, r24
    11b8:	20 83       	st	Z, r18
    11ba:	8b eb       	ldi	r24, 0xBB	; 187
    11bc:	90 e0       	ldi	r25, 0x00	; 0
    11be:	2f ef       	ldi	r18, 0xFF	; 255
    11c0:	fc 01       	movw	r30, r24
    11c2:	20 83       	st	Z, r18
    11c4:	8c eb       	ldi	r24, 0xBC	; 188
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	24 e0       	ldi	r18, 0x04	; 4
    11ca:	fc 01       	movw	r30, r24
    11cc:	20 83       	st	Z, r18
    11ce:	df 91       	pop	r29
    11d0:	cf 91       	pop	r28
    11d2:	08 95       	ret

000011d4 <TWI_Transceiver_Busy>:
    11d4:	cf 93       	push	r28
    11d6:	df 93       	push	r29
    11d8:	cd b7       	in	r28, 0x3d	; 61
    11da:	de b7       	in	r29, 0x3e	; 62
    11dc:	8c eb       	ldi	r24, 0xBC	; 188
    11de:	90 e0       	ldi	r25, 0x00	; 0
    11e0:	fc 01       	movw	r30, r24
    11e2:	80 81       	ld	r24, Z
    11e4:	81 70       	andi	r24, 0x01	; 1
    11e6:	df 91       	pop	r29
    11e8:	cf 91       	pop	r28
    11ea:	08 95       	ret

000011ec <TWI_Start_Transceiver_With_Data>:
    11ec:	cf 93       	push	r28
    11ee:	df 93       	push	r29
    11f0:	00 d0       	rcall	.+0      	; 0x11f2 <TWI_Start_Transceiver_With_Data+0x6>
    11f2:	1f 92       	push	r1
    11f4:	cd b7       	in	r28, 0x3d	; 61
    11f6:	de b7       	in	r29, 0x3e	; 62
    11f8:	9b 83       	std	Y+3, r25	; 0x03
    11fa:	8a 83       	std	Y+2, r24	; 0x02
    11fc:	6c 83       	std	Y+4, r22	; 0x04
    11fe:	00 00       	nop
    1200:	e9 df       	rcall	.-46     	; 0x11d4 <TWI_Transceiver_Busy>
    1202:	88 23       	and	r24, r24
    1204:	e9 f7       	brne	.-6      	; 0x1200 <TWI_Start_Transceiver_With_Data+0x14>
    1206:	8c 81       	ldd	r24, Y+4	; 0x04
    1208:	80 93 4a 02 	sts	0x024A, r24
    120c:	8a 81       	ldd	r24, Y+2	; 0x02
    120e:	9b 81       	ldd	r25, Y+3	; 0x03
    1210:	fc 01       	movw	r30, r24
    1212:	80 81       	ld	r24, Z
    1214:	80 93 46 02 	sts	0x0246, r24
    1218:	8a 81       	ldd	r24, Y+2	; 0x02
    121a:	9b 81       	ldd	r25, Y+3	; 0x03
    121c:	fc 01       	movw	r30, r24
    121e:	80 81       	ld	r24, Z
    1220:	88 2f       	mov	r24, r24
    1222:	90 e0       	ldi	r25, 0x00	; 0
    1224:	81 70       	andi	r24, 0x01	; 1
    1226:	99 27       	eor	r25, r25
    1228:	00 97       	sbiw	r24, 0x00	; 0
    122a:	d1 f4       	brne	.+52     	; 0x1260 <TWI_Start_Transceiver_With_Data+0x74>
    122c:	81 e0       	ldi	r24, 0x01	; 1
    122e:	89 83       	std	Y+1, r24	; 0x01
    1230:	13 c0       	rjmp	.+38     	; 0x1258 <TWI_Start_Transceiver_With_Data+0x6c>
    1232:	89 81       	ldd	r24, Y+1	; 0x01
    1234:	88 2f       	mov	r24, r24
    1236:	90 e0       	ldi	r25, 0x00	; 0
    1238:	29 81       	ldd	r18, Y+1	; 0x01
    123a:	22 2f       	mov	r18, r18
    123c:	30 e0       	ldi	r19, 0x00	; 0
    123e:	4a 81       	ldd	r20, Y+2	; 0x02
    1240:	5b 81       	ldd	r21, Y+3	; 0x03
    1242:	24 0f       	add	r18, r20
    1244:	35 1f       	adc	r19, r21
    1246:	f9 01       	movw	r30, r18
    1248:	20 81       	ld	r18, Z
    124a:	8a 5b       	subi	r24, 0xBA	; 186
    124c:	9d 4f       	sbci	r25, 0xFD	; 253
    124e:	fc 01       	movw	r30, r24
    1250:	20 83       	st	Z, r18
    1252:	89 81       	ldd	r24, Y+1	; 0x01
    1254:	8f 5f       	subi	r24, 0xFF	; 255
    1256:	89 83       	std	Y+1, r24	; 0x01
    1258:	99 81       	ldd	r25, Y+1	; 0x01
    125a:	8c 81       	ldd	r24, Y+4	; 0x04
    125c:	98 17       	cp	r25, r24
    125e:	48 f3       	brcs	.-46     	; 0x1232 <TWI_Start_Transceiver_With_Data+0x46>
    1260:	10 92 4b 02 	sts	0x024B, r1
    1264:	88 ef       	ldi	r24, 0xF8	; 248
    1266:	80 93 08 02 	sts	0x0208, r24
    126a:	8c eb       	ldi	r24, 0xBC	; 188
    126c:	90 e0       	ldi	r25, 0x00	; 0
    126e:	25 ea       	ldi	r18, 0xA5	; 165
    1270:	fc 01       	movw	r30, r24
    1272:	20 83       	st	Z, r18
    1274:	0f 90       	pop	r0
    1276:	0f 90       	pop	r0
    1278:	0f 90       	pop	r0
    127a:	0f 90       	pop	r0
    127c:	df 91       	pop	r29
    127e:	cf 91       	pop	r28
    1280:	08 95       	ret

00001282 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/

ISR(TWI_vect)
{
    1282:	1f 92       	push	r1
    1284:	0f 92       	push	r0
    1286:	00 90 5f 00 	lds	r0, 0x005F
    128a:	0f 92       	push	r0
    128c:	11 24       	eor	r1, r1
    128e:	00 90 5b 00 	lds	r0, 0x005B
    1292:	0f 92       	push	r0
    1294:	2f 93       	push	r18
    1296:	3f 93       	push	r19
    1298:	4f 93       	push	r20
    129a:	5f 93       	push	r21
    129c:	8f 93       	push	r24
    129e:	9f 93       	push	r25
    12a0:	af 93       	push	r26
    12a2:	bf 93       	push	r27
    12a4:	ef 93       	push	r30
    12a6:	ff 93       	push	r31
    12a8:	cf 93       	push	r28
    12aa:	df 93       	push	r29
    12ac:	cd b7       	in	r28, 0x3d	; 61
    12ae:	de b7       	in	r29, 0x3e	; 62
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
    12b0:	89 eb       	ldi	r24, 0xB9	; 185
    12b2:	90 e0       	ldi	r25, 0x00	; 0
    12b4:	fc 01       	movw	r30, r24
    12b6:	80 81       	ld	r24, Z
    12b8:	88 2f       	mov	r24, r24
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	aa 27       	eor	r26, r26
    12be:	97 fd       	sbrc	r25, 7
    12c0:	a0 95       	com	r26
    12c2:	ba 2f       	mov	r27, r26
    12c4:	48 e0       	ldi	r20, 0x08	; 8
    12c6:	50 e0       	ldi	r21, 0x00	; 0
    12c8:	20 e5       	ldi	r18, 0x50	; 80
    12ca:	30 e0       	ldi	r19, 0x00	; 0
    12cc:	84 1b       	sub	r24, r20
    12ce:	95 0b       	sbc	r25, r21
    12d0:	28 17       	cp	r18, r24
    12d2:	39 07       	cpc	r19, r25
    12d4:	08 f4       	brcc	.+2      	; 0x12d8 <__vector_39+0x56>
    12d6:	72 c0       	rjmp	.+228    	; 0x13bc <__vector_39+0x13a>
    12d8:	8e 58       	subi	r24, 0x8E	; 142
    12da:	9f 4f       	sbci	r25, 0xFF	; 255
    12dc:	fc 01       	movw	r30, r24
    12de:	07 c3       	rjmp	.+1550   	; 0x18ee <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
    12e0:	10 92 4c 02 	sts	0x024C, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
    12e4:	90 91 4c 02 	lds	r25, 0x024C
    12e8:	80 91 4a 02 	lds	r24, 0x024A
    12ec:	98 17       	cp	r25, r24
    12ee:	b0 f4       	brcc	.+44     	; 0x131c <__vector_39+0x9a>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
    12f0:	8b eb       	ldi	r24, 0xBB	; 187
    12f2:	90 e0       	ldi	r25, 0x00	; 0
    12f4:	20 91 4c 02 	lds	r18, 0x024C
    12f8:	31 e0       	ldi	r19, 0x01	; 1
    12fa:	32 0f       	add	r19, r18
    12fc:	30 93 4c 02 	sts	0x024C, r19
    1300:	22 2f       	mov	r18, r18
    1302:	30 e0       	ldi	r19, 0x00	; 0
    1304:	2a 5b       	subi	r18, 0xBA	; 186
    1306:	3d 4f       	sbci	r19, 0xFD	; 253
    1308:	f9 01       	movw	r30, r18
    130a:	20 81       	ld	r18, Z
    130c:	fc 01       	movw	r30, r24
    130e:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1310:	8c eb       	ldi	r24, 0xBC	; 188
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	25 e8       	ldi	r18, 0x85	; 133
    1316:	fc 01       	movw	r30, r24
    1318:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    131a:	5b c0       	rjmp	.+182    	; 0x13d2 <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    131c:	80 91 4b 02 	lds	r24, 0x024B
    1320:	81 60       	ori	r24, 0x01	; 1
    1322:	80 93 4b 02 	sts	0x024B, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1326:	8c eb       	ldi	r24, 0xBC	; 188
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	24 e9       	ldi	r18, 0x94	; 148
    132c:	fc 01       	movw	r30, r24
    132e:	20 83       	st	Z, r18
               (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    1330:	50 c0       	rjmp	.+160    	; 0x13d2 <__vector_39+0x150>
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
    1332:	80 91 4c 02 	lds	r24, 0x024C
    1336:	91 e0       	ldi	r25, 0x01	; 1
    1338:	98 0f       	add	r25, r24
    133a:	90 93 4c 02 	sts	0x024C, r25
    133e:	88 2f       	mov	r24, r24
    1340:	90 e0       	ldi	r25, 0x00	; 0
    1342:	2b eb       	ldi	r18, 0xBB	; 187
    1344:	30 e0       	ldi	r19, 0x00	; 0
    1346:	f9 01       	movw	r30, r18
    1348:	20 81       	ld	r18, Z
    134a:	8a 5b       	subi	r24, 0xBA	; 186
    134c:	9d 4f       	sbci	r25, 0xFD	; 253
    134e:	fc 01       	movw	r30, r24
    1350:	20 83       	st	Z, r18
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
    1352:	80 91 4c 02 	lds	r24, 0x024C
    1356:	28 2f       	mov	r18, r24
    1358:	30 e0       	ldi	r19, 0x00	; 0
    135a:	80 91 4a 02 	lds	r24, 0x024A
    135e:	88 2f       	mov	r24, r24
    1360:	90 e0       	ldi	r25, 0x00	; 0
    1362:	01 97       	sbiw	r24, 0x01	; 1
    1364:	28 17       	cp	r18, r24
    1366:	39 07       	cpc	r19, r25
    1368:	34 f4       	brge	.+12     	; 0x1376 <__vector_39+0xf4>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    136a:	8c eb       	ldi	r24, 0xBC	; 188
    136c:	90 e0       	ldi	r25, 0x00	; 0
    136e:	25 ec       	ldi	r18, 0xC5	; 197
    1370:	fc 01       	movw	r30, r24
    1372:	20 83       	st	Z, r18
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    1374:	2e c0       	rjmp	.+92     	; 0x13d2 <__vector_39+0x150>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    1376:	8c eb       	ldi	r24, 0xBC	; 188
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	25 e8       	ldi	r18, 0x85	; 133
    137c:	fc 01       	movw	r30, r24
    137e:	20 83       	st	Z, r18
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    1380:	28 c0       	rjmp	.+80     	; 0x13d2 <__vector_39+0x150>
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
    1382:	80 91 4c 02 	lds	r24, 0x024C
    1386:	88 2f       	mov	r24, r24
    1388:	90 e0       	ldi	r25, 0x00	; 0
    138a:	2b eb       	ldi	r18, 0xBB	; 187
    138c:	30 e0       	ldi	r19, 0x00	; 0
    138e:	f9 01       	movw	r30, r18
    1390:	20 81       	ld	r18, Z
    1392:	8a 5b       	subi	r24, 0xBA	; 186
    1394:	9d 4f       	sbci	r25, 0xFD	; 253
    1396:	fc 01       	movw	r30, r24
    1398:	20 83       	st	Z, r18
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
    139a:	80 91 4b 02 	lds	r24, 0x024B
    139e:	81 60       	ori	r24, 0x01	; 1
    13a0:	80 93 4b 02 	sts	0x024B, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13a4:	8c eb       	ldi	r24, 0xBC	; 188
    13a6:	90 e0       	ldi	r25, 0x00	; 0
    13a8:	24 e9       	ldi	r18, 0x94	; 148
    13aa:	fc 01       	movw	r30, r24
    13ac:	20 83       	st	Z, r18
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
    13ae:	11 c0       	rjmp	.+34     	; 0x13d2 <__vector_39+0x150>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
    13b0:	8c eb       	ldi	r24, 0xBC	; 188
    13b2:	90 e0       	ldi	r25, 0x00	; 0
    13b4:	25 ea       	ldi	r18, 0xA5	; 165
    13b6:	fc 01       	movw	r30, r24
    13b8:	20 83       	st	Z, r18
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
    13ba:	0b c0       	rjmp	.+22     	; 0x13d2 <__vector_39+0x150>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
    13bc:	89 eb       	ldi	r24, 0xB9	; 185
    13be:	90 e0       	ldi	r25, 0x00	; 0
    13c0:	fc 01       	movw	r30, r24
    13c2:	80 81       	ld	r24, Z
    13c4:	80 93 08 02 	sts	0x0208, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
    13c8:	8c eb       	ldi	r24, 0xBC	; 188
    13ca:	90 e0       	ldi	r25, 0x00	; 0
    13cc:	24 e0       	ldi	r18, 0x04	; 4
    13ce:	fc 01       	movw	r30, r24
    13d0:	20 83       	st	Z, r18
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
    13d2:	df 91       	pop	r29
    13d4:	cf 91       	pop	r28
    13d6:	ff 91       	pop	r31
    13d8:	ef 91       	pop	r30
    13da:	bf 91       	pop	r27
    13dc:	af 91       	pop	r26
    13de:	9f 91       	pop	r25
    13e0:	8f 91       	pop	r24
    13e2:	5f 91       	pop	r21
    13e4:	4f 91       	pop	r20
    13e6:	3f 91       	pop	r19
    13e8:	2f 91       	pop	r18
    13ea:	0f 90       	pop	r0
    13ec:	00 92 5b 00 	sts	0x005B, r0
    13f0:	0f 90       	pop	r0
    13f2:	00 92 5f 00 	sts	0x005F, r0
    13f6:	0f 90       	pop	r0
    13f8:	1f 90       	pop	r1
    13fa:	18 95       	reti

000013fc <UART_Init>:
#define XCK3 2
#define UCPHA0 1
#define BAUD 9600

void UART_Init(unsigned int ubrr)
{
    13fc:	cf 93       	push	r28
    13fe:	df 93       	push	r29
    1400:	1f 92       	push	r1
    1402:	1f 92       	push	r1
    1404:	cd b7       	in	r28, 0x3d	; 61
    1406:	de b7       	in	r29, 0x3e	; 62
    1408:	9a 83       	std	Y+2, r25	; 0x02
    140a:	89 83       	std	Y+1, r24	; 0x01
	UBRR0H = (unsigned char)(ubrr>>8);
    140c:	85 ec       	ldi	r24, 0xC5	; 197
    140e:	90 e0       	ldi	r25, 0x00	; 0
    1410:	29 81       	ldd	r18, Y+1	; 0x01
    1412:	3a 81       	ldd	r19, Y+2	; 0x02
    1414:	23 2f       	mov	r18, r19
    1416:	33 27       	eor	r19, r19
    1418:	fc 01       	movw	r30, r24
    141a:	20 83       	st	Z, r18
	UBRR0L = (unsigned char)ubrr;
    141c:	84 ec       	ldi	r24, 0xC4	; 196
    141e:	90 e0       	ldi	r25, 0x00	; 0
    1420:	29 81       	ldd	r18, Y+1	; 0x01
    1422:	fc 01       	movw	r30, r24
    1424:	20 83       	st	Z, r18
		
	/* Enable receiver and transmitter. */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);
    1426:	81 ec       	ldi	r24, 0xC1	; 193
    1428:	90 e0       	ldi	r25, 0x00	; 0
    142a:	28 e1       	ldi	r18, 0x18	; 24
    142c:	fc 01       	movw	r30, r24
    142e:	20 83       	st	Z, r18
		
	fdevopen(&UART_Transmit, &UART_Receive);
    1430:	6c e3       	ldi	r22, 0x3C	; 60
    1432:	7a e0       	ldi	r23, 0x0A	; 10
    1434:	82 e2       	ldi	r24, 0x22	; 34
    1436:	9a e0       	ldi	r25, 0x0A	; 10
    1438:	7a d2       	rcall	.+1268   	; 0x192e <fdevopen>
}
    143a:	0f 90       	pop	r0
    143c:	0f 90       	pop	r0
    143e:	df 91       	pop	r29
    1440:	cf 91       	pop	r28
    1442:	08 95       	ret

00001444 <UART_Transmit>:
	
void UART_Transmit( unsigned char data )
{
    1444:	cf 93       	push	r28
    1446:	df 93       	push	r29
    1448:	1f 92       	push	r1
    144a:	cd b7       	in	r28, 0x3d	; 61
    144c:	de b7       	in	r29, 0x3e	; 62
    144e:	89 83       	std	Y+1, r24	; 0x01
	/* Wait for empty transmit buffer*/
		while( !( UCSR0A & (1<<UDRE0)) )
    1450:	00 00       	nop
    1452:	80 ec       	ldi	r24, 0xC0	; 192
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	fc 01       	movw	r30, r24
    1458:	80 81       	ld	r24, Z
    145a:	88 2f       	mov	r24, r24
    145c:	90 e0       	ldi	r25, 0x00	; 0
    145e:	80 72       	andi	r24, 0x20	; 32
    1460:	99 27       	eor	r25, r25
    1462:	00 97       	sbiw	r24, 0x00	; 0
    1464:	b1 f3       	breq	.-20     	; 0x1452 <UART_Transmit+0xe>
		;
	/* Put data into buffer, sends the data*/
		UDR0 = data;
    1466:	86 ec       	ldi	r24, 0xC6	; 198
    1468:	90 e0       	ldi	r25, 0x00	; 0
    146a:	29 81       	ldd	r18, Y+1	; 0x01
    146c:	fc 01       	movw	r30, r24
    146e:	20 83       	st	Z, r18
}
    1470:	0f 90       	pop	r0
    1472:	df 91       	pop	r29
    1474:	cf 91       	pop	r28
    1476:	08 95       	ret

00001478 <UART_Receive>:

unsigned char UART_Receive(void)
	{
    1478:	cf 93       	push	r28
    147a:	df 93       	push	r29
    147c:	cd b7       	in	r28, 0x3d	; 61
    147e:	de b7       	in	r29, 0x3e	; 62
		/* Wait for data to be received*/
		while( !(UCSR0A & (1<<RXC0)) )
    1480:	00 00       	nop
    1482:	80 ec       	ldi	r24, 0xC0	; 192
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	fc 01       	movw	r30, r24
    1488:	80 81       	ld	r24, Z
    148a:	88 23       	and	r24, r24
    148c:	d4 f7       	brge	.-12     	; 0x1482 <UART_Receive+0xa>
			;
		/* Get and return received data from buffer*/
		return UDR0;
    148e:	86 ec       	ldi	r24, 0xC6	; 198
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	fc 01       	movw	r30, r24
    1494:	80 81       	ld	r24, Z
    1496:	df 91       	pop	r29
    1498:	cf 91       	pop	r28
    149a:	08 95       	ret

0000149c <__subsf3>:
    149c:	50 58       	subi	r21, 0x80	; 128

0000149e <__addsf3>:
    149e:	bb 27       	eor	r27, r27
    14a0:	aa 27       	eor	r26, r26
    14a2:	0e d0       	rcall	.+28     	; 0x14c0 <__addsf3x>
    14a4:	70 c1       	rjmp	.+736    	; 0x1786 <__fp_round>
    14a6:	61 d1       	rcall	.+706    	; 0x176a <__fp_pscA>
    14a8:	30 f0       	brcs	.+12     	; 0x14b6 <__addsf3+0x18>
    14aa:	66 d1       	rcall	.+716    	; 0x1778 <__fp_pscB>
    14ac:	20 f0       	brcs	.+8      	; 0x14b6 <__addsf3+0x18>
    14ae:	31 f4       	brne	.+12     	; 0x14bc <__addsf3+0x1e>
    14b0:	9f 3f       	cpi	r25, 0xFF	; 255
    14b2:	11 f4       	brne	.+4      	; 0x14b8 <__addsf3+0x1a>
    14b4:	1e f4       	brtc	.+6      	; 0x14bc <__addsf3+0x1e>
    14b6:	56 c1       	rjmp	.+684    	; 0x1764 <__fp_nan>
    14b8:	0e f4       	brtc	.+2      	; 0x14bc <__addsf3+0x1e>
    14ba:	e0 95       	com	r30
    14bc:	e7 fb       	bst	r30, 7
    14be:	4c c1       	rjmp	.+664    	; 0x1758 <__fp_inf>

000014c0 <__addsf3x>:
    14c0:	e9 2f       	mov	r30, r25
    14c2:	72 d1       	rcall	.+740    	; 0x17a8 <__fp_split3>
    14c4:	80 f3       	brcs	.-32     	; 0x14a6 <__addsf3+0x8>
    14c6:	ba 17       	cp	r27, r26
    14c8:	62 07       	cpc	r22, r18
    14ca:	73 07       	cpc	r23, r19
    14cc:	84 07       	cpc	r24, r20
    14ce:	95 07       	cpc	r25, r21
    14d0:	18 f0       	brcs	.+6      	; 0x14d8 <__addsf3x+0x18>
    14d2:	71 f4       	brne	.+28     	; 0x14f0 <__addsf3x+0x30>
    14d4:	9e f5       	brtc	.+102    	; 0x153c <__addsf3x+0x7c>
    14d6:	8a c1       	rjmp	.+788    	; 0x17ec <__fp_zero>
    14d8:	0e f4       	brtc	.+2      	; 0x14dc <__addsf3x+0x1c>
    14da:	e0 95       	com	r30
    14dc:	0b 2e       	mov	r0, r27
    14de:	ba 2f       	mov	r27, r26
    14e0:	a0 2d       	mov	r26, r0
    14e2:	0b 01       	movw	r0, r22
    14e4:	b9 01       	movw	r22, r18
    14e6:	90 01       	movw	r18, r0
    14e8:	0c 01       	movw	r0, r24
    14ea:	ca 01       	movw	r24, r20
    14ec:	a0 01       	movw	r20, r0
    14ee:	11 24       	eor	r1, r1
    14f0:	ff 27       	eor	r31, r31
    14f2:	59 1b       	sub	r21, r25
    14f4:	99 f0       	breq	.+38     	; 0x151c <__addsf3x+0x5c>
    14f6:	59 3f       	cpi	r21, 0xF9	; 249
    14f8:	50 f4       	brcc	.+20     	; 0x150e <__addsf3x+0x4e>
    14fa:	50 3e       	cpi	r21, 0xE0	; 224
    14fc:	68 f1       	brcs	.+90     	; 0x1558 <__addsf3x+0x98>
    14fe:	1a 16       	cp	r1, r26
    1500:	f0 40       	sbci	r31, 0x00	; 0
    1502:	a2 2f       	mov	r26, r18
    1504:	23 2f       	mov	r18, r19
    1506:	34 2f       	mov	r19, r20
    1508:	44 27       	eor	r20, r20
    150a:	58 5f       	subi	r21, 0xF8	; 248
    150c:	f3 cf       	rjmp	.-26     	; 0x14f4 <__addsf3x+0x34>
    150e:	46 95       	lsr	r20
    1510:	37 95       	ror	r19
    1512:	27 95       	ror	r18
    1514:	a7 95       	ror	r26
    1516:	f0 40       	sbci	r31, 0x00	; 0
    1518:	53 95       	inc	r21
    151a:	c9 f7       	brne	.-14     	; 0x150e <__addsf3x+0x4e>
    151c:	7e f4       	brtc	.+30     	; 0x153c <__addsf3x+0x7c>
    151e:	1f 16       	cp	r1, r31
    1520:	ba 0b       	sbc	r27, r26
    1522:	62 0b       	sbc	r22, r18
    1524:	73 0b       	sbc	r23, r19
    1526:	84 0b       	sbc	r24, r20
    1528:	ba f0       	brmi	.+46     	; 0x1558 <__addsf3x+0x98>
    152a:	91 50       	subi	r25, 0x01	; 1
    152c:	a1 f0       	breq	.+40     	; 0x1556 <__addsf3x+0x96>
    152e:	ff 0f       	add	r31, r31
    1530:	bb 1f       	adc	r27, r27
    1532:	66 1f       	adc	r22, r22
    1534:	77 1f       	adc	r23, r23
    1536:	88 1f       	adc	r24, r24
    1538:	c2 f7       	brpl	.-16     	; 0x152a <__addsf3x+0x6a>
    153a:	0e c0       	rjmp	.+28     	; 0x1558 <__addsf3x+0x98>
    153c:	ba 0f       	add	r27, r26
    153e:	62 1f       	adc	r22, r18
    1540:	73 1f       	adc	r23, r19
    1542:	84 1f       	adc	r24, r20
    1544:	48 f4       	brcc	.+18     	; 0x1558 <__addsf3x+0x98>
    1546:	87 95       	ror	r24
    1548:	77 95       	ror	r23
    154a:	67 95       	ror	r22
    154c:	b7 95       	ror	r27
    154e:	f7 95       	ror	r31
    1550:	9e 3f       	cpi	r25, 0xFE	; 254
    1552:	08 f0       	brcs	.+2      	; 0x1556 <__addsf3x+0x96>
    1554:	b3 cf       	rjmp	.-154    	; 0x14bc <__addsf3+0x1e>
    1556:	93 95       	inc	r25
    1558:	88 0f       	add	r24, r24
    155a:	08 f0       	brcs	.+2      	; 0x155e <__addsf3x+0x9e>
    155c:	99 27       	eor	r25, r25
    155e:	ee 0f       	add	r30, r30
    1560:	97 95       	ror	r25
    1562:	87 95       	ror	r24
    1564:	08 95       	ret

00001566 <__cmpsf2>:
    1566:	d4 d0       	rcall	.+424    	; 0x1710 <__fp_cmp>
    1568:	08 f4       	brcc	.+2      	; 0x156c <__cmpsf2+0x6>
    156a:	81 e0       	ldi	r24, 0x01	; 1
    156c:	08 95       	ret

0000156e <__divsf3>:
    156e:	0c d0       	rcall	.+24     	; 0x1588 <__divsf3x>
    1570:	0a c1       	rjmp	.+532    	; 0x1786 <__fp_round>
    1572:	02 d1       	rcall	.+516    	; 0x1778 <__fp_pscB>
    1574:	40 f0       	brcs	.+16     	; 0x1586 <__divsf3+0x18>
    1576:	f9 d0       	rcall	.+498    	; 0x176a <__fp_pscA>
    1578:	30 f0       	brcs	.+12     	; 0x1586 <__divsf3+0x18>
    157a:	21 f4       	brne	.+8      	; 0x1584 <__divsf3+0x16>
    157c:	5f 3f       	cpi	r21, 0xFF	; 255
    157e:	19 f0       	breq	.+6      	; 0x1586 <__divsf3+0x18>
    1580:	eb c0       	rjmp	.+470    	; 0x1758 <__fp_inf>
    1582:	51 11       	cpse	r21, r1
    1584:	34 c1       	rjmp	.+616    	; 0x17ee <__fp_szero>
    1586:	ee c0       	rjmp	.+476    	; 0x1764 <__fp_nan>

00001588 <__divsf3x>:
    1588:	0f d1       	rcall	.+542    	; 0x17a8 <__fp_split3>
    158a:	98 f3       	brcs	.-26     	; 0x1572 <__divsf3+0x4>

0000158c <__divsf3_pse>:
    158c:	99 23       	and	r25, r25
    158e:	c9 f3       	breq	.-14     	; 0x1582 <__divsf3+0x14>
    1590:	55 23       	and	r21, r21
    1592:	b1 f3       	breq	.-20     	; 0x1580 <__divsf3+0x12>
    1594:	95 1b       	sub	r25, r21
    1596:	55 0b       	sbc	r21, r21
    1598:	bb 27       	eor	r27, r27
    159a:	aa 27       	eor	r26, r26
    159c:	62 17       	cp	r22, r18
    159e:	73 07       	cpc	r23, r19
    15a0:	84 07       	cpc	r24, r20
    15a2:	38 f0       	brcs	.+14     	; 0x15b2 <__divsf3_pse+0x26>
    15a4:	9f 5f       	subi	r25, 0xFF	; 255
    15a6:	5f 4f       	sbci	r21, 0xFF	; 255
    15a8:	22 0f       	add	r18, r18
    15aa:	33 1f       	adc	r19, r19
    15ac:	44 1f       	adc	r20, r20
    15ae:	aa 1f       	adc	r26, r26
    15b0:	a9 f3       	breq	.-22     	; 0x159c <__divsf3_pse+0x10>
    15b2:	33 d0       	rcall	.+102    	; 0x161a <__divsf3_pse+0x8e>
    15b4:	0e 2e       	mov	r0, r30
    15b6:	3a f0       	brmi	.+14     	; 0x15c6 <__divsf3_pse+0x3a>
    15b8:	e0 e8       	ldi	r30, 0x80	; 128
    15ba:	30 d0       	rcall	.+96     	; 0x161c <__divsf3_pse+0x90>
    15bc:	91 50       	subi	r25, 0x01	; 1
    15be:	50 40       	sbci	r21, 0x00	; 0
    15c0:	e6 95       	lsr	r30
    15c2:	00 1c       	adc	r0, r0
    15c4:	ca f7       	brpl	.-14     	; 0x15b8 <__divsf3_pse+0x2c>
    15c6:	29 d0       	rcall	.+82     	; 0x161a <__divsf3_pse+0x8e>
    15c8:	fe 2f       	mov	r31, r30
    15ca:	27 d0       	rcall	.+78     	; 0x161a <__divsf3_pse+0x8e>
    15cc:	66 0f       	add	r22, r22
    15ce:	77 1f       	adc	r23, r23
    15d0:	88 1f       	adc	r24, r24
    15d2:	bb 1f       	adc	r27, r27
    15d4:	26 17       	cp	r18, r22
    15d6:	37 07       	cpc	r19, r23
    15d8:	48 07       	cpc	r20, r24
    15da:	ab 07       	cpc	r26, r27
    15dc:	b0 e8       	ldi	r27, 0x80	; 128
    15de:	09 f0       	breq	.+2      	; 0x15e2 <__divsf3_pse+0x56>
    15e0:	bb 0b       	sbc	r27, r27
    15e2:	80 2d       	mov	r24, r0
    15e4:	bf 01       	movw	r22, r30
    15e6:	ff 27       	eor	r31, r31
    15e8:	93 58       	subi	r25, 0x83	; 131
    15ea:	5f 4f       	sbci	r21, 0xFF	; 255
    15ec:	2a f0       	brmi	.+10     	; 0x15f8 <__divsf3_pse+0x6c>
    15ee:	9e 3f       	cpi	r25, 0xFE	; 254
    15f0:	51 05       	cpc	r21, r1
    15f2:	68 f0       	brcs	.+26     	; 0x160e <__divsf3_pse+0x82>
    15f4:	b1 c0       	rjmp	.+354    	; 0x1758 <__fp_inf>
    15f6:	fb c0       	rjmp	.+502    	; 0x17ee <__fp_szero>
    15f8:	5f 3f       	cpi	r21, 0xFF	; 255
    15fa:	ec f3       	brlt	.-6      	; 0x15f6 <__divsf3_pse+0x6a>
    15fc:	98 3e       	cpi	r25, 0xE8	; 232
    15fe:	dc f3       	brlt	.-10     	; 0x15f6 <__divsf3_pse+0x6a>
    1600:	86 95       	lsr	r24
    1602:	77 95       	ror	r23
    1604:	67 95       	ror	r22
    1606:	b7 95       	ror	r27
    1608:	f7 95       	ror	r31
    160a:	9f 5f       	subi	r25, 0xFF	; 255
    160c:	c9 f7       	brne	.-14     	; 0x1600 <__divsf3_pse+0x74>
    160e:	88 0f       	add	r24, r24
    1610:	91 1d       	adc	r25, r1
    1612:	96 95       	lsr	r25
    1614:	87 95       	ror	r24
    1616:	97 f9       	bld	r25, 7
    1618:	08 95       	ret
    161a:	e1 e0       	ldi	r30, 0x01	; 1
    161c:	66 0f       	add	r22, r22
    161e:	77 1f       	adc	r23, r23
    1620:	88 1f       	adc	r24, r24
    1622:	bb 1f       	adc	r27, r27
    1624:	62 17       	cp	r22, r18
    1626:	73 07       	cpc	r23, r19
    1628:	84 07       	cpc	r24, r20
    162a:	ba 07       	cpc	r27, r26
    162c:	20 f0       	brcs	.+8      	; 0x1636 <__divsf3_pse+0xaa>
    162e:	62 1b       	sub	r22, r18
    1630:	73 0b       	sbc	r23, r19
    1632:	84 0b       	sbc	r24, r20
    1634:	ba 0b       	sbc	r27, r26
    1636:	ee 1f       	adc	r30, r30
    1638:	88 f7       	brcc	.-30     	; 0x161c <__divsf3_pse+0x90>
    163a:	e0 95       	com	r30
    163c:	08 95       	ret

0000163e <__fixunssfsi>:
    163e:	bc d0       	rcall	.+376    	; 0x17b8 <__fp_splitA>
    1640:	88 f0       	brcs	.+34     	; 0x1664 <__fixunssfsi+0x26>
    1642:	9f 57       	subi	r25, 0x7F	; 127
    1644:	90 f0       	brcs	.+36     	; 0x166a <__fixunssfsi+0x2c>
    1646:	b9 2f       	mov	r27, r25
    1648:	99 27       	eor	r25, r25
    164a:	b7 51       	subi	r27, 0x17	; 23
    164c:	a0 f0       	brcs	.+40     	; 0x1676 <__fixunssfsi+0x38>
    164e:	d1 f0       	breq	.+52     	; 0x1684 <__fixunssfsi+0x46>
    1650:	66 0f       	add	r22, r22
    1652:	77 1f       	adc	r23, r23
    1654:	88 1f       	adc	r24, r24
    1656:	99 1f       	adc	r25, r25
    1658:	1a f0       	brmi	.+6      	; 0x1660 <__fixunssfsi+0x22>
    165a:	ba 95       	dec	r27
    165c:	c9 f7       	brne	.-14     	; 0x1650 <__fixunssfsi+0x12>
    165e:	12 c0       	rjmp	.+36     	; 0x1684 <__fixunssfsi+0x46>
    1660:	b1 30       	cpi	r27, 0x01	; 1
    1662:	81 f0       	breq	.+32     	; 0x1684 <__fixunssfsi+0x46>
    1664:	c3 d0       	rcall	.+390    	; 0x17ec <__fp_zero>
    1666:	b1 e0       	ldi	r27, 0x01	; 1
    1668:	08 95       	ret
    166a:	c0 c0       	rjmp	.+384    	; 0x17ec <__fp_zero>
    166c:	67 2f       	mov	r22, r23
    166e:	78 2f       	mov	r23, r24
    1670:	88 27       	eor	r24, r24
    1672:	b8 5f       	subi	r27, 0xF8	; 248
    1674:	39 f0       	breq	.+14     	; 0x1684 <__fixunssfsi+0x46>
    1676:	b9 3f       	cpi	r27, 0xF9	; 249
    1678:	cc f3       	brlt	.-14     	; 0x166c <__fixunssfsi+0x2e>
    167a:	86 95       	lsr	r24
    167c:	77 95       	ror	r23
    167e:	67 95       	ror	r22
    1680:	b3 95       	inc	r27
    1682:	d9 f7       	brne	.-10     	; 0x167a <__fixunssfsi+0x3c>
    1684:	3e f4       	brtc	.+14     	; 0x1694 <__fixunssfsi+0x56>
    1686:	90 95       	com	r25
    1688:	80 95       	com	r24
    168a:	70 95       	com	r23
    168c:	61 95       	neg	r22
    168e:	7f 4f       	sbci	r23, 0xFF	; 255
    1690:	8f 4f       	sbci	r24, 0xFF	; 255
    1692:	9f 4f       	sbci	r25, 0xFF	; 255
    1694:	08 95       	ret

00001696 <__floatunsisf>:
    1696:	e8 94       	clt
    1698:	09 c0       	rjmp	.+18     	; 0x16ac <__floatsisf+0x12>

0000169a <__floatsisf>:
    169a:	97 fb       	bst	r25, 7
    169c:	3e f4       	brtc	.+14     	; 0x16ac <__floatsisf+0x12>
    169e:	90 95       	com	r25
    16a0:	80 95       	com	r24
    16a2:	70 95       	com	r23
    16a4:	61 95       	neg	r22
    16a6:	7f 4f       	sbci	r23, 0xFF	; 255
    16a8:	8f 4f       	sbci	r24, 0xFF	; 255
    16aa:	9f 4f       	sbci	r25, 0xFF	; 255
    16ac:	99 23       	and	r25, r25
    16ae:	a9 f0       	breq	.+42     	; 0x16da <__floatsisf+0x40>
    16b0:	f9 2f       	mov	r31, r25
    16b2:	96 e9       	ldi	r25, 0x96	; 150
    16b4:	bb 27       	eor	r27, r27
    16b6:	93 95       	inc	r25
    16b8:	f6 95       	lsr	r31
    16ba:	87 95       	ror	r24
    16bc:	77 95       	ror	r23
    16be:	67 95       	ror	r22
    16c0:	b7 95       	ror	r27
    16c2:	f1 11       	cpse	r31, r1
    16c4:	f8 cf       	rjmp	.-16     	; 0x16b6 <__floatsisf+0x1c>
    16c6:	fa f4       	brpl	.+62     	; 0x1706 <__floatsisf+0x6c>
    16c8:	bb 0f       	add	r27, r27
    16ca:	11 f4       	brne	.+4      	; 0x16d0 <__floatsisf+0x36>
    16cc:	60 ff       	sbrs	r22, 0
    16ce:	1b c0       	rjmp	.+54     	; 0x1706 <__floatsisf+0x6c>
    16d0:	6f 5f       	subi	r22, 0xFF	; 255
    16d2:	7f 4f       	sbci	r23, 0xFF	; 255
    16d4:	8f 4f       	sbci	r24, 0xFF	; 255
    16d6:	9f 4f       	sbci	r25, 0xFF	; 255
    16d8:	16 c0       	rjmp	.+44     	; 0x1706 <__floatsisf+0x6c>
    16da:	88 23       	and	r24, r24
    16dc:	11 f0       	breq	.+4      	; 0x16e2 <__floatsisf+0x48>
    16de:	96 e9       	ldi	r25, 0x96	; 150
    16e0:	11 c0       	rjmp	.+34     	; 0x1704 <__floatsisf+0x6a>
    16e2:	77 23       	and	r23, r23
    16e4:	21 f0       	breq	.+8      	; 0x16ee <__floatsisf+0x54>
    16e6:	9e e8       	ldi	r25, 0x8E	; 142
    16e8:	87 2f       	mov	r24, r23
    16ea:	76 2f       	mov	r23, r22
    16ec:	05 c0       	rjmp	.+10     	; 0x16f8 <__floatsisf+0x5e>
    16ee:	66 23       	and	r22, r22
    16f0:	71 f0       	breq	.+28     	; 0x170e <__floatsisf+0x74>
    16f2:	96 e8       	ldi	r25, 0x86	; 134
    16f4:	86 2f       	mov	r24, r22
    16f6:	70 e0       	ldi	r23, 0x00	; 0
    16f8:	60 e0       	ldi	r22, 0x00	; 0
    16fa:	2a f0       	brmi	.+10     	; 0x1706 <__floatsisf+0x6c>
    16fc:	9a 95       	dec	r25
    16fe:	66 0f       	add	r22, r22
    1700:	77 1f       	adc	r23, r23
    1702:	88 1f       	adc	r24, r24
    1704:	da f7       	brpl	.-10     	; 0x16fc <__floatsisf+0x62>
    1706:	88 0f       	add	r24, r24
    1708:	96 95       	lsr	r25
    170a:	87 95       	ror	r24
    170c:	97 f9       	bld	r25, 7
    170e:	08 95       	ret

00001710 <__fp_cmp>:
    1710:	99 0f       	add	r25, r25
    1712:	00 08       	sbc	r0, r0
    1714:	55 0f       	add	r21, r21
    1716:	aa 0b       	sbc	r26, r26
    1718:	e0 e8       	ldi	r30, 0x80	; 128
    171a:	fe ef       	ldi	r31, 0xFE	; 254
    171c:	16 16       	cp	r1, r22
    171e:	17 06       	cpc	r1, r23
    1720:	e8 07       	cpc	r30, r24
    1722:	f9 07       	cpc	r31, r25
    1724:	c0 f0       	brcs	.+48     	; 0x1756 <__fp_cmp+0x46>
    1726:	12 16       	cp	r1, r18
    1728:	13 06       	cpc	r1, r19
    172a:	e4 07       	cpc	r30, r20
    172c:	f5 07       	cpc	r31, r21
    172e:	98 f0       	brcs	.+38     	; 0x1756 <__fp_cmp+0x46>
    1730:	62 1b       	sub	r22, r18
    1732:	73 0b       	sbc	r23, r19
    1734:	84 0b       	sbc	r24, r20
    1736:	95 0b       	sbc	r25, r21
    1738:	39 f4       	brne	.+14     	; 0x1748 <__fp_cmp+0x38>
    173a:	0a 26       	eor	r0, r26
    173c:	61 f0       	breq	.+24     	; 0x1756 <__fp_cmp+0x46>
    173e:	23 2b       	or	r18, r19
    1740:	24 2b       	or	r18, r20
    1742:	25 2b       	or	r18, r21
    1744:	21 f4       	brne	.+8      	; 0x174e <__fp_cmp+0x3e>
    1746:	08 95       	ret
    1748:	0a 26       	eor	r0, r26
    174a:	09 f4       	brne	.+2      	; 0x174e <__fp_cmp+0x3e>
    174c:	a1 40       	sbci	r26, 0x01	; 1
    174e:	a6 95       	lsr	r26
    1750:	8f ef       	ldi	r24, 0xFF	; 255
    1752:	81 1d       	adc	r24, r1
    1754:	81 1d       	adc	r24, r1
    1756:	08 95       	ret

00001758 <__fp_inf>:
    1758:	97 f9       	bld	r25, 7
    175a:	9f 67       	ori	r25, 0x7F	; 127
    175c:	80 e8       	ldi	r24, 0x80	; 128
    175e:	70 e0       	ldi	r23, 0x00	; 0
    1760:	60 e0       	ldi	r22, 0x00	; 0
    1762:	08 95       	ret

00001764 <__fp_nan>:
    1764:	9f ef       	ldi	r25, 0xFF	; 255
    1766:	80 ec       	ldi	r24, 0xC0	; 192
    1768:	08 95       	ret

0000176a <__fp_pscA>:
    176a:	00 24       	eor	r0, r0
    176c:	0a 94       	dec	r0
    176e:	16 16       	cp	r1, r22
    1770:	17 06       	cpc	r1, r23
    1772:	18 06       	cpc	r1, r24
    1774:	09 06       	cpc	r0, r25
    1776:	08 95       	ret

00001778 <__fp_pscB>:
    1778:	00 24       	eor	r0, r0
    177a:	0a 94       	dec	r0
    177c:	12 16       	cp	r1, r18
    177e:	13 06       	cpc	r1, r19
    1780:	14 06       	cpc	r1, r20
    1782:	05 06       	cpc	r0, r21
    1784:	08 95       	ret

00001786 <__fp_round>:
    1786:	09 2e       	mov	r0, r25
    1788:	03 94       	inc	r0
    178a:	00 0c       	add	r0, r0
    178c:	11 f4       	brne	.+4      	; 0x1792 <__fp_round+0xc>
    178e:	88 23       	and	r24, r24
    1790:	52 f0       	brmi	.+20     	; 0x17a6 <__fp_round+0x20>
    1792:	bb 0f       	add	r27, r27
    1794:	40 f4       	brcc	.+16     	; 0x17a6 <__fp_round+0x20>
    1796:	bf 2b       	or	r27, r31
    1798:	11 f4       	brne	.+4      	; 0x179e <__fp_round+0x18>
    179a:	60 ff       	sbrs	r22, 0
    179c:	04 c0       	rjmp	.+8      	; 0x17a6 <__fp_round+0x20>
    179e:	6f 5f       	subi	r22, 0xFF	; 255
    17a0:	7f 4f       	sbci	r23, 0xFF	; 255
    17a2:	8f 4f       	sbci	r24, 0xFF	; 255
    17a4:	9f 4f       	sbci	r25, 0xFF	; 255
    17a6:	08 95       	ret

000017a8 <__fp_split3>:
    17a8:	57 fd       	sbrc	r21, 7
    17aa:	90 58       	subi	r25, 0x80	; 128
    17ac:	44 0f       	add	r20, r20
    17ae:	55 1f       	adc	r21, r21
    17b0:	59 f0       	breq	.+22     	; 0x17c8 <__fp_splitA+0x10>
    17b2:	5f 3f       	cpi	r21, 0xFF	; 255
    17b4:	71 f0       	breq	.+28     	; 0x17d2 <__fp_splitA+0x1a>
    17b6:	47 95       	ror	r20

000017b8 <__fp_splitA>:
    17b8:	88 0f       	add	r24, r24
    17ba:	97 fb       	bst	r25, 7
    17bc:	99 1f       	adc	r25, r25
    17be:	61 f0       	breq	.+24     	; 0x17d8 <__fp_splitA+0x20>
    17c0:	9f 3f       	cpi	r25, 0xFF	; 255
    17c2:	79 f0       	breq	.+30     	; 0x17e2 <__fp_splitA+0x2a>
    17c4:	87 95       	ror	r24
    17c6:	08 95       	ret
    17c8:	12 16       	cp	r1, r18
    17ca:	13 06       	cpc	r1, r19
    17cc:	14 06       	cpc	r1, r20
    17ce:	55 1f       	adc	r21, r21
    17d0:	f2 cf       	rjmp	.-28     	; 0x17b6 <__fp_split3+0xe>
    17d2:	46 95       	lsr	r20
    17d4:	f1 df       	rcall	.-30     	; 0x17b8 <__fp_splitA>
    17d6:	08 c0       	rjmp	.+16     	; 0x17e8 <__fp_splitA+0x30>
    17d8:	16 16       	cp	r1, r22
    17da:	17 06       	cpc	r1, r23
    17dc:	18 06       	cpc	r1, r24
    17de:	99 1f       	adc	r25, r25
    17e0:	f1 cf       	rjmp	.-30     	; 0x17c4 <__fp_splitA+0xc>
    17e2:	86 95       	lsr	r24
    17e4:	71 05       	cpc	r23, r1
    17e6:	61 05       	cpc	r22, r1
    17e8:	08 94       	sec
    17ea:	08 95       	ret

000017ec <__fp_zero>:
    17ec:	e8 94       	clt

000017ee <__fp_szero>:
    17ee:	bb 27       	eor	r27, r27
    17f0:	66 27       	eor	r22, r22
    17f2:	77 27       	eor	r23, r23
    17f4:	cb 01       	movw	r24, r22
    17f6:	97 f9       	bld	r25, 7
    17f8:	08 95       	ret

000017fa <__gesf2>:
    17fa:	8a df       	rcall	.-236    	; 0x1710 <__fp_cmp>
    17fc:	08 f4       	brcc	.+2      	; 0x1800 <__gesf2+0x6>
    17fe:	8f ef       	ldi	r24, 0xFF	; 255
    1800:	08 95       	ret

00001802 <__mulsf3>:
    1802:	0b d0       	rcall	.+22     	; 0x181a <__mulsf3x>
    1804:	c0 cf       	rjmp	.-128    	; 0x1786 <__fp_round>
    1806:	b1 df       	rcall	.-158    	; 0x176a <__fp_pscA>
    1808:	28 f0       	brcs	.+10     	; 0x1814 <__mulsf3+0x12>
    180a:	b6 df       	rcall	.-148    	; 0x1778 <__fp_pscB>
    180c:	18 f0       	brcs	.+6      	; 0x1814 <__mulsf3+0x12>
    180e:	95 23       	and	r25, r21
    1810:	09 f0       	breq	.+2      	; 0x1814 <__mulsf3+0x12>
    1812:	a2 cf       	rjmp	.-188    	; 0x1758 <__fp_inf>
    1814:	a7 cf       	rjmp	.-178    	; 0x1764 <__fp_nan>
    1816:	11 24       	eor	r1, r1
    1818:	ea cf       	rjmp	.-44     	; 0x17ee <__fp_szero>

0000181a <__mulsf3x>:
    181a:	c6 df       	rcall	.-116    	; 0x17a8 <__fp_split3>
    181c:	a0 f3       	brcs	.-24     	; 0x1806 <__mulsf3+0x4>

0000181e <__mulsf3_pse>:
    181e:	95 9f       	mul	r25, r21
    1820:	d1 f3       	breq	.-12     	; 0x1816 <__mulsf3+0x14>
    1822:	95 0f       	add	r25, r21
    1824:	50 e0       	ldi	r21, 0x00	; 0
    1826:	55 1f       	adc	r21, r21
    1828:	62 9f       	mul	r22, r18
    182a:	f0 01       	movw	r30, r0
    182c:	72 9f       	mul	r23, r18
    182e:	bb 27       	eor	r27, r27
    1830:	f0 0d       	add	r31, r0
    1832:	b1 1d       	adc	r27, r1
    1834:	63 9f       	mul	r22, r19
    1836:	aa 27       	eor	r26, r26
    1838:	f0 0d       	add	r31, r0
    183a:	b1 1d       	adc	r27, r1
    183c:	aa 1f       	adc	r26, r26
    183e:	64 9f       	mul	r22, r20
    1840:	66 27       	eor	r22, r22
    1842:	b0 0d       	add	r27, r0
    1844:	a1 1d       	adc	r26, r1
    1846:	66 1f       	adc	r22, r22
    1848:	82 9f       	mul	r24, r18
    184a:	22 27       	eor	r18, r18
    184c:	b0 0d       	add	r27, r0
    184e:	a1 1d       	adc	r26, r1
    1850:	62 1f       	adc	r22, r18
    1852:	73 9f       	mul	r23, r19
    1854:	b0 0d       	add	r27, r0
    1856:	a1 1d       	adc	r26, r1
    1858:	62 1f       	adc	r22, r18
    185a:	83 9f       	mul	r24, r19
    185c:	a0 0d       	add	r26, r0
    185e:	61 1d       	adc	r22, r1
    1860:	22 1f       	adc	r18, r18
    1862:	74 9f       	mul	r23, r20
    1864:	33 27       	eor	r19, r19
    1866:	a0 0d       	add	r26, r0
    1868:	61 1d       	adc	r22, r1
    186a:	23 1f       	adc	r18, r19
    186c:	84 9f       	mul	r24, r20
    186e:	60 0d       	add	r22, r0
    1870:	21 1d       	adc	r18, r1
    1872:	82 2f       	mov	r24, r18
    1874:	76 2f       	mov	r23, r22
    1876:	6a 2f       	mov	r22, r26
    1878:	11 24       	eor	r1, r1
    187a:	9f 57       	subi	r25, 0x7F	; 127
    187c:	50 40       	sbci	r21, 0x00	; 0
    187e:	8a f0       	brmi	.+34     	; 0x18a2 <__mulsf3_pse+0x84>
    1880:	e1 f0       	breq	.+56     	; 0x18ba <__mulsf3_pse+0x9c>
    1882:	88 23       	and	r24, r24
    1884:	4a f0       	brmi	.+18     	; 0x1898 <__mulsf3_pse+0x7a>
    1886:	ee 0f       	add	r30, r30
    1888:	ff 1f       	adc	r31, r31
    188a:	bb 1f       	adc	r27, r27
    188c:	66 1f       	adc	r22, r22
    188e:	77 1f       	adc	r23, r23
    1890:	88 1f       	adc	r24, r24
    1892:	91 50       	subi	r25, 0x01	; 1
    1894:	50 40       	sbci	r21, 0x00	; 0
    1896:	a9 f7       	brne	.-22     	; 0x1882 <__mulsf3_pse+0x64>
    1898:	9e 3f       	cpi	r25, 0xFE	; 254
    189a:	51 05       	cpc	r21, r1
    189c:	70 f0       	brcs	.+28     	; 0x18ba <__mulsf3_pse+0x9c>
    189e:	5c cf       	rjmp	.-328    	; 0x1758 <__fp_inf>
    18a0:	a6 cf       	rjmp	.-180    	; 0x17ee <__fp_szero>
    18a2:	5f 3f       	cpi	r21, 0xFF	; 255
    18a4:	ec f3       	brlt	.-6      	; 0x18a0 <__mulsf3_pse+0x82>
    18a6:	98 3e       	cpi	r25, 0xE8	; 232
    18a8:	dc f3       	brlt	.-10     	; 0x18a0 <__mulsf3_pse+0x82>
    18aa:	86 95       	lsr	r24
    18ac:	77 95       	ror	r23
    18ae:	67 95       	ror	r22
    18b0:	b7 95       	ror	r27
    18b2:	f7 95       	ror	r31
    18b4:	e7 95       	ror	r30
    18b6:	9f 5f       	subi	r25, 0xFF	; 255
    18b8:	c1 f7       	brne	.-16     	; 0x18aa <__mulsf3_pse+0x8c>
    18ba:	fe 2b       	or	r31, r30
    18bc:	88 0f       	add	r24, r24
    18be:	91 1d       	adc	r25, r1
    18c0:	96 95       	lsr	r25
    18c2:	87 95       	ror	r24
    18c4:	97 f9       	bld	r25, 7
    18c6:	08 95       	ret

000018c8 <__divmodhi4>:
    18c8:	97 fb       	bst	r25, 7
    18ca:	07 2e       	mov	r0, r23
    18cc:	16 f4       	brtc	.+4      	; 0x18d2 <__divmodhi4+0xa>
    18ce:	00 94       	com	r0
    18d0:	06 d0       	rcall	.+12     	; 0x18de <__divmodhi4_neg1>
    18d2:	77 fd       	sbrc	r23, 7
    18d4:	08 d0       	rcall	.+16     	; 0x18e6 <__divmodhi4_neg2>
    18d6:	11 d0       	rcall	.+34     	; 0x18fa <__udivmodhi4>
    18d8:	07 fc       	sbrc	r0, 7
    18da:	05 d0       	rcall	.+10     	; 0x18e6 <__divmodhi4_neg2>
    18dc:	3e f4       	brtc	.+14     	; 0x18ec <__divmodhi4_exit>

000018de <__divmodhi4_neg1>:
    18de:	90 95       	com	r25
    18e0:	81 95       	neg	r24
    18e2:	9f 4f       	sbci	r25, 0xFF	; 255
    18e4:	08 95       	ret

000018e6 <__divmodhi4_neg2>:
    18e6:	70 95       	com	r23
    18e8:	61 95       	neg	r22
    18ea:	7f 4f       	sbci	r23, 0xFF	; 255

000018ec <__divmodhi4_exit>:
    18ec:	08 95       	ret

000018ee <__tablejump2__>:
    18ee:	ee 0f       	add	r30, r30
    18f0:	ff 1f       	adc	r31, r31

000018f2 <__tablejump__>:
    18f2:	05 90       	lpm	r0, Z+
    18f4:	f4 91       	lpm	r31, Z
    18f6:	e0 2d       	mov	r30, r0
    18f8:	19 94       	eijmp

000018fa <__udivmodhi4>:
    18fa:	aa 1b       	sub	r26, r26
    18fc:	bb 1b       	sub	r27, r27
    18fe:	51 e1       	ldi	r21, 0x11	; 17
    1900:	07 c0       	rjmp	.+14     	; 0x1910 <__udivmodhi4_ep>

00001902 <__udivmodhi4_loop>:
    1902:	aa 1f       	adc	r26, r26
    1904:	bb 1f       	adc	r27, r27
    1906:	a6 17       	cp	r26, r22
    1908:	b7 07       	cpc	r27, r23
    190a:	10 f0       	brcs	.+4      	; 0x1910 <__udivmodhi4_ep>
    190c:	a6 1b       	sub	r26, r22
    190e:	b7 0b       	sbc	r27, r23

00001910 <__udivmodhi4_ep>:
    1910:	88 1f       	adc	r24, r24
    1912:	99 1f       	adc	r25, r25
    1914:	5a 95       	dec	r21
    1916:	a9 f7       	brne	.-22     	; 0x1902 <__udivmodhi4_loop>
    1918:	80 95       	com	r24
    191a:	90 95       	com	r25
    191c:	bc 01       	movw	r22, r24
    191e:	cd 01       	movw	r24, r26
    1920:	08 95       	ret

00001922 <abs>:
    1922:	97 ff       	sbrs	r25, 7
    1924:	03 c0       	rjmp	.+6      	; 0x192c <abs+0xa>
    1926:	91 95       	neg	r25
    1928:	81 95       	neg	r24
    192a:	91 09       	sbc	r25, r1
    192c:	08 95       	ret

0000192e <fdevopen>:
    192e:	0f 93       	push	r16
    1930:	1f 93       	push	r17
    1932:	cf 93       	push	r28
    1934:	df 93       	push	r29
    1936:	ec 01       	movw	r28, r24
    1938:	8b 01       	movw	r16, r22
    193a:	00 97       	sbiw	r24, 0x00	; 0
    193c:	31 f4       	brne	.+12     	; 0x194a <fdevopen+0x1c>
    193e:	61 15       	cp	r22, r1
    1940:	71 05       	cpc	r23, r1
    1942:	19 f4       	brne	.+6      	; 0x194a <fdevopen+0x1c>
    1944:	80 e0       	ldi	r24, 0x00	; 0
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	37 c0       	rjmp	.+110    	; 0x19b8 <fdevopen+0x8a>
    194a:	6e e0       	ldi	r22, 0x0E	; 14
    194c:	70 e0       	ldi	r23, 0x00	; 0
    194e:	81 e0       	ldi	r24, 0x01	; 1
    1950:	90 e0       	ldi	r25, 0x00	; 0
    1952:	63 d2       	rcall	.+1222   	; 0x1e1a <calloc>
    1954:	fc 01       	movw	r30, r24
    1956:	00 97       	sbiw	r24, 0x00	; 0
    1958:	a9 f3       	breq	.-22     	; 0x1944 <fdevopen+0x16>
    195a:	80 e8       	ldi	r24, 0x80	; 128
    195c:	83 83       	std	Z+3, r24	; 0x03
    195e:	01 15       	cp	r16, r1
    1960:	11 05       	cpc	r17, r1
    1962:	71 f0       	breq	.+28     	; 0x1980 <fdevopen+0x52>
    1964:	13 87       	std	Z+11, r17	; 0x0b
    1966:	02 87       	std	Z+10, r16	; 0x0a
    1968:	81 e8       	ldi	r24, 0x81	; 129
    196a:	83 83       	std	Z+3, r24	; 0x03
    196c:	80 91 4d 02 	lds	r24, 0x024D
    1970:	90 91 4e 02 	lds	r25, 0x024E
    1974:	89 2b       	or	r24, r25
    1976:	21 f4       	brne	.+8      	; 0x1980 <fdevopen+0x52>
    1978:	f0 93 4e 02 	sts	0x024E, r31
    197c:	e0 93 4d 02 	sts	0x024D, r30
    1980:	20 97       	sbiw	r28, 0x00	; 0
    1982:	c9 f0       	breq	.+50     	; 0x19b6 <fdevopen+0x88>
    1984:	d1 87       	std	Z+9, r29	; 0x09
    1986:	c0 87       	std	Z+8, r28	; 0x08
    1988:	83 81       	ldd	r24, Z+3	; 0x03
    198a:	82 60       	ori	r24, 0x02	; 2
    198c:	83 83       	std	Z+3, r24	; 0x03
    198e:	80 91 4f 02 	lds	r24, 0x024F
    1992:	90 91 50 02 	lds	r25, 0x0250
    1996:	89 2b       	or	r24, r25
    1998:	71 f4       	brne	.+28     	; 0x19b6 <fdevopen+0x88>
    199a:	f0 93 50 02 	sts	0x0250, r31
    199e:	e0 93 4f 02 	sts	0x024F, r30
    19a2:	80 91 51 02 	lds	r24, 0x0251
    19a6:	90 91 52 02 	lds	r25, 0x0252
    19aa:	89 2b       	or	r24, r25
    19ac:	21 f4       	brne	.+8      	; 0x19b6 <fdevopen+0x88>
    19ae:	f0 93 52 02 	sts	0x0252, r31
    19b2:	e0 93 51 02 	sts	0x0251, r30
    19b6:	cf 01       	movw	r24, r30
    19b8:	df 91       	pop	r29
    19ba:	cf 91       	pop	r28
    19bc:	1f 91       	pop	r17
    19be:	0f 91       	pop	r16
    19c0:	08 95       	ret

000019c2 <printf>:
    19c2:	cf 93       	push	r28
    19c4:	df 93       	push	r29
    19c6:	cd b7       	in	r28, 0x3d	; 61
    19c8:	de b7       	in	r29, 0x3e	; 62
    19ca:	fe 01       	movw	r30, r28
    19cc:	36 96       	adiw	r30, 0x06	; 6
    19ce:	61 91       	ld	r22, Z+
    19d0:	71 91       	ld	r23, Z+
    19d2:	af 01       	movw	r20, r30
    19d4:	80 91 4f 02 	lds	r24, 0x024F
    19d8:	90 91 50 02 	lds	r25, 0x0250
    19dc:	30 d0       	rcall	.+96     	; 0x1a3e <vfprintf>
    19de:	df 91       	pop	r29
    19e0:	cf 91       	pop	r28
    19e2:	08 95       	ret

000019e4 <puts>:
    19e4:	0f 93       	push	r16
    19e6:	1f 93       	push	r17
    19e8:	cf 93       	push	r28
    19ea:	df 93       	push	r29
    19ec:	e0 91 4f 02 	lds	r30, 0x024F
    19f0:	f0 91 50 02 	lds	r31, 0x0250
    19f4:	23 81       	ldd	r18, Z+3	; 0x03
    19f6:	21 ff       	sbrs	r18, 1
    19f8:	1b c0       	rjmp	.+54     	; 0x1a30 <puts+0x4c>
    19fa:	ec 01       	movw	r28, r24
    19fc:	00 e0       	ldi	r16, 0x00	; 0
    19fe:	10 e0       	ldi	r17, 0x00	; 0
    1a00:	89 91       	ld	r24, Y+
    1a02:	60 91 4f 02 	lds	r22, 0x024F
    1a06:	70 91 50 02 	lds	r23, 0x0250
    1a0a:	db 01       	movw	r26, r22
    1a0c:	18 96       	adiw	r26, 0x08	; 8
    1a0e:	ed 91       	ld	r30, X+
    1a10:	fc 91       	ld	r31, X
    1a12:	19 97       	sbiw	r26, 0x09	; 9
    1a14:	88 23       	and	r24, r24
    1a16:	31 f0       	breq	.+12     	; 0x1a24 <puts+0x40>
    1a18:	19 95       	eicall
    1a1a:	89 2b       	or	r24, r25
    1a1c:	89 f3       	breq	.-30     	; 0x1a00 <puts+0x1c>
    1a1e:	0f ef       	ldi	r16, 0xFF	; 255
    1a20:	1f ef       	ldi	r17, 0xFF	; 255
    1a22:	ee cf       	rjmp	.-36     	; 0x1a00 <puts+0x1c>
    1a24:	8a e0       	ldi	r24, 0x0A	; 10
    1a26:	19 95       	eicall
    1a28:	89 2b       	or	r24, r25
    1a2a:	11 f4       	brne	.+4      	; 0x1a30 <puts+0x4c>
    1a2c:	c8 01       	movw	r24, r16
    1a2e:	02 c0       	rjmp	.+4      	; 0x1a34 <puts+0x50>
    1a30:	8f ef       	ldi	r24, 0xFF	; 255
    1a32:	9f ef       	ldi	r25, 0xFF	; 255
    1a34:	df 91       	pop	r29
    1a36:	cf 91       	pop	r28
    1a38:	1f 91       	pop	r17
    1a3a:	0f 91       	pop	r16
    1a3c:	08 95       	ret

00001a3e <vfprintf>:
    1a3e:	2f 92       	push	r2
    1a40:	3f 92       	push	r3
    1a42:	4f 92       	push	r4
    1a44:	5f 92       	push	r5
    1a46:	6f 92       	push	r6
    1a48:	7f 92       	push	r7
    1a4a:	8f 92       	push	r8
    1a4c:	9f 92       	push	r9
    1a4e:	af 92       	push	r10
    1a50:	bf 92       	push	r11
    1a52:	cf 92       	push	r12
    1a54:	df 92       	push	r13
    1a56:	ef 92       	push	r14
    1a58:	ff 92       	push	r15
    1a5a:	0f 93       	push	r16
    1a5c:	1f 93       	push	r17
    1a5e:	cf 93       	push	r28
    1a60:	df 93       	push	r29
    1a62:	cd b7       	in	r28, 0x3d	; 61
    1a64:	de b7       	in	r29, 0x3e	; 62
    1a66:	2c 97       	sbiw	r28, 0x0c	; 12
    1a68:	0f b6       	in	r0, 0x3f	; 63
    1a6a:	f8 94       	cli
    1a6c:	de bf       	out	0x3e, r29	; 62
    1a6e:	0f be       	out	0x3f, r0	; 63
    1a70:	cd bf       	out	0x3d, r28	; 61
    1a72:	7c 01       	movw	r14, r24
    1a74:	6b 01       	movw	r12, r22
    1a76:	8a 01       	movw	r16, r20
    1a78:	fc 01       	movw	r30, r24
    1a7a:	17 82       	std	Z+7, r1	; 0x07
    1a7c:	16 82       	std	Z+6, r1	; 0x06
    1a7e:	83 81       	ldd	r24, Z+3	; 0x03
    1a80:	81 ff       	sbrs	r24, 1
    1a82:	b0 c1       	rjmp	.+864    	; 0x1de4 <vfprintf+0x3a6>
    1a84:	ce 01       	movw	r24, r28
    1a86:	01 96       	adiw	r24, 0x01	; 1
    1a88:	4c 01       	movw	r8, r24
    1a8a:	f7 01       	movw	r30, r14
    1a8c:	93 81       	ldd	r25, Z+3	; 0x03
    1a8e:	f6 01       	movw	r30, r12
    1a90:	93 fd       	sbrc	r25, 3
    1a92:	85 91       	lpm	r24, Z+
    1a94:	93 ff       	sbrs	r25, 3
    1a96:	81 91       	ld	r24, Z+
    1a98:	6f 01       	movw	r12, r30
    1a9a:	88 23       	and	r24, r24
    1a9c:	09 f4       	brne	.+2      	; 0x1aa0 <vfprintf+0x62>
    1a9e:	9e c1       	rjmp	.+828    	; 0x1ddc <vfprintf+0x39e>
    1aa0:	85 32       	cpi	r24, 0x25	; 37
    1aa2:	39 f4       	brne	.+14     	; 0x1ab2 <vfprintf+0x74>
    1aa4:	93 fd       	sbrc	r25, 3
    1aa6:	85 91       	lpm	r24, Z+
    1aa8:	93 ff       	sbrs	r25, 3
    1aaa:	81 91       	ld	r24, Z+
    1aac:	6f 01       	movw	r12, r30
    1aae:	85 32       	cpi	r24, 0x25	; 37
    1ab0:	21 f4       	brne	.+8      	; 0x1aba <vfprintf+0x7c>
    1ab2:	b7 01       	movw	r22, r14
    1ab4:	90 e0       	ldi	r25, 0x00	; 0
    1ab6:	0f d3       	rcall	.+1566   	; 0x20d6 <fputc>
    1ab8:	e8 cf       	rjmp	.-48     	; 0x1a8a <vfprintf+0x4c>
    1aba:	51 2c       	mov	r5, r1
    1abc:	31 2c       	mov	r3, r1
    1abe:	20 e0       	ldi	r18, 0x00	; 0
    1ac0:	20 32       	cpi	r18, 0x20	; 32
    1ac2:	a0 f4       	brcc	.+40     	; 0x1aec <vfprintf+0xae>
    1ac4:	8b 32       	cpi	r24, 0x2B	; 43
    1ac6:	69 f0       	breq	.+26     	; 0x1ae2 <vfprintf+0xa4>
    1ac8:	30 f4       	brcc	.+12     	; 0x1ad6 <vfprintf+0x98>
    1aca:	80 32       	cpi	r24, 0x20	; 32
    1acc:	59 f0       	breq	.+22     	; 0x1ae4 <vfprintf+0xa6>
    1ace:	83 32       	cpi	r24, 0x23	; 35
    1ad0:	69 f4       	brne	.+26     	; 0x1aec <vfprintf+0xae>
    1ad2:	20 61       	ori	r18, 0x10	; 16
    1ad4:	2c c0       	rjmp	.+88     	; 0x1b2e <vfprintf+0xf0>
    1ad6:	8d 32       	cpi	r24, 0x2D	; 45
    1ad8:	39 f0       	breq	.+14     	; 0x1ae8 <vfprintf+0xaa>
    1ada:	80 33       	cpi	r24, 0x30	; 48
    1adc:	39 f4       	brne	.+14     	; 0x1aec <vfprintf+0xae>
    1ade:	21 60       	ori	r18, 0x01	; 1
    1ae0:	26 c0       	rjmp	.+76     	; 0x1b2e <vfprintf+0xf0>
    1ae2:	22 60       	ori	r18, 0x02	; 2
    1ae4:	24 60       	ori	r18, 0x04	; 4
    1ae6:	23 c0       	rjmp	.+70     	; 0x1b2e <vfprintf+0xf0>
    1ae8:	28 60       	ori	r18, 0x08	; 8
    1aea:	21 c0       	rjmp	.+66     	; 0x1b2e <vfprintf+0xf0>
    1aec:	27 fd       	sbrc	r18, 7
    1aee:	27 c0       	rjmp	.+78     	; 0x1b3e <vfprintf+0x100>
    1af0:	30 ed       	ldi	r19, 0xD0	; 208
    1af2:	38 0f       	add	r19, r24
    1af4:	3a 30       	cpi	r19, 0x0A	; 10
    1af6:	78 f4       	brcc	.+30     	; 0x1b16 <vfprintf+0xd8>
    1af8:	26 ff       	sbrs	r18, 6
    1afa:	06 c0       	rjmp	.+12     	; 0x1b08 <vfprintf+0xca>
    1afc:	fa e0       	ldi	r31, 0x0A	; 10
    1afe:	5f 9e       	mul	r5, r31
    1b00:	30 0d       	add	r19, r0
    1b02:	11 24       	eor	r1, r1
    1b04:	53 2e       	mov	r5, r19
    1b06:	13 c0       	rjmp	.+38     	; 0x1b2e <vfprintf+0xf0>
    1b08:	8a e0       	ldi	r24, 0x0A	; 10
    1b0a:	38 9e       	mul	r3, r24
    1b0c:	30 0d       	add	r19, r0
    1b0e:	11 24       	eor	r1, r1
    1b10:	33 2e       	mov	r3, r19
    1b12:	20 62       	ori	r18, 0x20	; 32
    1b14:	0c c0       	rjmp	.+24     	; 0x1b2e <vfprintf+0xf0>
    1b16:	8e 32       	cpi	r24, 0x2E	; 46
    1b18:	21 f4       	brne	.+8      	; 0x1b22 <vfprintf+0xe4>
    1b1a:	26 fd       	sbrc	r18, 6
    1b1c:	5f c1       	rjmp	.+702    	; 0x1ddc <vfprintf+0x39e>
    1b1e:	20 64       	ori	r18, 0x40	; 64
    1b20:	06 c0       	rjmp	.+12     	; 0x1b2e <vfprintf+0xf0>
    1b22:	8c 36       	cpi	r24, 0x6C	; 108
    1b24:	11 f4       	brne	.+4      	; 0x1b2a <vfprintf+0xec>
    1b26:	20 68       	ori	r18, 0x80	; 128
    1b28:	02 c0       	rjmp	.+4      	; 0x1b2e <vfprintf+0xf0>
    1b2a:	88 36       	cpi	r24, 0x68	; 104
    1b2c:	41 f4       	brne	.+16     	; 0x1b3e <vfprintf+0x100>
    1b2e:	f6 01       	movw	r30, r12
    1b30:	93 fd       	sbrc	r25, 3
    1b32:	85 91       	lpm	r24, Z+
    1b34:	93 ff       	sbrs	r25, 3
    1b36:	81 91       	ld	r24, Z+
    1b38:	6f 01       	movw	r12, r30
    1b3a:	81 11       	cpse	r24, r1
    1b3c:	c1 cf       	rjmp	.-126    	; 0x1ac0 <vfprintf+0x82>
    1b3e:	98 2f       	mov	r25, r24
    1b40:	9f 7d       	andi	r25, 0xDF	; 223
    1b42:	95 54       	subi	r25, 0x45	; 69
    1b44:	93 30       	cpi	r25, 0x03	; 3
    1b46:	28 f4       	brcc	.+10     	; 0x1b52 <vfprintf+0x114>
    1b48:	0c 5f       	subi	r16, 0xFC	; 252
    1b4a:	1f 4f       	sbci	r17, 0xFF	; 255
    1b4c:	ff e3       	ldi	r31, 0x3F	; 63
    1b4e:	f9 83       	std	Y+1, r31	; 0x01
    1b50:	0d c0       	rjmp	.+26     	; 0x1b6c <vfprintf+0x12e>
    1b52:	83 36       	cpi	r24, 0x63	; 99
    1b54:	31 f0       	breq	.+12     	; 0x1b62 <vfprintf+0x124>
    1b56:	83 37       	cpi	r24, 0x73	; 115
    1b58:	71 f0       	breq	.+28     	; 0x1b76 <vfprintf+0x138>
    1b5a:	83 35       	cpi	r24, 0x53	; 83
    1b5c:	09 f0       	breq	.+2      	; 0x1b60 <vfprintf+0x122>
    1b5e:	57 c0       	rjmp	.+174    	; 0x1c0e <vfprintf+0x1d0>
    1b60:	21 c0       	rjmp	.+66     	; 0x1ba4 <vfprintf+0x166>
    1b62:	f8 01       	movw	r30, r16
    1b64:	80 81       	ld	r24, Z
    1b66:	89 83       	std	Y+1, r24	; 0x01
    1b68:	0e 5f       	subi	r16, 0xFE	; 254
    1b6a:	1f 4f       	sbci	r17, 0xFF	; 255
    1b6c:	44 24       	eor	r4, r4
    1b6e:	43 94       	inc	r4
    1b70:	51 2c       	mov	r5, r1
    1b72:	54 01       	movw	r10, r8
    1b74:	14 c0       	rjmp	.+40     	; 0x1b9e <vfprintf+0x160>
    1b76:	38 01       	movw	r6, r16
    1b78:	f2 e0       	ldi	r31, 0x02	; 2
    1b7a:	6f 0e       	add	r6, r31
    1b7c:	71 1c       	adc	r7, r1
    1b7e:	f8 01       	movw	r30, r16
    1b80:	a0 80       	ld	r10, Z
    1b82:	b1 80       	ldd	r11, Z+1	; 0x01
    1b84:	26 ff       	sbrs	r18, 6
    1b86:	03 c0       	rjmp	.+6      	; 0x1b8e <vfprintf+0x150>
    1b88:	65 2d       	mov	r22, r5
    1b8a:	70 e0       	ldi	r23, 0x00	; 0
    1b8c:	02 c0       	rjmp	.+4      	; 0x1b92 <vfprintf+0x154>
    1b8e:	6f ef       	ldi	r22, 0xFF	; 255
    1b90:	7f ef       	ldi	r23, 0xFF	; 255
    1b92:	c5 01       	movw	r24, r10
    1b94:	2c 87       	std	Y+12, r18	; 0x0c
    1b96:	94 d2       	rcall	.+1320   	; 0x20c0 <strnlen>
    1b98:	2c 01       	movw	r4, r24
    1b9a:	83 01       	movw	r16, r6
    1b9c:	2c 85       	ldd	r18, Y+12	; 0x0c
    1b9e:	2f 77       	andi	r18, 0x7F	; 127
    1ba0:	22 2e       	mov	r2, r18
    1ba2:	16 c0       	rjmp	.+44     	; 0x1bd0 <vfprintf+0x192>
    1ba4:	38 01       	movw	r6, r16
    1ba6:	f2 e0       	ldi	r31, 0x02	; 2
    1ba8:	6f 0e       	add	r6, r31
    1baa:	71 1c       	adc	r7, r1
    1bac:	f8 01       	movw	r30, r16
    1bae:	a0 80       	ld	r10, Z
    1bb0:	b1 80       	ldd	r11, Z+1	; 0x01
    1bb2:	26 ff       	sbrs	r18, 6
    1bb4:	03 c0       	rjmp	.+6      	; 0x1bbc <vfprintf+0x17e>
    1bb6:	65 2d       	mov	r22, r5
    1bb8:	70 e0       	ldi	r23, 0x00	; 0
    1bba:	02 c0       	rjmp	.+4      	; 0x1bc0 <vfprintf+0x182>
    1bbc:	6f ef       	ldi	r22, 0xFF	; 255
    1bbe:	7f ef       	ldi	r23, 0xFF	; 255
    1bc0:	c5 01       	movw	r24, r10
    1bc2:	2c 87       	std	Y+12, r18	; 0x0c
    1bc4:	6b d2       	rcall	.+1238   	; 0x209c <strnlen_P>
    1bc6:	2c 01       	movw	r4, r24
    1bc8:	2c 85       	ldd	r18, Y+12	; 0x0c
    1bca:	20 68       	ori	r18, 0x80	; 128
    1bcc:	22 2e       	mov	r2, r18
    1bce:	83 01       	movw	r16, r6
    1bd0:	23 fc       	sbrc	r2, 3
    1bd2:	19 c0       	rjmp	.+50     	; 0x1c06 <vfprintf+0x1c8>
    1bd4:	83 2d       	mov	r24, r3
    1bd6:	90 e0       	ldi	r25, 0x00	; 0
    1bd8:	48 16       	cp	r4, r24
    1bda:	59 06       	cpc	r5, r25
    1bdc:	a0 f4       	brcc	.+40     	; 0x1c06 <vfprintf+0x1c8>
    1bde:	b7 01       	movw	r22, r14
    1be0:	80 e2       	ldi	r24, 0x20	; 32
    1be2:	90 e0       	ldi	r25, 0x00	; 0
    1be4:	78 d2       	rcall	.+1264   	; 0x20d6 <fputc>
    1be6:	3a 94       	dec	r3
    1be8:	f5 cf       	rjmp	.-22     	; 0x1bd4 <vfprintf+0x196>
    1bea:	f5 01       	movw	r30, r10
    1bec:	27 fc       	sbrc	r2, 7
    1bee:	85 91       	lpm	r24, Z+
    1bf0:	27 fe       	sbrs	r2, 7
    1bf2:	81 91       	ld	r24, Z+
    1bf4:	5f 01       	movw	r10, r30
    1bf6:	b7 01       	movw	r22, r14
    1bf8:	90 e0       	ldi	r25, 0x00	; 0
    1bfa:	6d d2       	rcall	.+1242   	; 0x20d6 <fputc>
    1bfc:	31 10       	cpse	r3, r1
    1bfe:	3a 94       	dec	r3
    1c00:	f1 e0       	ldi	r31, 0x01	; 1
    1c02:	4f 1a       	sub	r4, r31
    1c04:	51 08       	sbc	r5, r1
    1c06:	41 14       	cp	r4, r1
    1c08:	51 04       	cpc	r5, r1
    1c0a:	79 f7       	brne	.-34     	; 0x1bea <vfprintf+0x1ac>
    1c0c:	de c0       	rjmp	.+444    	; 0x1dca <vfprintf+0x38c>
    1c0e:	84 36       	cpi	r24, 0x64	; 100
    1c10:	11 f0       	breq	.+4      	; 0x1c16 <vfprintf+0x1d8>
    1c12:	89 36       	cpi	r24, 0x69	; 105
    1c14:	31 f5       	brne	.+76     	; 0x1c62 <vfprintf+0x224>
    1c16:	f8 01       	movw	r30, r16
    1c18:	27 ff       	sbrs	r18, 7
    1c1a:	07 c0       	rjmp	.+14     	; 0x1c2a <vfprintf+0x1ec>
    1c1c:	60 81       	ld	r22, Z
    1c1e:	71 81       	ldd	r23, Z+1	; 0x01
    1c20:	82 81       	ldd	r24, Z+2	; 0x02
    1c22:	93 81       	ldd	r25, Z+3	; 0x03
    1c24:	0c 5f       	subi	r16, 0xFC	; 252
    1c26:	1f 4f       	sbci	r17, 0xFF	; 255
    1c28:	08 c0       	rjmp	.+16     	; 0x1c3a <vfprintf+0x1fc>
    1c2a:	60 81       	ld	r22, Z
    1c2c:	71 81       	ldd	r23, Z+1	; 0x01
    1c2e:	88 27       	eor	r24, r24
    1c30:	77 fd       	sbrc	r23, 7
    1c32:	80 95       	com	r24
    1c34:	98 2f       	mov	r25, r24
    1c36:	0e 5f       	subi	r16, 0xFE	; 254
    1c38:	1f 4f       	sbci	r17, 0xFF	; 255
    1c3a:	2f 76       	andi	r18, 0x6F	; 111
    1c3c:	b2 2e       	mov	r11, r18
    1c3e:	97 ff       	sbrs	r25, 7
    1c40:	09 c0       	rjmp	.+18     	; 0x1c54 <vfprintf+0x216>
    1c42:	90 95       	com	r25
    1c44:	80 95       	com	r24
    1c46:	70 95       	com	r23
    1c48:	61 95       	neg	r22
    1c4a:	7f 4f       	sbci	r23, 0xFF	; 255
    1c4c:	8f 4f       	sbci	r24, 0xFF	; 255
    1c4e:	9f 4f       	sbci	r25, 0xFF	; 255
    1c50:	20 68       	ori	r18, 0x80	; 128
    1c52:	b2 2e       	mov	r11, r18
    1c54:	2a e0       	ldi	r18, 0x0A	; 10
    1c56:	30 e0       	ldi	r19, 0x00	; 0
    1c58:	a4 01       	movw	r20, r8
    1c5a:	6f d2       	rcall	.+1246   	; 0x213a <__ultoa_invert>
    1c5c:	a8 2e       	mov	r10, r24
    1c5e:	a8 18       	sub	r10, r8
    1c60:	43 c0       	rjmp	.+134    	; 0x1ce8 <vfprintf+0x2aa>
    1c62:	85 37       	cpi	r24, 0x75	; 117
    1c64:	29 f4       	brne	.+10     	; 0x1c70 <vfprintf+0x232>
    1c66:	2f 7e       	andi	r18, 0xEF	; 239
    1c68:	b2 2e       	mov	r11, r18
    1c6a:	2a e0       	ldi	r18, 0x0A	; 10
    1c6c:	30 e0       	ldi	r19, 0x00	; 0
    1c6e:	25 c0       	rjmp	.+74     	; 0x1cba <vfprintf+0x27c>
    1c70:	f2 2f       	mov	r31, r18
    1c72:	f9 7f       	andi	r31, 0xF9	; 249
    1c74:	bf 2e       	mov	r11, r31
    1c76:	8f 36       	cpi	r24, 0x6F	; 111
    1c78:	c1 f0       	breq	.+48     	; 0x1caa <vfprintf+0x26c>
    1c7a:	18 f4       	brcc	.+6      	; 0x1c82 <vfprintf+0x244>
    1c7c:	88 35       	cpi	r24, 0x58	; 88
    1c7e:	79 f0       	breq	.+30     	; 0x1c9e <vfprintf+0x260>
    1c80:	ad c0       	rjmp	.+346    	; 0x1ddc <vfprintf+0x39e>
    1c82:	80 37       	cpi	r24, 0x70	; 112
    1c84:	19 f0       	breq	.+6      	; 0x1c8c <vfprintf+0x24e>
    1c86:	88 37       	cpi	r24, 0x78	; 120
    1c88:	21 f0       	breq	.+8      	; 0x1c92 <vfprintf+0x254>
    1c8a:	a8 c0       	rjmp	.+336    	; 0x1ddc <vfprintf+0x39e>
    1c8c:	2f 2f       	mov	r18, r31
    1c8e:	20 61       	ori	r18, 0x10	; 16
    1c90:	b2 2e       	mov	r11, r18
    1c92:	b4 fe       	sbrs	r11, 4
    1c94:	0d c0       	rjmp	.+26     	; 0x1cb0 <vfprintf+0x272>
    1c96:	8b 2d       	mov	r24, r11
    1c98:	84 60       	ori	r24, 0x04	; 4
    1c9a:	b8 2e       	mov	r11, r24
    1c9c:	09 c0       	rjmp	.+18     	; 0x1cb0 <vfprintf+0x272>
    1c9e:	24 ff       	sbrs	r18, 4
    1ca0:	0a c0       	rjmp	.+20     	; 0x1cb6 <vfprintf+0x278>
    1ca2:	9f 2f       	mov	r25, r31
    1ca4:	96 60       	ori	r25, 0x06	; 6
    1ca6:	b9 2e       	mov	r11, r25
    1ca8:	06 c0       	rjmp	.+12     	; 0x1cb6 <vfprintf+0x278>
    1caa:	28 e0       	ldi	r18, 0x08	; 8
    1cac:	30 e0       	ldi	r19, 0x00	; 0
    1cae:	05 c0       	rjmp	.+10     	; 0x1cba <vfprintf+0x27c>
    1cb0:	20 e1       	ldi	r18, 0x10	; 16
    1cb2:	30 e0       	ldi	r19, 0x00	; 0
    1cb4:	02 c0       	rjmp	.+4      	; 0x1cba <vfprintf+0x27c>
    1cb6:	20 e1       	ldi	r18, 0x10	; 16
    1cb8:	32 e0       	ldi	r19, 0x02	; 2
    1cba:	f8 01       	movw	r30, r16
    1cbc:	b7 fe       	sbrs	r11, 7
    1cbe:	07 c0       	rjmp	.+14     	; 0x1cce <vfprintf+0x290>
    1cc0:	60 81       	ld	r22, Z
    1cc2:	71 81       	ldd	r23, Z+1	; 0x01
    1cc4:	82 81       	ldd	r24, Z+2	; 0x02
    1cc6:	93 81       	ldd	r25, Z+3	; 0x03
    1cc8:	0c 5f       	subi	r16, 0xFC	; 252
    1cca:	1f 4f       	sbci	r17, 0xFF	; 255
    1ccc:	06 c0       	rjmp	.+12     	; 0x1cda <vfprintf+0x29c>
    1cce:	60 81       	ld	r22, Z
    1cd0:	71 81       	ldd	r23, Z+1	; 0x01
    1cd2:	80 e0       	ldi	r24, 0x00	; 0
    1cd4:	90 e0       	ldi	r25, 0x00	; 0
    1cd6:	0e 5f       	subi	r16, 0xFE	; 254
    1cd8:	1f 4f       	sbci	r17, 0xFF	; 255
    1cda:	a4 01       	movw	r20, r8
    1cdc:	2e d2       	rcall	.+1116   	; 0x213a <__ultoa_invert>
    1cde:	a8 2e       	mov	r10, r24
    1ce0:	a8 18       	sub	r10, r8
    1ce2:	fb 2d       	mov	r31, r11
    1ce4:	ff 77       	andi	r31, 0x7F	; 127
    1ce6:	bf 2e       	mov	r11, r31
    1ce8:	b6 fe       	sbrs	r11, 6
    1cea:	0b c0       	rjmp	.+22     	; 0x1d02 <vfprintf+0x2c4>
    1cec:	2b 2d       	mov	r18, r11
    1cee:	2e 7f       	andi	r18, 0xFE	; 254
    1cf0:	a5 14       	cp	r10, r5
    1cf2:	50 f4       	brcc	.+20     	; 0x1d08 <vfprintf+0x2ca>
    1cf4:	b4 fe       	sbrs	r11, 4
    1cf6:	0a c0       	rjmp	.+20     	; 0x1d0c <vfprintf+0x2ce>
    1cf8:	b2 fc       	sbrc	r11, 2
    1cfa:	08 c0       	rjmp	.+16     	; 0x1d0c <vfprintf+0x2ce>
    1cfc:	2b 2d       	mov	r18, r11
    1cfe:	2e 7e       	andi	r18, 0xEE	; 238
    1d00:	05 c0       	rjmp	.+10     	; 0x1d0c <vfprintf+0x2ce>
    1d02:	7a 2c       	mov	r7, r10
    1d04:	2b 2d       	mov	r18, r11
    1d06:	03 c0       	rjmp	.+6      	; 0x1d0e <vfprintf+0x2d0>
    1d08:	7a 2c       	mov	r7, r10
    1d0a:	01 c0       	rjmp	.+2      	; 0x1d0e <vfprintf+0x2d0>
    1d0c:	75 2c       	mov	r7, r5
    1d0e:	24 ff       	sbrs	r18, 4
    1d10:	0d c0       	rjmp	.+26     	; 0x1d2c <vfprintf+0x2ee>
    1d12:	fe 01       	movw	r30, r28
    1d14:	ea 0d       	add	r30, r10
    1d16:	f1 1d       	adc	r31, r1
    1d18:	80 81       	ld	r24, Z
    1d1a:	80 33       	cpi	r24, 0x30	; 48
    1d1c:	11 f4       	brne	.+4      	; 0x1d22 <vfprintf+0x2e4>
    1d1e:	29 7e       	andi	r18, 0xE9	; 233
    1d20:	09 c0       	rjmp	.+18     	; 0x1d34 <vfprintf+0x2f6>
    1d22:	22 ff       	sbrs	r18, 2
    1d24:	06 c0       	rjmp	.+12     	; 0x1d32 <vfprintf+0x2f4>
    1d26:	73 94       	inc	r7
    1d28:	73 94       	inc	r7
    1d2a:	04 c0       	rjmp	.+8      	; 0x1d34 <vfprintf+0x2f6>
    1d2c:	82 2f       	mov	r24, r18
    1d2e:	86 78       	andi	r24, 0x86	; 134
    1d30:	09 f0       	breq	.+2      	; 0x1d34 <vfprintf+0x2f6>
    1d32:	73 94       	inc	r7
    1d34:	23 fd       	sbrc	r18, 3
    1d36:	12 c0       	rjmp	.+36     	; 0x1d5c <vfprintf+0x31e>
    1d38:	20 ff       	sbrs	r18, 0
    1d3a:	06 c0       	rjmp	.+12     	; 0x1d48 <vfprintf+0x30a>
    1d3c:	5a 2c       	mov	r5, r10
    1d3e:	73 14       	cp	r7, r3
    1d40:	18 f4       	brcc	.+6      	; 0x1d48 <vfprintf+0x30a>
    1d42:	53 0c       	add	r5, r3
    1d44:	57 18       	sub	r5, r7
    1d46:	73 2c       	mov	r7, r3
    1d48:	73 14       	cp	r7, r3
    1d4a:	60 f4       	brcc	.+24     	; 0x1d64 <vfprintf+0x326>
    1d4c:	b7 01       	movw	r22, r14
    1d4e:	80 e2       	ldi	r24, 0x20	; 32
    1d50:	90 e0       	ldi	r25, 0x00	; 0
    1d52:	2c 87       	std	Y+12, r18	; 0x0c
    1d54:	c0 d1       	rcall	.+896    	; 0x20d6 <fputc>
    1d56:	73 94       	inc	r7
    1d58:	2c 85       	ldd	r18, Y+12	; 0x0c
    1d5a:	f6 cf       	rjmp	.-20     	; 0x1d48 <vfprintf+0x30a>
    1d5c:	73 14       	cp	r7, r3
    1d5e:	10 f4       	brcc	.+4      	; 0x1d64 <vfprintf+0x326>
    1d60:	37 18       	sub	r3, r7
    1d62:	01 c0       	rjmp	.+2      	; 0x1d66 <vfprintf+0x328>
    1d64:	31 2c       	mov	r3, r1
    1d66:	24 ff       	sbrs	r18, 4
    1d68:	11 c0       	rjmp	.+34     	; 0x1d8c <vfprintf+0x34e>
    1d6a:	b7 01       	movw	r22, r14
    1d6c:	80 e3       	ldi	r24, 0x30	; 48
    1d6e:	90 e0       	ldi	r25, 0x00	; 0
    1d70:	2c 87       	std	Y+12, r18	; 0x0c
    1d72:	b1 d1       	rcall	.+866    	; 0x20d6 <fputc>
    1d74:	2c 85       	ldd	r18, Y+12	; 0x0c
    1d76:	22 ff       	sbrs	r18, 2
    1d78:	16 c0       	rjmp	.+44     	; 0x1da6 <vfprintf+0x368>
    1d7a:	21 ff       	sbrs	r18, 1
    1d7c:	03 c0       	rjmp	.+6      	; 0x1d84 <vfprintf+0x346>
    1d7e:	88 e5       	ldi	r24, 0x58	; 88
    1d80:	90 e0       	ldi	r25, 0x00	; 0
    1d82:	02 c0       	rjmp	.+4      	; 0x1d88 <vfprintf+0x34a>
    1d84:	88 e7       	ldi	r24, 0x78	; 120
    1d86:	90 e0       	ldi	r25, 0x00	; 0
    1d88:	b7 01       	movw	r22, r14
    1d8a:	0c c0       	rjmp	.+24     	; 0x1da4 <vfprintf+0x366>
    1d8c:	82 2f       	mov	r24, r18
    1d8e:	86 78       	andi	r24, 0x86	; 134
    1d90:	51 f0       	breq	.+20     	; 0x1da6 <vfprintf+0x368>
    1d92:	21 fd       	sbrc	r18, 1
    1d94:	02 c0       	rjmp	.+4      	; 0x1d9a <vfprintf+0x35c>
    1d96:	80 e2       	ldi	r24, 0x20	; 32
    1d98:	01 c0       	rjmp	.+2      	; 0x1d9c <vfprintf+0x35e>
    1d9a:	8b e2       	ldi	r24, 0x2B	; 43
    1d9c:	27 fd       	sbrc	r18, 7
    1d9e:	8d e2       	ldi	r24, 0x2D	; 45
    1da0:	b7 01       	movw	r22, r14
    1da2:	90 e0       	ldi	r25, 0x00	; 0
    1da4:	98 d1       	rcall	.+816    	; 0x20d6 <fputc>
    1da6:	a5 14       	cp	r10, r5
    1da8:	30 f4       	brcc	.+12     	; 0x1db6 <vfprintf+0x378>
    1daa:	b7 01       	movw	r22, r14
    1dac:	80 e3       	ldi	r24, 0x30	; 48
    1dae:	90 e0       	ldi	r25, 0x00	; 0
    1db0:	92 d1       	rcall	.+804    	; 0x20d6 <fputc>
    1db2:	5a 94       	dec	r5
    1db4:	f8 cf       	rjmp	.-16     	; 0x1da6 <vfprintf+0x368>
    1db6:	aa 94       	dec	r10
    1db8:	f4 01       	movw	r30, r8
    1dba:	ea 0d       	add	r30, r10
    1dbc:	f1 1d       	adc	r31, r1
    1dbe:	80 81       	ld	r24, Z
    1dc0:	b7 01       	movw	r22, r14
    1dc2:	90 e0       	ldi	r25, 0x00	; 0
    1dc4:	88 d1       	rcall	.+784    	; 0x20d6 <fputc>
    1dc6:	a1 10       	cpse	r10, r1
    1dc8:	f6 cf       	rjmp	.-20     	; 0x1db6 <vfprintf+0x378>
    1dca:	33 20       	and	r3, r3
    1dcc:	09 f4       	brne	.+2      	; 0x1dd0 <vfprintf+0x392>
    1dce:	5d ce       	rjmp	.-838    	; 0x1a8a <vfprintf+0x4c>
    1dd0:	b7 01       	movw	r22, r14
    1dd2:	80 e2       	ldi	r24, 0x20	; 32
    1dd4:	90 e0       	ldi	r25, 0x00	; 0
    1dd6:	7f d1       	rcall	.+766    	; 0x20d6 <fputc>
    1dd8:	3a 94       	dec	r3
    1dda:	f7 cf       	rjmp	.-18     	; 0x1dca <vfprintf+0x38c>
    1ddc:	f7 01       	movw	r30, r14
    1dde:	86 81       	ldd	r24, Z+6	; 0x06
    1de0:	97 81       	ldd	r25, Z+7	; 0x07
    1de2:	02 c0       	rjmp	.+4      	; 0x1de8 <vfprintf+0x3aa>
    1de4:	8f ef       	ldi	r24, 0xFF	; 255
    1de6:	9f ef       	ldi	r25, 0xFF	; 255
    1de8:	2c 96       	adiw	r28, 0x0c	; 12
    1dea:	0f b6       	in	r0, 0x3f	; 63
    1dec:	f8 94       	cli
    1dee:	de bf       	out	0x3e, r29	; 62
    1df0:	0f be       	out	0x3f, r0	; 63
    1df2:	cd bf       	out	0x3d, r28	; 61
    1df4:	df 91       	pop	r29
    1df6:	cf 91       	pop	r28
    1df8:	1f 91       	pop	r17
    1dfa:	0f 91       	pop	r16
    1dfc:	ff 90       	pop	r15
    1dfe:	ef 90       	pop	r14
    1e00:	df 90       	pop	r13
    1e02:	cf 90       	pop	r12
    1e04:	bf 90       	pop	r11
    1e06:	af 90       	pop	r10
    1e08:	9f 90       	pop	r9
    1e0a:	8f 90       	pop	r8
    1e0c:	7f 90       	pop	r7
    1e0e:	6f 90       	pop	r6
    1e10:	5f 90       	pop	r5
    1e12:	4f 90       	pop	r4
    1e14:	3f 90       	pop	r3
    1e16:	2f 90       	pop	r2
    1e18:	08 95       	ret

00001e1a <calloc>:
    1e1a:	0f 93       	push	r16
    1e1c:	1f 93       	push	r17
    1e1e:	cf 93       	push	r28
    1e20:	df 93       	push	r29
    1e22:	86 9f       	mul	r24, r22
    1e24:	80 01       	movw	r16, r0
    1e26:	87 9f       	mul	r24, r23
    1e28:	10 0d       	add	r17, r0
    1e2a:	96 9f       	mul	r25, r22
    1e2c:	10 0d       	add	r17, r0
    1e2e:	11 24       	eor	r1, r1
    1e30:	c8 01       	movw	r24, r16
    1e32:	0d d0       	rcall	.+26     	; 0x1e4e <malloc>
    1e34:	ec 01       	movw	r28, r24
    1e36:	00 97       	sbiw	r24, 0x00	; 0
    1e38:	21 f0       	breq	.+8      	; 0x1e42 <calloc+0x28>
    1e3a:	a8 01       	movw	r20, r16
    1e3c:	60 e0       	ldi	r22, 0x00	; 0
    1e3e:	70 e0       	ldi	r23, 0x00	; 0
    1e40:	38 d1       	rcall	.+624    	; 0x20b2 <memset>
    1e42:	ce 01       	movw	r24, r28
    1e44:	df 91       	pop	r29
    1e46:	cf 91       	pop	r28
    1e48:	1f 91       	pop	r17
    1e4a:	0f 91       	pop	r16
    1e4c:	08 95       	ret

00001e4e <malloc>:
    1e4e:	cf 93       	push	r28
    1e50:	df 93       	push	r29
    1e52:	82 30       	cpi	r24, 0x02	; 2
    1e54:	91 05       	cpc	r25, r1
    1e56:	10 f4       	brcc	.+4      	; 0x1e5c <malloc+0xe>
    1e58:	82 e0       	ldi	r24, 0x02	; 2
    1e5a:	90 e0       	ldi	r25, 0x00	; 0
    1e5c:	e0 91 55 02 	lds	r30, 0x0255
    1e60:	f0 91 56 02 	lds	r31, 0x0256
    1e64:	20 e0       	ldi	r18, 0x00	; 0
    1e66:	30 e0       	ldi	r19, 0x00	; 0
    1e68:	a0 e0       	ldi	r26, 0x00	; 0
    1e6a:	b0 e0       	ldi	r27, 0x00	; 0
    1e6c:	30 97       	sbiw	r30, 0x00	; 0
    1e6e:	39 f1       	breq	.+78     	; 0x1ebe <malloc+0x70>
    1e70:	40 81       	ld	r20, Z
    1e72:	51 81       	ldd	r21, Z+1	; 0x01
    1e74:	48 17       	cp	r20, r24
    1e76:	59 07       	cpc	r21, r25
    1e78:	b8 f0       	brcs	.+46     	; 0x1ea8 <malloc+0x5a>
    1e7a:	48 17       	cp	r20, r24
    1e7c:	59 07       	cpc	r21, r25
    1e7e:	71 f4       	brne	.+28     	; 0x1e9c <malloc+0x4e>
    1e80:	82 81       	ldd	r24, Z+2	; 0x02
    1e82:	93 81       	ldd	r25, Z+3	; 0x03
    1e84:	10 97       	sbiw	r26, 0x00	; 0
    1e86:	29 f0       	breq	.+10     	; 0x1e92 <malloc+0x44>
    1e88:	13 96       	adiw	r26, 0x03	; 3
    1e8a:	9c 93       	st	X, r25
    1e8c:	8e 93       	st	-X, r24
    1e8e:	12 97       	sbiw	r26, 0x02	; 2
    1e90:	2c c0       	rjmp	.+88     	; 0x1eea <malloc+0x9c>
    1e92:	90 93 56 02 	sts	0x0256, r25
    1e96:	80 93 55 02 	sts	0x0255, r24
    1e9a:	27 c0       	rjmp	.+78     	; 0x1eea <malloc+0x9c>
    1e9c:	21 15       	cp	r18, r1
    1e9e:	31 05       	cpc	r19, r1
    1ea0:	31 f0       	breq	.+12     	; 0x1eae <malloc+0x60>
    1ea2:	42 17       	cp	r20, r18
    1ea4:	53 07       	cpc	r21, r19
    1ea6:	18 f0       	brcs	.+6      	; 0x1eae <malloc+0x60>
    1ea8:	a9 01       	movw	r20, r18
    1eaa:	db 01       	movw	r26, r22
    1eac:	01 c0       	rjmp	.+2      	; 0x1eb0 <malloc+0x62>
    1eae:	ef 01       	movw	r28, r30
    1eb0:	9a 01       	movw	r18, r20
    1eb2:	bd 01       	movw	r22, r26
    1eb4:	df 01       	movw	r26, r30
    1eb6:	02 80       	ldd	r0, Z+2	; 0x02
    1eb8:	f3 81       	ldd	r31, Z+3	; 0x03
    1eba:	e0 2d       	mov	r30, r0
    1ebc:	d7 cf       	rjmp	.-82     	; 0x1e6c <malloc+0x1e>
    1ebe:	21 15       	cp	r18, r1
    1ec0:	31 05       	cpc	r19, r1
    1ec2:	f9 f0       	breq	.+62     	; 0x1f02 <malloc+0xb4>
    1ec4:	28 1b       	sub	r18, r24
    1ec6:	39 0b       	sbc	r19, r25
    1ec8:	24 30       	cpi	r18, 0x04	; 4
    1eca:	31 05       	cpc	r19, r1
    1ecc:	80 f4       	brcc	.+32     	; 0x1eee <malloc+0xa0>
    1ece:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ed2:	61 15       	cp	r22, r1
    1ed4:	71 05       	cpc	r23, r1
    1ed6:	21 f0       	breq	.+8      	; 0x1ee0 <malloc+0x92>
    1ed8:	fb 01       	movw	r30, r22
    1eda:	93 83       	std	Z+3, r25	; 0x03
    1edc:	82 83       	std	Z+2, r24	; 0x02
    1ede:	04 c0       	rjmp	.+8      	; 0x1ee8 <malloc+0x9a>
    1ee0:	90 93 56 02 	sts	0x0256, r25
    1ee4:	80 93 55 02 	sts	0x0255, r24
    1ee8:	fe 01       	movw	r30, r28
    1eea:	32 96       	adiw	r30, 0x02	; 2
    1eec:	44 c0       	rjmp	.+136    	; 0x1f76 <malloc+0x128>
    1eee:	fe 01       	movw	r30, r28
    1ef0:	e2 0f       	add	r30, r18
    1ef2:	f3 1f       	adc	r31, r19
    1ef4:	81 93       	st	Z+, r24
    1ef6:	91 93       	st	Z+, r25
    1ef8:	22 50       	subi	r18, 0x02	; 2
    1efa:	31 09       	sbc	r19, r1
    1efc:	39 83       	std	Y+1, r19	; 0x01
    1efe:	28 83       	st	Y, r18
    1f00:	3a c0       	rjmp	.+116    	; 0x1f76 <malloc+0x128>
    1f02:	20 91 53 02 	lds	r18, 0x0253
    1f06:	30 91 54 02 	lds	r19, 0x0254
    1f0a:	23 2b       	or	r18, r19
    1f0c:	41 f4       	brne	.+16     	; 0x1f1e <malloc+0xd0>
    1f0e:	20 91 02 02 	lds	r18, 0x0202
    1f12:	30 91 03 02 	lds	r19, 0x0203
    1f16:	30 93 54 02 	sts	0x0254, r19
    1f1a:	20 93 53 02 	sts	0x0253, r18
    1f1e:	20 91 00 02 	lds	r18, 0x0200
    1f22:	30 91 01 02 	lds	r19, 0x0201
    1f26:	21 15       	cp	r18, r1
    1f28:	31 05       	cpc	r19, r1
    1f2a:	41 f4       	brne	.+16     	; 0x1f3c <malloc+0xee>
    1f2c:	2d b7       	in	r18, 0x3d	; 61
    1f2e:	3e b7       	in	r19, 0x3e	; 62
    1f30:	40 91 04 02 	lds	r20, 0x0204
    1f34:	50 91 05 02 	lds	r21, 0x0205
    1f38:	24 1b       	sub	r18, r20
    1f3a:	35 0b       	sbc	r19, r21
    1f3c:	e0 91 53 02 	lds	r30, 0x0253
    1f40:	f0 91 54 02 	lds	r31, 0x0254
    1f44:	e2 17       	cp	r30, r18
    1f46:	f3 07       	cpc	r31, r19
    1f48:	a0 f4       	brcc	.+40     	; 0x1f72 <malloc+0x124>
    1f4a:	2e 1b       	sub	r18, r30
    1f4c:	3f 0b       	sbc	r19, r31
    1f4e:	28 17       	cp	r18, r24
    1f50:	39 07       	cpc	r19, r25
    1f52:	78 f0       	brcs	.+30     	; 0x1f72 <malloc+0x124>
    1f54:	ac 01       	movw	r20, r24
    1f56:	4e 5f       	subi	r20, 0xFE	; 254
    1f58:	5f 4f       	sbci	r21, 0xFF	; 255
    1f5a:	24 17       	cp	r18, r20
    1f5c:	35 07       	cpc	r19, r21
    1f5e:	48 f0       	brcs	.+18     	; 0x1f72 <malloc+0x124>
    1f60:	4e 0f       	add	r20, r30
    1f62:	5f 1f       	adc	r21, r31
    1f64:	50 93 54 02 	sts	0x0254, r21
    1f68:	40 93 53 02 	sts	0x0253, r20
    1f6c:	81 93       	st	Z+, r24
    1f6e:	91 93       	st	Z+, r25
    1f70:	02 c0       	rjmp	.+4      	; 0x1f76 <malloc+0x128>
    1f72:	e0 e0       	ldi	r30, 0x00	; 0
    1f74:	f0 e0       	ldi	r31, 0x00	; 0
    1f76:	cf 01       	movw	r24, r30
    1f78:	df 91       	pop	r29
    1f7a:	cf 91       	pop	r28
    1f7c:	08 95       	ret

00001f7e <free>:
    1f7e:	cf 93       	push	r28
    1f80:	df 93       	push	r29
    1f82:	00 97       	sbiw	r24, 0x00	; 0
    1f84:	09 f4       	brne	.+2      	; 0x1f88 <free+0xa>
    1f86:	87 c0       	rjmp	.+270    	; 0x2096 <free+0x118>
    1f88:	fc 01       	movw	r30, r24
    1f8a:	32 97       	sbiw	r30, 0x02	; 2
    1f8c:	13 82       	std	Z+3, r1	; 0x03
    1f8e:	12 82       	std	Z+2, r1	; 0x02
    1f90:	c0 91 55 02 	lds	r28, 0x0255
    1f94:	d0 91 56 02 	lds	r29, 0x0256
    1f98:	20 97       	sbiw	r28, 0x00	; 0
    1f9a:	81 f4       	brne	.+32     	; 0x1fbc <free+0x3e>
    1f9c:	20 81       	ld	r18, Z
    1f9e:	31 81       	ldd	r19, Z+1	; 0x01
    1fa0:	28 0f       	add	r18, r24
    1fa2:	39 1f       	adc	r19, r25
    1fa4:	80 91 53 02 	lds	r24, 0x0253
    1fa8:	90 91 54 02 	lds	r25, 0x0254
    1fac:	82 17       	cp	r24, r18
    1fae:	93 07       	cpc	r25, r19
    1fb0:	79 f5       	brne	.+94     	; 0x2010 <free+0x92>
    1fb2:	f0 93 54 02 	sts	0x0254, r31
    1fb6:	e0 93 53 02 	sts	0x0253, r30
    1fba:	6d c0       	rjmp	.+218    	; 0x2096 <free+0x118>
    1fbc:	de 01       	movw	r26, r28
    1fbe:	20 e0       	ldi	r18, 0x00	; 0
    1fc0:	30 e0       	ldi	r19, 0x00	; 0
    1fc2:	ae 17       	cp	r26, r30
    1fc4:	bf 07       	cpc	r27, r31
    1fc6:	50 f4       	brcc	.+20     	; 0x1fdc <free+0x5e>
    1fc8:	12 96       	adiw	r26, 0x02	; 2
    1fca:	4d 91       	ld	r20, X+
    1fcc:	5c 91       	ld	r21, X
    1fce:	13 97       	sbiw	r26, 0x03	; 3
    1fd0:	9d 01       	movw	r18, r26
    1fd2:	41 15       	cp	r20, r1
    1fd4:	51 05       	cpc	r21, r1
    1fd6:	09 f1       	breq	.+66     	; 0x201a <free+0x9c>
    1fd8:	da 01       	movw	r26, r20
    1fda:	f3 cf       	rjmp	.-26     	; 0x1fc2 <free+0x44>
    1fdc:	b3 83       	std	Z+3, r27	; 0x03
    1fde:	a2 83       	std	Z+2, r26	; 0x02
    1fe0:	40 81       	ld	r20, Z
    1fe2:	51 81       	ldd	r21, Z+1	; 0x01
    1fe4:	84 0f       	add	r24, r20
    1fe6:	95 1f       	adc	r25, r21
    1fe8:	8a 17       	cp	r24, r26
    1fea:	9b 07       	cpc	r25, r27
    1fec:	71 f4       	brne	.+28     	; 0x200a <free+0x8c>
    1fee:	8d 91       	ld	r24, X+
    1ff0:	9c 91       	ld	r25, X
    1ff2:	11 97       	sbiw	r26, 0x01	; 1
    1ff4:	84 0f       	add	r24, r20
    1ff6:	95 1f       	adc	r25, r21
    1ff8:	02 96       	adiw	r24, 0x02	; 2
    1ffa:	91 83       	std	Z+1, r25	; 0x01
    1ffc:	80 83       	st	Z, r24
    1ffe:	12 96       	adiw	r26, 0x02	; 2
    2000:	8d 91       	ld	r24, X+
    2002:	9c 91       	ld	r25, X
    2004:	13 97       	sbiw	r26, 0x03	; 3
    2006:	93 83       	std	Z+3, r25	; 0x03
    2008:	82 83       	std	Z+2, r24	; 0x02
    200a:	21 15       	cp	r18, r1
    200c:	31 05       	cpc	r19, r1
    200e:	29 f4       	brne	.+10     	; 0x201a <free+0x9c>
    2010:	f0 93 56 02 	sts	0x0256, r31
    2014:	e0 93 55 02 	sts	0x0255, r30
    2018:	3e c0       	rjmp	.+124    	; 0x2096 <free+0x118>
    201a:	d9 01       	movw	r26, r18
    201c:	13 96       	adiw	r26, 0x03	; 3
    201e:	fc 93       	st	X, r31
    2020:	ee 93       	st	-X, r30
    2022:	12 97       	sbiw	r26, 0x02	; 2
    2024:	4d 91       	ld	r20, X+
    2026:	5d 91       	ld	r21, X+
    2028:	a4 0f       	add	r26, r20
    202a:	b5 1f       	adc	r27, r21
    202c:	ea 17       	cp	r30, r26
    202e:	fb 07       	cpc	r31, r27
    2030:	79 f4       	brne	.+30     	; 0x2050 <free+0xd2>
    2032:	80 81       	ld	r24, Z
    2034:	91 81       	ldd	r25, Z+1	; 0x01
    2036:	84 0f       	add	r24, r20
    2038:	95 1f       	adc	r25, r21
    203a:	02 96       	adiw	r24, 0x02	; 2
    203c:	d9 01       	movw	r26, r18
    203e:	11 96       	adiw	r26, 0x01	; 1
    2040:	9c 93       	st	X, r25
    2042:	8e 93       	st	-X, r24
    2044:	82 81       	ldd	r24, Z+2	; 0x02
    2046:	93 81       	ldd	r25, Z+3	; 0x03
    2048:	13 96       	adiw	r26, 0x03	; 3
    204a:	9c 93       	st	X, r25
    204c:	8e 93       	st	-X, r24
    204e:	12 97       	sbiw	r26, 0x02	; 2
    2050:	e0 e0       	ldi	r30, 0x00	; 0
    2052:	f0 e0       	ldi	r31, 0x00	; 0
    2054:	8a 81       	ldd	r24, Y+2	; 0x02
    2056:	9b 81       	ldd	r25, Y+3	; 0x03
    2058:	00 97       	sbiw	r24, 0x00	; 0
    205a:	19 f0       	breq	.+6      	; 0x2062 <free+0xe4>
    205c:	fe 01       	movw	r30, r28
    205e:	ec 01       	movw	r28, r24
    2060:	f9 cf       	rjmp	.-14     	; 0x2054 <free+0xd6>
    2062:	ce 01       	movw	r24, r28
    2064:	02 96       	adiw	r24, 0x02	; 2
    2066:	28 81       	ld	r18, Y
    2068:	39 81       	ldd	r19, Y+1	; 0x01
    206a:	82 0f       	add	r24, r18
    206c:	93 1f       	adc	r25, r19
    206e:	20 91 53 02 	lds	r18, 0x0253
    2072:	30 91 54 02 	lds	r19, 0x0254
    2076:	28 17       	cp	r18, r24
    2078:	39 07       	cpc	r19, r25
    207a:	69 f4       	brne	.+26     	; 0x2096 <free+0x118>
    207c:	30 97       	sbiw	r30, 0x00	; 0
    207e:	29 f4       	brne	.+10     	; 0x208a <free+0x10c>
    2080:	10 92 56 02 	sts	0x0256, r1
    2084:	10 92 55 02 	sts	0x0255, r1
    2088:	02 c0       	rjmp	.+4      	; 0x208e <free+0x110>
    208a:	13 82       	std	Z+3, r1	; 0x03
    208c:	12 82       	std	Z+2, r1	; 0x02
    208e:	d0 93 54 02 	sts	0x0254, r29
    2092:	c0 93 53 02 	sts	0x0253, r28
    2096:	df 91       	pop	r29
    2098:	cf 91       	pop	r28
    209a:	08 95       	ret

0000209c <strnlen_P>:
    209c:	fc 01       	movw	r30, r24
    209e:	05 90       	lpm	r0, Z+
    20a0:	61 50       	subi	r22, 0x01	; 1
    20a2:	70 40       	sbci	r23, 0x00	; 0
    20a4:	01 10       	cpse	r0, r1
    20a6:	d8 f7       	brcc	.-10     	; 0x209e <strnlen_P+0x2>
    20a8:	80 95       	com	r24
    20aa:	90 95       	com	r25
    20ac:	8e 0f       	add	r24, r30
    20ae:	9f 1f       	adc	r25, r31
    20b0:	08 95       	ret

000020b2 <memset>:
    20b2:	dc 01       	movw	r26, r24
    20b4:	01 c0       	rjmp	.+2      	; 0x20b8 <memset+0x6>
    20b6:	6d 93       	st	X+, r22
    20b8:	41 50       	subi	r20, 0x01	; 1
    20ba:	50 40       	sbci	r21, 0x00	; 0
    20bc:	e0 f7       	brcc	.-8      	; 0x20b6 <memset+0x4>
    20be:	08 95       	ret

000020c0 <strnlen>:
    20c0:	fc 01       	movw	r30, r24
    20c2:	61 50       	subi	r22, 0x01	; 1
    20c4:	70 40       	sbci	r23, 0x00	; 0
    20c6:	01 90       	ld	r0, Z+
    20c8:	01 10       	cpse	r0, r1
    20ca:	d8 f7       	brcc	.-10     	; 0x20c2 <strnlen+0x2>
    20cc:	80 95       	com	r24
    20ce:	90 95       	com	r25
    20d0:	8e 0f       	add	r24, r30
    20d2:	9f 1f       	adc	r25, r31
    20d4:	08 95       	ret

000020d6 <fputc>:
    20d6:	0f 93       	push	r16
    20d8:	1f 93       	push	r17
    20da:	cf 93       	push	r28
    20dc:	df 93       	push	r29
    20de:	18 2f       	mov	r17, r24
    20e0:	09 2f       	mov	r16, r25
    20e2:	eb 01       	movw	r28, r22
    20e4:	8b 81       	ldd	r24, Y+3	; 0x03
    20e6:	81 fd       	sbrc	r24, 1
    20e8:	03 c0       	rjmp	.+6      	; 0x20f0 <fputc+0x1a>
    20ea:	8f ef       	ldi	r24, 0xFF	; 255
    20ec:	9f ef       	ldi	r25, 0xFF	; 255
    20ee:	20 c0       	rjmp	.+64     	; 0x2130 <fputc+0x5a>
    20f0:	82 ff       	sbrs	r24, 2
    20f2:	10 c0       	rjmp	.+32     	; 0x2114 <fputc+0x3e>
    20f4:	4e 81       	ldd	r20, Y+6	; 0x06
    20f6:	5f 81       	ldd	r21, Y+7	; 0x07
    20f8:	2c 81       	ldd	r18, Y+4	; 0x04
    20fa:	3d 81       	ldd	r19, Y+5	; 0x05
    20fc:	42 17       	cp	r20, r18
    20fe:	53 07       	cpc	r21, r19
    2100:	7c f4       	brge	.+30     	; 0x2120 <fputc+0x4a>
    2102:	e8 81       	ld	r30, Y
    2104:	f9 81       	ldd	r31, Y+1	; 0x01
    2106:	9f 01       	movw	r18, r30
    2108:	2f 5f       	subi	r18, 0xFF	; 255
    210a:	3f 4f       	sbci	r19, 0xFF	; 255
    210c:	39 83       	std	Y+1, r19	; 0x01
    210e:	28 83       	st	Y, r18
    2110:	10 83       	st	Z, r17
    2112:	06 c0       	rjmp	.+12     	; 0x2120 <fputc+0x4a>
    2114:	e8 85       	ldd	r30, Y+8	; 0x08
    2116:	f9 85       	ldd	r31, Y+9	; 0x09
    2118:	81 2f       	mov	r24, r17
    211a:	19 95       	eicall
    211c:	89 2b       	or	r24, r25
    211e:	29 f7       	brne	.-54     	; 0x20ea <fputc+0x14>
    2120:	2e 81       	ldd	r18, Y+6	; 0x06
    2122:	3f 81       	ldd	r19, Y+7	; 0x07
    2124:	2f 5f       	subi	r18, 0xFF	; 255
    2126:	3f 4f       	sbci	r19, 0xFF	; 255
    2128:	3f 83       	std	Y+7, r19	; 0x07
    212a:	2e 83       	std	Y+6, r18	; 0x06
    212c:	81 2f       	mov	r24, r17
    212e:	90 2f       	mov	r25, r16
    2130:	df 91       	pop	r29
    2132:	cf 91       	pop	r28
    2134:	1f 91       	pop	r17
    2136:	0f 91       	pop	r16
    2138:	08 95       	ret

0000213a <__ultoa_invert>:
    213a:	fa 01       	movw	r30, r20
    213c:	aa 27       	eor	r26, r26
    213e:	28 30       	cpi	r18, 0x08	; 8
    2140:	51 f1       	breq	.+84     	; 0x2196 <__ultoa_invert+0x5c>
    2142:	20 31       	cpi	r18, 0x10	; 16
    2144:	81 f1       	breq	.+96     	; 0x21a6 <__ultoa_invert+0x6c>
    2146:	e8 94       	clt
    2148:	6f 93       	push	r22
    214a:	6e 7f       	andi	r22, 0xFE	; 254
    214c:	6e 5f       	subi	r22, 0xFE	; 254
    214e:	7f 4f       	sbci	r23, 0xFF	; 255
    2150:	8f 4f       	sbci	r24, 0xFF	; 255
    2152:	9f 4f       	sbci	r25, 0xFF	; 255
    2154:	af 4f       	sbci	r26, 0xFF	; 255
    2156:	b1 e0       	ldi	r27, 0x01	; 1
    2158:	3e d0       	rcall	.+124    	; 0x21d6 <__ultoa_invert+0x9c>
    215a:	b4 e0       	ldi	r27, 0x04	; 4
    215c:	3c d0       	rcall	.+120    	; 0x21d6 <__ultoa_invert+0x9c>
    215e:	67 0f       	add	r22, r23
    2160:	78 1f       	adc	r23, r24
    2162:	89 1f       	adc	r24, r25
    2164:	9a 1f       	adc	r25, r26
    2166:	a1 1d       	adc	r26, r1
    2168:	68 0f       	add	r22, r24
    216a:	79 1f       	adc	r23, r25
    216c:	8a 1f       	adc	r24, r26
    216e:	91 1d       	adc	r25, r1
    2170:	a1 1d       	adc	r26, r1
    2172:	6a 0f       	add	r22, r26
    2174:	71 1d       	adc	r23, r1
    2176:	81 1d       	adc	r24, r1
    2178:	91 1d       	adc	r25, r1
    217a:	a1 1d       	adc	r26, r1
    217c:	20 d0       	rcall	.+64     	; 0x21be <__ultoa_invert+0x84>
    217e:	09 f4       	brne	.+2      	; 0x2182 <__ultoa_invert+0x48>
    2180:	68 94       	set
    2182:	3f 91       	pop	r19
    2184:	2a e0       	ldi	r18, 0x0A	; 10
    2186:	26 9f       	mul	r18, r22
    2188:	11 24       	eor	r1, r1
    218a:	30 19       	sub	r19, r0
    218c:	30 5d       	subi	r19, 0xD0	; 208
    218e:	31 93       	st	Z+, r19
    2190:	de f6       	brtc	.-74     	; 0x2148 <__ultoa_invert+0xe>
    2192:	cf 01       	movw	r24, r30
    2194:	08 95       	ret
    2196:	46 2f       	mov	r20, r22
    2198:	47 70       	andi	r20, 0x07	; 7
    219a:	40 5d       	subi	r20, 0xD0	; 208
    219c:	41 93       	st	Z+, r20
    219e:	b3 e0       	ldi	r27, 0x03	; 3
    21a0:	0f d0       	rcall	.+30     	; 0x21c0 <__ultoa_invert+0x86>
    21a2:	c9 f7       	brne	.-14     	; 0x2196 <__ultoa_invert+0x5c>
    21a4:	f6 cf       	rjmp	.-20     	; 0x2192 <__ultoa_invert+0x58>
    21a6:	46 2f       	mov	r20, r22
    21a8:	4f 70       	andi	r20, 0x0F	; 15
    21aa:	40 5d       	subi	r20, 0xD0	; 208
    21ac:	4a 33       	cpi	r20, 0x3A	; 58
    21ae:	18 f0       	brcs	.+6      	; 0x21b6 <__ultoa_invert+0x7c>
    21b0:	49 5d       	subi	r20, 0xD9	; 217
    21b2:	31 fd       	sbrc	r19, 1
    21b4:	40 52       	subi	r20, 0x20	; 32
    21b6:	41 93       	st	Z+, r20
    21b8:	02 d0       	rcall	.+4      	; 0x21be <__ultoa_invert+0x84>
    21ba:	a9 f7       	brne	.-22     	; 0x21a6 <__ultoa_invert+0x6c>
    21bc:	ea cf       	rjmp	.-44     	; 0x2192 <__ultoa_invert+0x58>
    21be:	b4 e0       	ldi	r27, 0x04	; 4
    21c0:	a6 95       	lsr	r26
    21c2:	97 95       	ror	r25
    21c4:	87 95       	ror	r24
    21c6:	77 95       	ror	r23
    21c8:	67 95       	ror	r22
    21ca:	ba 95       	dec	r27
    21cc:	c9 f7       	brne	.-14     	; 0x21c0 <__ultoa_invert+0x86>
    21ce:	00 97       	sbiw	r24, 0x00	; 0
    21d0:	61 05       	cpc	r22, r1
    21d2:	71 05       	cpc	r23, r1
    21d4:	08 95       	ret
    21d6:	9b 01       	movw	r18, r22
    21d8:	ac 01       	movw	r20, r24
    21da:	0a 2e       	mov	r0, r26
    21dc:	06 94       	lsr	r0
    21de:	57 95       	ror	r21
    21e0:	47 95       	ror	r20
    21e2:	37 95       	ror	r19
    21e4:	27 95       	ror	r18
    21e6:	ba 95       	dec	r27
    21e8:	c9 f7       	brne	.-14     	; 0x21dc <__ultoa_invert+0xa2>
    21ea:	62 0f       	add	r22, r18
    21ec:	73 1f       	adc	r23, r19
    21ee:	84 1f       	adc	r24, r20
    21f0:	95 1f       	adc	r25, r21
    21f2:	a0 1d       	adc	r26, r0
    21f4:	08 95       	ret

000021f6 <_exit>:
    21f6:	f8 94       	cli

000021f8 <__stop_program>:
    21f8:	ff cf       	rjmp	.-2      	; 0x21f8 <__stop_program>
