/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [26:0] celloutsig_0_6z;
  wire [28:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[38] | in_data[78]);
  assign celloutsig_1_7z = ~((celloutsig_1_5z[1] | celloutsig_1_4z) & celloutsig_1_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_1z[1] | celloutsig_1_1z[2]) & (celloutsig_1_1z[2] | celloutsig_1_1z[1]));
  assign celloutsig_1_19z = celloutsig_1_17z[1] | celloutsig_1_4z;
  reg [4:0] _04_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _04_ <= 5'h00;
    else _04_ <= { in_data[70:68], celloutsig_0_14z, celloutsig_0_5z };
  assign out_data[36:32] = _04_;
  assign celloutsig_1_0z = in_data[186:182] >= in_data[122:118];
  assign celloutsig_0_4z = in_data[61:51] > { in_data[52:43], celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[39:26], celloutsig_0_1z } < { celloutsig_0_7z[20:9], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_2z = { in_data[71], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } !== in_data[23:18];
  assign celloutsig_1_10z = { celloutsig_1_3z[7:1], celloutsig_1_1z } | { celloutsig_1_5z[5], celloutsig_1_5z[5], celloutsig_1_5z[3:0], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_17z = { in_data[134:128], celloutsig_1_4z, celloutsig_1_7z } | { celloutsig_1_10z[10:3], celloutsig_1_7z };
  assign celloutsig_1_4z = & { celloutsig_1_0z, in_data[181:168] };
  assign celloutsig_1_16z = | celloutsig_1_10z[5:1];
  assign celloutsig_0_5z = | { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_20z = | { in_data[62:58], celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_0_23z = | { celloutsig_0_3z[0], celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_1_2z = ~^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_7z[28:2], celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[99:98], celloutsig_1_0z, celloutsig_1_0z } << in_data[152:149];
  assign celloutsig_0_3z = { in_data[62], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } << { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_3z = { in_data[121:118], celloutsig_1_1z, celloutsig_1_2z } >> { celloutsig_1_1z[2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_7z = in_data[40:12] >> { celloutsig_0_6z[24:3], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_6z = in_data[74:48] <<< in_data[70:44];
  assign celloutsig_0_9z = ~((celloutsig_0_2z & celloutsig_0_7z[3]) | celloutsig_0_4z);
  assign celloutsig_1_18z = ~((celloutsig_1_16z & celloutsig_1_6z) | (celloutsig_1_3z[8] & celloutsig_1_2z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[71]));
  assign celloutsig_0_14z = ~((celloutsig_0_13z & celloutsig_0_3z[1]) | (1'h0 & celloutsig_0_5z));
  assign celloutsig_0_17z = ~((celloutsig_0_1z & celloutsig_0_5z) | (celloutsig_0_6z[25] & celloutsig_0_13z));
  assign { out_data[3:2], out_data[0] } = { celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_4z } | { celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_17z };
  assign { celloutsig_1_5z[3:0], celloutsig_1_5z[5] } = ~ { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z[4] = celloutsig_1_5z[5];
  assign { out_data[128], out_data[96], out_data[1] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z };
endmodule
