

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config2_s'
================================================================
* Date:           Mon Dec  9 05:20:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.322 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_9_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 7 'read' 'data_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 8 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 9 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 10 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 11 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 12 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 13 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 14 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 15 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 16 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_cache = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_0_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 17 'bitconcatenate' 'sum_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_1_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 18 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln128_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_2_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 19 'bitconcatenate' 'shl_ln128_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln128_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_3_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 20 'bitconcatenate' 'shl_ln128_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln128_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_4_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 21 'bitconcatenate' 'shl_ln128_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln128_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_5_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 22 'bitconcatenate' 'shl_ln128_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln128_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_6_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 23 'bitconcatenate' 'shl_ln128_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln128_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_7_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 24 'bitconcatenate' 'shl_ln128_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln128_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_8_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 25 'bitconcatenate' 'shl_ln128_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln128_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %data_9_val_read, i6 0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 26 'bitconcatenate' 'shl_ln128_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.82ns)   --->   "%add_ln128_1 = add i22 %shl_ln, i22 %sum_cache" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 27 'add' 'add_ln128_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128_2 = add i22 %shl_ln128_2, i22 %shl_ln128_3" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 28 'add' 'add_ln128_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln128_3 = add i22 %add_ln128_2, i22 %shl_ln128_1" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 29 'add' 'add_ln128_3' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128_4 = add i22 %add_ln128_3, i22 %add_ln128_1" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 30 'add' 'add_ln128_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128_5 = add i22 %shl_ln128_4, i22 %shl_ln128_5" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 31 'add' 'add_ln128_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln128_6 = add i22 %shl_ln128_7, i22 %shl_ln128_8" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 32 'add' 'add_ln128_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln128_7 = add i22 %add_ln128_6, i22 %shl_ln128_6" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 33 'add' 'add_ln128_7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln128_8 = add i22 %add_ln128_7, i22 %add_ln128_5" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 34 'add' 'add_ln128_8' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln128 = add i22 %add_ln128_8, i22 %add_ln128_4" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 35 'add' 'add_ln128' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.33>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i22 %add_ln128" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 36 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.51ns)   --->   "%mul_ln73 = mul i36 %sext_ln73, i36 6553" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 37 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%mean = partselect i20 @_ssdm_op_PartSelect.i20.i36.i32.i32, i36 %mul_ln73, i32 16, i32 35" [firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 38 'partselect' 'mean' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i20 %mean" [firmware/nnet_utils/nnet_layernorm.h:130]   --->   Operation 39 'sext' 'sext_ln130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.82ns)   --->   "%sub_ln134 = sub i22 %sum_cache, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 40 'sub' 'sub_ln134' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.82ns)   --->   "%sub_ln134_1 = sub i22 %shl_ln, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 41 'sub' 'sub_ln134_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.82ns)   --->   "%sub_ln134_2 = sub i22 %shl_ln128_1, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 42 'sub' 'sub_ln134_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.82ns)   --->   "%sub_ln134_3 = sub i22 %shl_ln128_2, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 43 'sub' 'sub_ln134_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.82ns)   --->   "%sub_ln134_4 = sub i22 %shl_ln128_3, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 44 'sub' 'sub_ln134_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.82ns)   --->   "%sub_ln134_5 = sub i22 %shl_ln128_4, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 45 'sub' 'sub_ln134_5' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.82ns)   --->   "%sub_ln134_6 = sub i22 %shl_ln128_5, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 46 'sub' 'sub_ln134_6' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.82ns)   --->   "%sub_ln134_7 = sub i22 %shl_ln128_6, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 47 'sub' 'sub_ln134_7' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.82ns)   --->   "%sub_ln134_8 = sub i22 %shl_ln128_7, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 48 'sub' 'sub_ln134_8' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.82ns)   --->   "%sub_ln134_9 = sub i22 %shl_ln128_8, i22 %sext_ln130" [firmware/nnet_utils/nnet_layernorm.h:134]   --->   Operation 49 'sub' 'sub_ln134_9' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.90>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i22 %sub_ln134" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 50 'sext' 'sext_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.51ns)   --->   "%mul_ln135 = mul i38 %sext_ln135, i38 %sext_ln135" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 51 'mul' 'mul_ln135' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%diff_10 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 52 'partselect' 'diff_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln135_1 = sext i22 %sub_ln134_1" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 53 'sext' 'sext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.51ns)   --->   "%mul_ln135_1 = mul i38 %sext_ln135_1, i38 %sext_ln135_1" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 54 'mul' 'mul_ln135_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%diff = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_1, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 55 'partselect' 'diff' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln135_2 = sext i22 %sub_ln134_2" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 56 'sext' 'sext_ln135_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.51ns)   --->   "%mul_ln135_2 = mul i38 %sext_ln135_2, i38 %sext_ln135_2" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 57 'mul' 'mul_ln135_2' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%diff_2 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_2, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 58 'partselect' 'diff_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln135_3 = sext i22 %sub_ln134_3" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 59 'sext' 'sext_ln135_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (2.51ns)   --->   "%mul_ln135_3 = mul i38 %sext_ln135_3, i38 %sext_ln135_3" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 60 'mul' 'mul_ln135_3' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%diff_3 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_3, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 61 'partselect' 'diff_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln135_4 = sext i22 %sub_ln134_4" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 62 'sext' 'sext_ln135_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.51ns)   --->   "%mul_ln135_4 = mul i38 %sext_ln135_4, i38 %sext_ln135_4" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 63 'mul' 'mul_ln135_4' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%diff_4 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_4, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 64 'partselect' 'diff_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln135_5 = sext i22 %sub_ln134_5" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 65 'sext' 'sext_ln135_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.51ns)   --->   "%mul_ln135_5 = mul i38 %sext_ln135_5, i38 %sext_ln135_5" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 66 'mul' 'mul_ln135_5' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%diff_5 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_5, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 67 'partselect' 'diff_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln135_6 = sext i22 %sub_ln134_6" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 68 'sext' 'sext_ln135_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (2.51ns)   --->   "%mul_ln135_6 = mul i38 %sext_ln135_6, i38 %sext_ln135_6" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 69 'mul' 'mul_ln135_6' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%diff_6 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_6, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 70 'partselect' 'diff_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln135_7 = sext i22 %sub_ln134_7" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 71 'sext' 'sext_ln135_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.51ns)   --->   "%mul_ln135_7 = mul i38 %sext_ln135_7, i38 %sext_ln135_7" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 72 'mul' 'mul_ln135_7' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%diff_7 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_7, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 73 'partselect' 'diff_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln135_8 = sext i22 %sub_ln134_8" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 74 'sext' 'sext_ln135_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.51ns)   --->   "%mul_ln135_8 = mul i38 %sext_ln135_8, i38 %sext_ln135_8" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 75 'mul' 'mul_ln135_8' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%diff_8 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_8, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 76 'partselect' 'diff_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln135_9 = sext i22 %sub_ln134_9" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 77 'sext' 'sext_ln135_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (2.51ns)   --->   "%mul_ln135_9 = mul i38 %sext_ln135_9, i38 %sext_ln135_9" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 78 'mul' 'mul_ln135_9' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%diff_9 = partselect i22 @_ssdm_op_PartSelect.i22.i38.i32.i32, i38 %mul_ln135_9, i32 16, i32 37" [firmware/nnet_utils/nnet_layernorm.h:135]   --->   Operation 79 'partselect' 'diff_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.82ns)   --->   "%add_ln136_1 = add i22 %diff_10, i22 %diff" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 80 'add' 'add_ln136_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_2 = add i22 %diff_3, i22 %diff_4" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 81 'add' 'add_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln136_3 = add i22 %add_ln136_2, i22 %diff_2" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 82 'add' 'add_ln136_3' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_5 = add i22 %diff_5, i22 %diff_6" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 83 'add' 'add_ln136_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_6 = add i22 %diff_8, i22 %diff_9" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 84 'add' 'add_ln136_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln136_7 = add i22 %add_ln136_6, i22 %diff_7" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 85 'add' 'add_ln136_7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln136_8 = add i22 %add_ln136_7, i22 %add_ln136_5" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 86 'add' 'add_ln136_8' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.32>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_4 = add i22 %add_ln136_3, i22 %add_ln136_1" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 87 'add' 'add_ln136_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln136 = add i22 %add_ln136_8, i22 %add_ln136_4" [firmware/nnet_utils/nnet_layernorm.h:136]   --->   Operation 88 'add' 'add_ln136' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i22 %add_ln136" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 89 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (2.51ns)   --->   "%mul_ln73_1 = mul i36 %sext_ln73_1, i36 6553" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:138]   --->   Operation 90 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i18 @_ssdm_op_PartSelect.i18.i36.i32.i32, i36 %mul_ln73_1, i32 18, i32 35" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 91 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln140 = sext i18 %tmp_2" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 92 'sext' 'sext_ln140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %mul_ln73_1, i32 35" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 93 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i36.i32.i32, i36 %mul_ln73_1, i32 16, i32 17" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 94 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i2.i14, i2 %tmp, i14 0" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 95 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.78ns)   --->   "%icmp_ln140 = icmp_eq  i16 %tmp_1, i16 0" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 96 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln140 = add i19 %sext_ln140, i19 1" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 97 'add' 'add_ln140' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node index)   --->   "%select_ln140 = select i1 %icmp_ln140, i19 %sext_ln140, i19 %add_ln140" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 98 'select' 'select_ln140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.31ns) (out node of the LUT)   --->   "%index = select i1 %tmp_3, i19 %select_ln140, i19 %sext_ln140" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 99 'select' 'index' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.61>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln140_1 = sext i19 %index" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 100 'sext' 'sext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %sext_ln140_1, i32 20" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 101 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.31ns)   --->   "%index_1 = select i1 %tmp_4, i19 0, i19 %index" [firmware/nnet_utils/nnet_layernorm.h:142]   --->   Operation 102 'select' 'index_1' <Predicate = true> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i19 %index_1" [firmware/nnet_utils/nnet_layernorm.h:140]   --->   Operation 103 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i5 @_ssdm_op_PartSelect.i5.i19.i32.i32, i19 %index_1, i32 14, i32 18" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 104 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.70ns)   --->   "%icmp_ln143 = icmp_ne  i5 %tmp_5, i5 0" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 105 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.34ns)   --->   "%index_2 = select i1 %icmp_ln143, i14 16383, i14 %trunc_ln140" [firmware/nnet_utils/nnet_layernorm.h:143]   --->   Operation 106 'select' 'index_2' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i14 %index_2" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 107 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i9 %invert_sqr_table, i64 0, i64 %zext_ln144" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 108 'getelementptr' 'invert_sqr_table_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [2/2] (1.24ns)   --->   "%deno_inver = load i14 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 109 'load' 'deno_inver' <Predicate = true> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16384> <ROM>

State 6 <SV = 5> <Delay = 3.75>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln128 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_layernorm.h:128]   --->   Operation 110 'specpipeline' 'specpipeline_ln128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/2] (1.24ns)   --->   "%deno_inver = load i14 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:144]   --->   Operation 111 'load' 'deno_inver' <Predicate = true> <Delay = 1.24> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 16384> <ROM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i9 %deno_inver" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 112 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln149 = sext i22 %sub_ln134" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 113 'sext' 'sext_ln149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (2.51ns)   --->   "%mul_ln149 = mul i31 %sext_ln149, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 114 'mul' 'mul_ln149' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln149_1 = sext i31 %mul_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 115 'sext' 'sext_ln149_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln149_2 = sext i22 %sub_ln134_1" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 116 'sext' 'sext_ln149_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (2.51ns)   --->   "%mul_ln149_1 = mul i31 %sext_ln149_2, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 117 'mul' 'mul_ln149_1' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln149_3 = sext i31 %mul_ln149_1" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 118 'sext' 'sext_ln149_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln149_4 = sext i22 %sub_ln134_2" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 119 'sext' 'sext_ln149_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (2.51ns)   --->   "%mul_ln149_2 = mul i31 %sext_ln149_4, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 120 'mul' 'mul_ln149_2' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln149_5 = sext i31 %mul_ln149_2" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 121 'sext' 'sext_ln149_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln149_6 = sext i22 %sub_ln134_3" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 122 'sext' 'sext_ln149_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (2.51ns)   --->   "%mul_ln149_3 = mul i31 %sext_ln149_6, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 123 'mul' 'mul_ln149_3' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln149_7 = sext i31 %mul_ln149_3" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 124 'sext' 'sext_ln149_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln149_8 = sext i22 %sub_ln134_4" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 125 'sext' 'sext_ln149_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (2.51ns)   --->   "%mul_ln149_4 = mul i31 %sext_ln149_8, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 126 'mul' 'mul_ln149_4' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln149_9 = sext i31 %mul_ln149_4" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 127 'sext' 'sext_ln149_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln149_10 = sext i22 %sub_ln134_5" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 128 'sext' 'sext_ln149_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (2.51ns)   --->   "%mul_ln149_5 = mul i31 %sext_ln149_10, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 129 'mul' 'mul_ln149_5' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln149_11 = sext i31 %mul_ln149_5" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 130 'sext' 'sext_ln149_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln149_12 = sext i22 %sub_ln134_6" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 131 'sext' 'sext_ln149_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (2.51ns)   --->   "%mul_ln149_6 = mul i31 %sext_ln149_12, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 132 'mul' 'mul_ln149_6' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln149_13 = sext i31 %mul_ln149_6" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 133 'sext' 'sext_ln149_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln149_14 = sext i22 %sub_ln134_7" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 134 'sext' 'sext_ln149_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (2.51ns)   --->   "%mul_ln149_7 = mul i31 %sext_ln149_14, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 135 'mul' 'mul_ln149_7' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln149_15 = sext i31 %mul_ln149_7" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 136 'sext' 'sext_ln149_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln149_16 = sext i22 %sub_ln134_8" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 137 'sext' 'sext_ln149_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (2.51ns)   --->   "%mul_ln149_8 = mul i31 %sext_ln149_16, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 138 'mul' 'mul_ln149_8' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln149_17 = sext i31 %mul_ln149_8" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 139 'sext' 'sext_ln149_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln149_18 = sext i22 %sub_ln134_9" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 140 'sext' 'sext_ln149_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (2.51ns)   --->   "%mul_ln149_9 = mul i31 %sext_ln149_18, i31 %zext_ln149" [firmware/nnet_utils/nnet_layernorm.h:149]   --->   Operation 141 'mul' 'mul_ln149_9' <Predicate = true> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i31 %mul_ln149_9" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 142 'sext' 'sext_ln151' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%mrv = insertvalue i330 <undef>, i33 %sext_ln149_1" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 143 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i330 %mrv, i33 %sext_ln149_3" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 144 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i330 %mrv_1, i33 %sext_ln149_5" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 145 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i330 %mrv_2, i33 %sext_ln149_7" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 146 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i330 %mrv_3, i33 %sext_ln149_9" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 147 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i330 %mrv_4, i33 %sext_ln149_11" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 148 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i330 %mrv_5, i33 %sext_ln149_13" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 149 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i330 %mrv_6, i33 %sext_ln149_15" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 150 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i330 %mrv_7, i33 %sext_ln149_17" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 151 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i330 %mrv_8, i33 %sext_ln151" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 152 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%ret_ln151 = ret i330 %mrv_9" [firmware/nnet_utils/nnet_layernorm.h:151]   --->   Operation 153 'ret' 'ret_ln151' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 2.088ns
The critical path consists of the following:
	wire read operation ('data_9_val_read', firmware/nnet_utils/nnet_layernorm.h:128) on port 'data_9_val' (firmware/nnet_utils/nnet_layernorm.h:128) [13]  (0.000 ns)
	'add' operation 22 bit ('add_ln128_6', firmware/nnet_utils/nnet_layernorm.h:128) [38]  (0.000 ns)
	'add' operation 22 bit ('add_ln128_7', firmware/nnet_utils/nnet_layernorm.h:128) [39]  (0.696 ns)
	'add' operation 22 bit ('add_ln128_8', firmware/nnet_utils/nnet_layernorm.h:128) [40]  (0.696 ns)
	'add' operation 22 bit ('add_ln128', firmware/nnet_utils/nnet_layernorm.h:128) [41]  (0.696 ns)

 <State 2>: 3.331ns
The critical path consists of the following:
	'mul' operation 36 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:130) [43]  (2.510 ns)
	'sub' operation 22 bit ('sub_ln134', firmware/nnet_utils/nnet_layernorm.h:134) [46]  (0.821 ns)

 <State 3>: 3.902ns
The critical path consists of the following:
	'mul' operation 38 bit ('mul_ln135_7', firmware/nnet_utils/nnet_layernorm.h:135) [76]  (2.510 ns)
	'add' operation 22 bit ('add_ln136_7', firmware/nnet_utils/nnet_layernorm.h:136) [92]  (0.696 ns)
	'add' operation 22 bit ('add_ln136_8', firmware/nnet_utils/nnet_layernorm.h:136) [93]  (0.696 ns)

 <State 4>: 4.322ns
The critical path consists of the following:
	'add' operation 22 bit ('add_ln136_4', firmware/nnet_utils/nnet_layernorm.h:136) [89]  (0.000 ns)
	'add' operation 22 bit ('add_ln136', firmware/nnet_utils/nnet_layernorm.h:136) [94]  (0.696 ns)
	'mul' operation 36 bit ('mul_ln73_1', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:138) [96]  (2.510 ns)
	'add' operation 19 bit ('add_ln140', firmware/nnet_utils/nnet_layernorm.h:140) [103]  (0.797 ns)
	'select' operation 19 bit ('select_ln140', firmware/nnet_utils/nnet_layernorm.h:140) [104]  (0.000 ns)
	'select' operation 19 bit ('index', firmware/nnet_utils/nnet_layernorm.h:140) [105]  (0.319 ns)

 <State 5>: 2.616ns
The critical path consists of the following:
	'select' operation 19 bit ('index', firmware/nnet_utils/nnet_layernorm.h:142) [108]  (0.319 ns)
	'icmp' operation 1 bit ('icmp_ln143', firmware/nnet_utils/nnet_layernorm.h:143) [111]  (0.707 ns)
	'select' operation 14 bit ('index', firmware/nnet_utils/nnet_layernorm.h:143) [112]  (0.342 ns)
	'getelementptr' operation 14 bit ('invert_sqr_table_addr', firmware/nnet_utils/nnet_layernorm.h:144) [114]  (0.000 ns)
	'load' operation 9 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:144) on array 'invert_sqr_table' [115]  (1.248 ns)

 <State 6>: 3.758ns
The critical path consists of the following:
	'load' operation 9 bit ('deno_inver', firmware/nnet_utils/nnet_layernorm.h:144) on array 'invert_sqr_table' [115]  (1.248 ns)
	'mul' operation 31 bit ('mul_ln149', firmware/nnet_utils/nnet_layernorm.h:149) [118]  (2.510 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
