<stg><name>AXIvideo2MultiPixStream_Pipeline_loop_width</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="48" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %axi_data_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="axi_data_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %axi_last_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="axi_last_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="6" op_3_bw="6" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:3 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i48 %s_axis_video_V_data_V, i6 %s_axis_video_V_keep_V, i6 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_40

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %s_axis_video_V_strb_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %s_axis_video_V_keep_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %s_axis_video_V_data_V, void @empty_39, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %srcYUV, void @empty_29, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %icmp_ln835_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln835

]]></Node>
<StgValue><ssdm name="icmp_ln835_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %colorFormat_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %colorFormat_load

]]></Node>
<StgValue><ssdm name="colorFormat_load_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %cond_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cond

]]></Node>
<StgValue><ssdm name="cond_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:15 %div_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %div_cast

]]></Node>
<StgValue><ssdm name="div_cast_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
newFuncRoot:16 %axi_data_V_5_read = read i48 @_ssdm_op_Read.ap_auto.i48, i48 %axi_data_V_5

]]></Node>
<StgValue><ssdm name="axi_data_V_5_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:17 %axi_last_V_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_V_2

]]></Node>
<StgValue><ssdm name="axi_last_V_2_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:18 %sof_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_5

]]></Node>
<StgValue><ssdm name="sof_5_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i1 %axi_last_V_2_read, i1 %axi_last_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="48" op_1_bw="48">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i48 %axi_data_V_5_read, i48 %axi_data_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i12 0, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %for.body13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body13:0 %eol = phi i1 %axi_last_V_4, void %if.end_ifconv, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="eol"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body13:1 %sof = phi i1 0, void %if.end_ifconv, i1 %sof_5_read, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="sof"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.body13:2 %j_3 = load i12 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body13:3 %icmp_ln805 = icmp_eq  i12 %j_3, i12 %div_cast_read

]]></Node>
<StgValue><ssdm name="icmp_ln805"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body13:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2048, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.body13:5 %j_4 = add i12 %j_3, i12 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body13:6 %br_ln805 = br i1 %icmp_ln805, void %for.body13.split, void %loop_wait_for_eol.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body13.split:0 %specpipeline_ln808 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln808"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body13.split:1 %specloopname_ln780 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln780"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body13.split:2 %or_ln809 = or i1 %sof, i1 %eol

]]></Node>
<StgValue><ssdm name="or_ln809"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body13.split:3 %br_ln809 = br i1 %or_ln809, void %if.else, void %if.end_ifconv

]]></Node>
<StgValue><ssdm name="br_ln809"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="or_ln809" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="6" op_3_bw="6" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
if.else:0 %empty = read i64 @_ssdm_op_Read.axis.volatile.i48P0A.i6P0A.i6P0A.i1P0A.i1P0A.i1P0A.i1P0A, i48 %s_axis_video_V_data_V, i6 %s_axis_video_V_keep_V, i6 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="or_ln809" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="48" op_0_bw="64">
<![CDATA[
if.else:1 %tmp_data_V = extractvalue i64 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="or_ln809" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="64">
<![CDATA[
if.else:2 %tmp_last_V = extractvalue i64 %empty

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="or_ln809" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.else:3 %store_ln237 = store i1 %tmp_last_V, i1 %axi_last_V

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="or_ln809" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="48" op_1_bw="48" op_2_bw="0">
<![CDATA[
if.else:4 %store_ln237 = store i48 %tmp_data_V, i48 %axi_data_V

]]></Node>
<StgValue><ssdm name="store_ln237"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
<literal name="or_ln809" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
if.else:5 %br_ln0 = br void %if.end_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end_ifconv:16 %store_ln805 = store i12 %j_4, i12 %j

]]></Node>
<StgValue><ssdm name="store_ln805"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
if.end_ifconv:17 %br_ln805 = br void %for.body13

]]></Node>
<StgValue><ssdm name="br_ln805"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="48" op_0_bw="48" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end_ifconv:0 %axi_data_V_7 = load i48 %axi_data_V

]]></Node>
<StgValue><ssdm name="axi_data_V_7"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end_ifconv:1 %axi_last_V_4 = load i1 %axi_last_V

]]></Node>
<StgValue><ssdm name="axi_last_V_4"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:2 %tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %axi_data_V_7, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="48">
<![CDATA[
if.end_ifconv:3 %trunc_ln628 = trunc i48 %axi_data_V_7

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end_ifconv:4 %select_ln835 = select i1 %cond_read, i8 %tmp_14, i8 %trunc_ln628

]]></Node>
<StgValue><ssdm name="select_ln835"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:5 %tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %axi_data_V_7, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end_ifconv:6 %select_ln835_1 = select i1 %cond_read, i8 %trunc_ln628, i8 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln835_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end_ifconv:7 %select_ln835_2 = select i1 %cond_read, i8 %tmp_15, i8 %tmp_14

]]></Node>
<StgValue><ssdm name="select_ln835_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:8 %tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %axi_data_V_7, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:9 %tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %axi_data_V_7, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="8" op_66_bw="8" op_67_bw="8" op_68_bw="8" op_69_bw="8" op_70_bw="8" op_71_bw="8" op_72_bw="8" op_73_bw="8" op_74_bw="8" op_75_bw="8" op_76_bw="8" op_77_bw="8" op_78_bw="8" op_79_bw="8" op_80_bw="8" op_81_bw="8" op_82_bw="8" op_83_bw="8" op_84_bw="8" op_85_bw="8" op_86_bw="8" op_87_bw="8" op_88_bw="8" op_89_bw="8" op_90_bw="8" op_91_bw="8" op_92_bw="8" op_93_bw="8" op_94_bw="8" op_95_bw="8" op_96_bw="8" op_97_bw="8" op_98_bw="8" op_99_bw="8" op_100_bw="8" op_101_bw="8" op_102_bw="8" op_103_bw="8" op_104_bw="8" op_105_bw="8" op_106_bw="8" op_107_bw="8" op_108_bw="8" op_109_bw="8" op_110_bw="8" op_111_bw="8" op_112_bw="8" op_113_bw="8" op_114_bw="8" op_115_bw="8" op_116_bw="8" op_117_bw="8" op_118_bw="8" op_119_bw="8" op_120_bw="8" op_121_bw="8" op_122_bw="8" op_123_bw="8" op_124_bw="8" op_125_bw="8" op_126_bw="8" op_127_bw="8" op_128_bw="8" op_129_bw="8" op_130_bw="8" op_131_bw="8" op_132_bw="8" op_133_bw="8" op_134_bw="8" op_135_bw="8" op_136_bw="8" op_137_bw="8" op_138_bw="8" op_139_bw="8" op_140_bw="8" op_141_bw="8" op_142_bw="8" op_143_bw="8" op_144_bw="8" op_145_bw="8" op_146_bw="8" op_147_bw="8" op_148_bw="8" op_149_bw="8" op_150_bw="8" op_151_bw="8" op_152_bw="8" op_153_bw="8" op_154_bw="8" op_155_bw="8" op_156_bw="8" op_157_bw="8" op_158_bw="8" op_159_bw="8" op_160_bw="8" op_161_bw="8" op_162_bw="8" op_163_bw="8" op_164_bw="8" op_165_bw="8" op_166_bw="8" op_167_bw="8" op_168_bw="8" op_169_bw="8" op_170_bw="8" op_171_bw="8" op_172_bw="8" op_173_bw="8" op_174_bw="8" op_175_bw="8" op_176_bw="8" op_177_bw="8" op_178_bw="8" op_179_bw="8" op_180_bw="8" op_181_bw="8" op_182_bw="8" op_183_bw="8" op_184_bw="8" op_185_bw="8" op_186_bw="8" op_187_bw="8" op_188_bw="8" op_189_bw="8" op_190_bw="8" op_191_bw="8" op_192_bw="8" op_193_bw="8" op_194_bw="8" op_195_bw="8" op_196_bw="8" op_197_bw="8" op_198_bw="8" op_199_bw="8" op_200_bw="8" op_201_bw="8" op_202_bw="8" op_203_bw="8" op_204_bw="8" op_205_bw="8" op_206_bw="8" op_207_bw="8" op_208_bw="8" op_209_bw="8" op_210_bw="8" op_211_bw="8" op_212_bw="8" op_213_bw="8" op_214_bw="8" op_215_bw="8" op_216_bw="8" op_217_bw="8" op_218_bw="8" op_219_bw="8" op_220_bw="8" op_221_bw="8" op_222_bw="8" op_223_bw="8" op_224_bw="8" op_225_bw="8" op_226_bw="8" op_227_bw="8" op_228_bw="8" op_229_bw="8" op_230_bw="8" op_231_bw="8" op_232_bw="8" op_233_bw="8" op_234_bw="8" op_235_bw="8" op_236_bw="8" op_237_bw="8" op_238_bw="8" op_239_bw="8" op_240_bw="8" op_241_bw="8" op_242_bw="8" op_243_bw="8" op_244_bw="8" op_245_bw="8" op_246_bw="8" op_247_bw="8" op_248_bw="8" op_249_bw="8" op_250_bw="8" op_251_bw="8" op_252_bw="8" op_253_bw="8" op_254_bw="8" op_255_bw="8" op_256_bw="8" op_257_bw="8">
<![CDATA[
if.end_ifconv:10 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.256i8.i8, i8 %tmp_16, i8 %tmp_17, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %tmp_14, i8 %colorFormat_load_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:11 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %axi_data_V_7, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end_ifconv:12 %select_ln835_3 = select i1 %icmp_ln835_read, i8 %tmp_18, i8 %tmp_17

]]></Node>
<StgValue><ssdm name="select_ln835_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end_ifconv:13 %select_ln835_4 = select i1 %icmp_ln835_read, i8 %tmp_16, i8 %tmp_18

]]></Node>
<StgValue><ssdm name="select_ln835_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="48" op_0_bw="48" op_1_bw="0">
<![CDATA[
loop_wait_for_eol.loopexit.exitStub:0 %axi_data_V_load = load i48 %axi_data_V

]]></Node>
<StgValue><ssdm name="axi_data_V_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
loop_wait_for_eol.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
loop_wait_for_eol.loopexit.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i48P0A, i48 %axi_data_V_6_out, i48 %axi_data_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0">
<![CDATA[
loop_wait_for_eol.loopexit.exitStub:3 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
if.end_ifconv:14 %p_0 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i8.i8.i8.i8, i8 %select_ln835_4, i8 %select_ln835_3, i8 %tmp_s, i8 %select_ln835_2, i8 %select_ln835_1, i8 %select_ln835

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln805" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
if.end_ifconv:15 %write_ln849 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %srcYUV, i48 %p_0

]]></Node>
<StgValue><ssdm name="write_ln849"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
