#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Nov 21 15:27:41 2023
# Process ID: 114995
# Current directory: /home/s61110ab/Questa/COMP12111/synthesis/MU0_Board
# Command line: vivado -mode batch -source ../generated_build_MU0_Board.tcl
# Log file: /home/s61110ab/Questa/COMP12111/synthesis/MU0_Board/vivado.log
# Journal file: /home/s61110ab/Questa/COMP12111/synthesis/MU0_Board/vivado.jou
#-----------------------------------------------------------
source ../generated_build_MU0_Board.tcl
# read_verilog /home/s61110ab/Questa/COMP12111/src/BoardLib/AckieV2.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/BoardLib/Board_reset.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/BoardLib/BoardV3.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/BoardLib/Clocks.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/BoardLib/Keyboard.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/BoardLib/Segments_Scan.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/BoardLib/Uart_s7.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/Ex3/MU0.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Alu.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Board.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Control.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Datapath.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Flags.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Memory.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Mux12.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Mux16.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Reg12.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Reg16.v
# read_verilog /home/s61110ab/Questa/COMP12111/src/GLIB/glbl.v
# synth_design  -top MU0_Board -part xc7s25ftgb196-1 -fsm_extraction off 
Command: synth_design -top MU0_Board -part xc7s25ftgb196-1 -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 115222 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1711.922 ; gain = 215.562 ; free physical = 20050 ; free virtual = 37667
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MU0_Board' [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Board.v:9]
INFO: [Synth 8-6157] synthesizing module 'BoardV3' [/home/s61110ab/Questa/COMP12111/src/BoardLib/BoardV3.v:10]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/s61110ab/Questa/COMP12111/src/BoardLib/BoardV3.v:86]
INFO: [Synth 8-6157] synthesizing module 'Board_reset' [/home/s61110ab/Questa/COMP12111/src/BoardLib/Board_reset.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/s61110ab/Questa/COMP12111/src/BoardLib/Board_reset.v:26]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/s61110ab/Questa/COMP12111/src/BoardLib/Board_reset.v:73]
INFO: [Synth 8-6157] synthesizing module 'ICAPE2' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34755]
	Parameter DEVICE_ID bound to: 56955027 - type: integer 
	Parameter ICAP_WIDTH bound to: X32 - type: string 
	Parameter SIM_CFG_FILE_NAME bound to: NONE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ICAPE2' (1#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34755]
INFO: [Synth 8-6155] done synthesizing module 'Board_reset' (2#1) [/home/s61110ab/Questa/COMP12111/src/BoardLib/Board_reset.v:6]
INFO: [Synth 8-6157] synthesizing module 'Clocks' [/home/s61110ab/Questa/COMP12111/src/BoardLib/Clocks.v:5]
INFO: [Synth 8-6155] done synthesizing module 'Clocks' (3#1) [/home/s61110ab/Questa/COMP12111/src/BoardLib/Clocks.v:5]
INFO: [Synth 8-6157] synthesizing module 'Keyboard' [/home/s61110ab/Questa/COMP12111/src/BoardLib/Keyboard.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/s61110ab/Questa/COMP12111/src/BoardLib/Keyboard.v:36]
INFO: [Synth 8-6155] done synthesizing module 'Keyboard' (4#1) [/home/s61110ab/Questa/COMP12111/src/BoardLib/Keyboard.v:5]
INFO: [Synth 8-6157] synthesizing module 'Segments_Scan' [/home/s61110ab/Questa/COMP12111/src/BoardLib/Segments_Scan.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Segments_Scan' (5#1) [/home/s61110ab/Questa/COMP12111/src/BoardLib/Segments_Scan.v:4]
INFO: [Synth 8-6157] synthesizing module 'Uart_S7' [/home/s61110ab/Questa/COMP12111/src/BoardLib/Uart_s7.v:13]
INFO: [Synth 8-155] case statement is not full and has no default [/home/s61110ab/Questa/COMP12111/src/BoardLib/Uart_s7.v:50]
INFO: [Synth 8-155] case statement is not full and has no default [/home/s61110ab/Questa/COMP12111/src/BoardLib/Uart_s7.v:78]
INFO: [Synth 8-6155] done synthesizing module 'Uart_S7' (6#1) [/home/s61110ab/Questa/COMP12111/src/BoardLib/Uart_s7.v:13]
INFO: [Synth 8-6157] synthesizing module 'AckieV2' [/home/s61110ab/Questa/COMP12111/src/BoardLib/AckieV2.v:32]
	Parameter CPU_TYPE bound to: 8'b00000100 
	Parameter CPU_SUB bound to: 16'b0000000000000000 
	Parameter FEATURE_COUNT bound to: 8'b00000000 
	Parameter MEM_SEGS bound to: 8'b00000001 
	Parameter MEM_START bound to: 0 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
	Parameter MEM_ADDR_WIDTH bound to: 8'b00001011 
	Parameter MEM_DATA_WIDTH bound to: 8'b00001111 
	Parameter PROC_DAT_WIDTH bound to: 8'b00001111 
	Parameter PROC_FLAG_ADDR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/s61110ab/Questa/COMP12111/src/BoardLib/AckieV2.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/home/s61110ab/Questa/COMP12111/src/BoardLib/AckieV2.v:126]
INFO: [Synth 8-6155] done synthesizing module 'AckieV2' (7#1) [/home/s61110ab/Questa/COMP12111/src/BoardLib/AckieV2.v:32]
INFO: [Synth 8-6155] done synthesizing module 'BoardV3' (8#1) [/home/s61110ab/Questa/COMP12111/src/BoardLib/BoardV3.v:10]
INFO: [Synth 8-6157] synthesizing module 'MU0' [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0.v:10]
INFO: [Synth 8-6157] synthesizing module 'MU0_Datapath' [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Datapath.v:12]
INFO: [Synth 8-6157] synthesizing module 'MU0_Reg12' [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Reg12.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Reg12' (9#1) [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Reg12.v:14]
INFO: [Synth 8-6157] synthesizing module 'MU0_Reg16' [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Reg16.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Reg16' (10#1) [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Reg16.v:14]
INFO: [Synth 8-6157] synthesizing module 'MU0_Mux16' [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Mux16.v:14]
INFO: [Synth 8-226] default block is never used [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Mux16.v:26]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Mux16' (11#1) [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Mux16.v:14]
INFO: [Synth 8-6157] synthesizing module 'MU0_Mux12' [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Mux12.v:13]
INFO: [Synth 8-226] default block is never used [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Mux12.v:24]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Mux12' (12#1) [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Mux12.v:13]
INFO: [Synth 8-6157] synthesizing module 'MU0_Alu' [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Alu.v:11]
INFO: [Synth 8-226] default block is never used [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Alu' (13#1) [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Alu.v:11]
INFO: [Synth 8-6157] synthesizing module 'MU0_Flags' [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Flags.v:14]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Flags' (14#1) [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Flags.v:14]
WARNING: [Synth 8-3848] Net Acc in module/entity MU0_Datapath does not have driver. [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Datapath.v:29]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Datapath' (15#1) [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Datapath.v:12]
INFO: [Synth 8-6157] synthesizing module 'MU0_Control' [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Control.v:14]
INFO: [Synth 8-6157] synthesizing module 'AND4B3' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:601]
INFO: [Synth 8-6155] done synthesizing module 'AND4B3' (16#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:601]
INFO: [Synth 8-6157] synthesizing module 'AND4B1' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:575]
INFO: [Synth 8-6155] done synthesizing module 'AND4B1' (17#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:575]
INFO: [Synth 8-6157] synthesizing module 'AND4' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (18#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND4B2' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:588]
INFO: [Synth 8-6155] done synthesizing module 'AND4B2' (19#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:588]
INFO: [Synth 8-6157] synthesizing module 'BUF' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (20#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6157] synthesizing module 'FDC' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13479]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDC' (21#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:13479]
INFO: [Synth 8-6157] synthesizing module 'AND2' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (22#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'INV' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36118]
INFO: [Synth 8-6155] done synthesizing module 'INV' (23#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36118]
INFO: [Synth 8-6157] synthesizing module 'AND2B1' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:478]
INFO: [Synth 8-6155] done synthesizing module 'AND2B1' (24#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:478]
INFO: [Synth 8-6157] synthesizing module 'OR4' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50006]
INFO: [Synth 8-6155] done synthesizing module 'OR4' (25#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:50006]
INFO: [Synth 8-6157] synthesizing module 'OR2B1' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49923]
INFO: [Synth 8-6155] done synthesizing module 'OR2B1' (26#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49923]
INFO: [Synth 8-6157] synthesizing module 'OR2' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49912]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (27#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49912]
INFO: [Synth 8-6157] synthesizing module 'OR3' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49958]
INFO: [Synth 8-6155] done synthesizing module 'OR3' (28#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49958]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Control' (29#1) [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Control.v:14]
INFO: [Synth 8-6157] synthesizing module 'AND3B2' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:538]
INFO: [Synth 8-6155] done synthesizing module 'AND3B2' (30#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:538]
INFO: [Synth 8-6157] synthesizing module 'AND3B1' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:526]
INFO: [Synth 8-6155] done synthesizing module 'AND3B1' (31#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:526]
INFO: [Synth 8-6157] synthesizing module 'AND3' [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (32#1) [/cadtools5/Xilinx_Vivado_2019.2/Vivado/2019.2/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'MU0' (33#1) [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0.v:10]
INFO: [Synth 8-6157] synthesizing module 'MU0_Memory' [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Memory.v:64]
INFO: [Synth 8-3876] $readmem data file 'MU0_test.mem' is read successfully [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Memory.v:126]
INFO: [Synth 8-155] case statement is not full and has no default [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Memory.v:193]
INFO: [Synth 8-155] case statement is not full and has no default [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Memory.v:205]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Memory' (34#1) [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Memory.v:64]
INFO: [Synth 8-6155] done synthesizing module 'MU0_Board' (35#1) [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Board.v:9]
WARNING: [Synth 8-3331] design MU0_Memory has unconnected port breakpoint_mem_adr[15]
WARNING: [Synth 8-3331] design MU0_Memory has unconnected port breakpoint_mem_adr[14]
WARNING: [Synth 8-3331] design MU0_Memory has unconnected port breakpoint_mem_adr[13]
WARNING: [Synth 8-3331] design MU0_Memory has unconnected port breakpoint_mem_adr[12]
WARNING: [Synth 8-3331] design MU0_Control has unconnected port F[3]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[15]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[14]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[13]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[12]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[11]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[10]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[9]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[8]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[7]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[6]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[5]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[4]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[3]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[2]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[1]
WARNING: [Synth 8-3331] design MU0_Datapath has unconnected port Acc[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1774.672 ; gain = 278.312 ; free physical = 20069 ; free virtual = 37686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1786.547 ; gain = 290.188 ; free physical = 20071 ; free virtual = 37688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25ftgb196-1
INFO: [Device 21-403] Loading part xc7s25ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1794.551 ; gain = 298.191 ; free physical = 20070 ; free virtual = 37687
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'icape_wr_reg' into 'icape_cs_reg' [/home/s61110ab/Questa/COMP12111/src/BoardLib/Board_reset.v:31]
INFO: [Synth 8-5544] ROM "keyrow" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "button_raw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/s61110ab/Questa/COMP12111/src/BoardLib/AckieV2.v:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/s61110ab/Questa/COMP12111/src/BoardLib/AckieV2.v:126]
INFO: [Synth 8-5546] ROM "bp_mem_data_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bp_mem_write_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bp_mem_data_write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bp_mem_write_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/s61110ab/Questa/COMP12111/src/Ex3/MU0_Alu.v:24]
INFO: [Synth 8-3971] The signal "MU0_Memory:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1822.441 ; gain = 326.082 ; free physical = 19995 ; free virtual = 37613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              120 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 8     
	               15 Bit    Registers := 7     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 25    
+---RAMs : 
	              60K Bit         RAMs := 1     
	               3K Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
+---Muxes : 
	  13 Input    120 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   3 Input     27 Bit        Muxes := 1     
	   5 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	  13 Input     19 Bit        Muxes := 2     
	  25 Input     19 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   7 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 18    
	   9 Input     15 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 3     
	   9 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  12 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	  25 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	  25 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 116   
	   8 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 9     
	  12 Input      1 Bit        Muxes := 5     
	  25 Input      1 Bit        Muxes := 17    
	  24 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Board_reset 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  10 Input     32 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
Module Clocks 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     27 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module Keyboard 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     24 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
Module Segments_Scan 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module Uart_S7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 5     
Module AckieV2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     19 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              120 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	  13 Input    120 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	  13 Input     19 Bit        Muxes := 2     
	  25 Input     19 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   7 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	  25 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  25 Input      2 Bit        Muxes := 2     
	  25 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 68    
	  13 Input      1 Bit        Muxes := 4     
	  24 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module MU0_Reg12 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module MU0_Reg16 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module MU0_Mux16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module MU0_Mux12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module MU0_Alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 3     
Module MU0_Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---RAMs : 
	              60K Bit         RAMs := 1     
	               3K Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   7 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 18    
	   9 Input     15 Bit        Muxes := 6     
	   2 Input     11 Bit        Muxes := 3     
	   9 Input     11 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	   9 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "button_raw" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3331] design MU0_Memory has unconnected port breakpoint_mem_adr[15]
WARNING: [Synth 8-3331] design MU0_Memory has unconnected port breakpoint_mem_adr[14]
WARNING: [Synth 8-3331] design MU0_Memory has unconnected port breakpoint_mem_adr[13]
WARNING: [Synth 8-3331] design MU0_Memory has unconnected port breakpoint_mem_adr[12]
INFO: [Synth 8-3971] The signal "MEM1/mem_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element bp_mem_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element bp_io_ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[95]' (FDE) to 'Board1/Ackie1/return_message_reg[119]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[111]' (FDE) to 'Board1/Ackie1/return_message_reg[119]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[79]' (FDE) to 'Board1/Ackie1/return_message_reg[119]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[119]' (FDE) to 'Board1/Ackie1/return_message_reg[118]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[87]' (FDE) to 'Board1/Ackie1/return_message_reg[118]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[103]' (FDE) to 'Board1/Ackie1/return_message_reg[118]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[94]' (FDE) to 'Board1/Ackie1/return_message_reg[118]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[110]' (FDE) to 'Board1/Ackie1/return_message_reg[118]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[78]' (FDE) to 'Board1/Ackie1/return_message_reg[118]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[118]' (FDE) to 'Board1/Ackie1/return_message_reg[117]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[86]' (FDE) to 'Board1/Ackie1/return_message_reg[117]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[102]' (FDE) to 'Board1/Ackie1/return_message_reg[117]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[93]' (FDE) to 'Board1/Ackie1/return_message_reg[117]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[109]' (FDE) to 'Board1/Ackie1/return_message_reg[117]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[77]' (FDE) to 'Board1/Ackie1/return_message_reg[117]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[117]' (FDE) to 'Board1/Ackie1/return_message_reg[116]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[85]' (FDE) to 'Board1/Ackie1/return_message_reg[116]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[101]' (FDE) to 'Board1/Ackie1/return_message_reg[116]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[92]' (FDE) to 'Board1/Ackie1/return_message_reg[116]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[108]' (FDE) to 'Board1/Ackie1/return_message_reg[116]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[76]' (FDE) to 'Board1/Ackie1/return_message_reg[116]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[116]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[84]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[100]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[91]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[107]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[75]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[115]' (FDE) to 'Board1/Ackie1/return_message_reg[114]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[83]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[99]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[90]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[106]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[74]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[114]' (FDE) to 'Board1/Ackie1/return_message_reg[112]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[82]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[98]' (FDE) to 'Board1/Ackie1/return_message_reg[112]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[89]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[105]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[73]' (FDE) to 'Board1/Ackie1/return_message_reg[113]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[113]' (FDE) to 'Board1/Ackie1/return_message_reg[104]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[81]' (FDE) to 'Board1/Ackie1/return_message_reg[104]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[97]' (FDE) to 'Board1/Ackie1/return_message_reg[104]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[88]' (FDE) to 'Board1/Ackie1/return_message_reg[104]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[104]' (FDE) to 'Board1/Ackie1/return_message_reg[96]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[72]' (FDE) to 'Board1/Ackie1/return_message_reg[96]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[80]' (FDE) to 'Board1/Ackie1/return_message_reg[96]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Board1/\Ackie1/return_message_reg[96] )
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/cpu_status_reg[0]' (FDRE) to 'Board1/Ackie1/cpu_status_reg[5]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/cpu_status_reg[5]' (FDRE) to 'Board1/Ackie1/cpu_status_reg[4]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/cpu_status_reg[4]' (FDRE) to 'Board1/Ackie1/cpu_status_reg[3]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/cpu_status_reg[3]' (FDRE) to 'Board1/Ackie1/cpu_status_reg[2]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/cpu_status_reg[2]' (FDRE) to 'Board1/Ackie1/cpu_status_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Board1/\Ackie1/cpu_status_reg[1] )
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/state_reg[7]' (FDE) to 'Board1/Ackie1/state_reg[6]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/state_reg[6]' (FDE) to 'Board1/Ackie1/state_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Board1/\Ackie1/state_reg[5] )
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[96]' (FDE) to 'Board1/Ackie1/return_message_reg[69]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[69]' (FDE) to 'Board1/Ackie1/return_message_reg[68]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[68]' (FDE) to 'Board1/Ackie1/return_message_reg[67]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[67]' (FDE) to 'Board1/Ackie1/return_message_reg[66]'
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[66]' (FDE) to 'Board1/Ackie1/return_message_reg[65]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Board1/\Ackie1/return_message_reg[65] )
INFO: [Synth 8-3886] merging instance 'Board1/Ackie1/return_message_reg[112]' (FDE) to 'Board1/Ackie1/return_message_reg[64]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1957.402 ; gain = 461.043 ; free physical = 19842 ; free virtual = 37465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MEM1        | mem_reg        | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|MEM1        | bp_mem_ram_reg | 4 K x 1(READ_FIRST)    | W | R | 4 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+---------------+-----------+----------------------+----------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------+-----------+----------------------+----------------+
|MEM1        | bp_io_ram_reg | Implied   | 256 x 1              | RAM128X1D x 2	 | 
+------------+---------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1957.402 ; gain = 461.043 ; free physical = 19842 ; free virtual = 37465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MEM1        | mem_reg        | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|MEM1        | bp_mem_ram_reg | 4 K x 1(READ_FIRST)    | W | R | 4 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------+---------------+-----------+----------------------+----------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives     | 
+------------+---------------+-----------+----------------------+----------------+
|MEM1        | bp_io_ram_reg | Implied   | 256 x 1              | RAM128X1D x 2	 | 
+------------+---------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance MEM1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MEM1/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MEM1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MEM1/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MEM1/bp_mem_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance MEM1/bp_mem_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1957.402 ; gain = 461.043 ; free physical = 19847 ; free virtual = 37469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1957.402 ; gain = 461.043 ; free physical = 19846 ; free virtual = 37469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1957.402 ; gain = 461.043 ; free physical = 19846 ; free virtual = 37469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1957.402 ; gain = 461.043 ; free physical = 19846 ; free virtual = 37469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1957.402 ; gain = 461.043 ; free physical = 19846 ; free virtual = 37469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1957.402 ; gain = 461.043 ; free physical = 19842 ; free virtual = 37465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1957.402 ; gain = 461.043 ; free physical = 19840 ; free virtual = 37463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |AND2      |     3|
|2     |AND2B1    |     2|
|3     |AND3      |    16|
|4     |AND3B1    |    32|
|5     |AND3B2    |    16|
|6     |AND4      |     1|
|7     |AND4B1    |     3|
|8     |AND4B2    |     3|
|9     |AND4B3    |     1|
|10    |BUF       |     5|
|11    |BUFG      |     4|
|12    |CARRY4    |    62|
|13    |ICAPE2    |     1|
|14    |INV       |     1|
|15    |LUT1      |    49|
|16    |LUT2      |   112|
|17    |LUT3      |   170|
|18    |LUT4      |   105|
|19    |LUT5      |   242|
|20    |LUT6      |   585|
|21    |MUXF7     |    39|
|22    |MUXF8     |     7|
|23    |OR2       |     1|
|24    |OR2B1     |     2|
|25    |OR3       |     1|
|26    |OR4       |    17|
|27    |RAM128X1D |     2|
|28    |RAMB18E1  |     1|
|29    |RAMB36E1  |     2|
|30    |FDC       |     1|
|31    |FDRE      |   665|
|32    |FDSE      |    36|
|33    |IBUF      |    13|
|34    |OBUF      |    56|
+------+----------+------+

Report Instance Areas: 
+------+--------------+--------------+------+
|      |Instance      |Module        |Cells |
+------+--------------+--------------+------+
|1     |top           |              |  2256|
|2     |  Board1      |BoardV3       |  1176|
|3     |    Ackie1    |AckieV2       |   870|
|4     |    ClocksI1  |Clocks        |    42|
|5     |    KeyB1     |Keyboard      |    50|
|6     |    Rst1      |Board_reset   |    55|
|7     |    SS1       |Segments_Scan |    33|
|8     |    U1        |Uart_S7       |   126|
|9     |  MEM1        |MU0_Memory    |   444|
|10    |  MU01        |MU0           |   562|
|11    |    Control   |MU0_Control   |    25|
|12    |    Datapath  |MU0_Datapath  |   453|
|13    |      ACCReg  |MU0_Reg16     |    36|
|14    |      IRReg   |MU0_Reg16_0   |   376|
|15    |      MU0_ALU |MU0_Alu       |     4|
|16    |      PCReg   |MU0_Reg12     |    37|
+------+--------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1957.402 ; gain = 461.043 ; free physical = 19846 ; free virtual = 37469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1957.402 ; gain = 461.043 ; free physical = 19844 ; free virtual = 37467
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1957.410 ; gain = 461.043 ; free physical = 19842 ; free virtual = 37465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1960.535 ; gain = 0.000 ; free physical = 19923 ; free virtual = 37546
INFO: [Netlist 29-17] Analyzing 218 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.375 ; gain = 0.000 ; free physical = 19856 ; free virtual = 37479
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 107 instances were transformed.
  AND2 => LUT2: 3 instances
  AND2B1 => LUT2: 2 instances
  AND3 => LUT3: 16 instances
  AND3B1 => LUT3: 32 instances
  AND3B2 => LUT3: 16 instances
  AND4 => LUT4: 1 instance 
  AND4B1 => LUT4: 3 instances
  AND4B2 => LUT4: 3 instances
  AND4B3 => LUT4: 1 instance 
  BUF => LUT1: 5 instances
  FDC => FDCE: 1 instance 
  INV => LUT1: 1 instance 
  OR2 => LUT2: 1 instance 
  OR2B1 => LUT2: 2 instances
  OR3 => LUT3: 1 instance 
  OR4 => LUT4: 17 instances
  RAM128X1D => RAM128X1D (inverted pins: WCLK) (MUXF7(x2), RAMD64E(x4)): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
173 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2052.375 ; gain = 579.953 ; free physical = 19990 ; free virtual = 37613
# read_xdc /cadtools5/questa_custom/resource/comp12111/BoardV3_timing.xdc
Parsing XDC File [/cadtools5/questa_custom/resource/comp12111/BoardV3_timing.xdc]
Finished Parsing XDC File [/cadtools5/questa_custom/resource/comp12111/BoardV3_timing.xdc]
# read_xdc /cadtools5/questa_custom/resource/comp12111/BoardV3_physical.xdc
Parsing XDC File [/cadtools5/questa_custom/resource/comp12111/BoardV3_physical.xdc]
Finished Parsing XDC File [/cadtools5/questa_custom/resource/comp12111/BoardV3_physical.xdc]
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ftdi[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ftdi[2] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 2 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2119.375 ; gain = 67.000 ; free physical = 19983 ; free virtual = 37606

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1189ff765

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2366.297 ; gain = 246.922 ; free physical = 19694 ; free virtual = 37317

Starting Logic Optimization Task

Phase 1 Retarget
WARNING: [Opt 31-155] Driverless net MU01/Acc[0] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[0]
WARNING: [Opt 31-155] Driverless net MU01/Acc[10] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[10]
WARNING: [Opt 31-155] Driverless net MU01/Acc[11] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[11]
WARNING: [Opt 31-155] Driverless net MU01/Acc[12] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[12]
WARNING: [Opt 31-155] Driverless net MU01/Acc[13] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[13]
WARNING: [Opt 31-155] Driverless net MU01/Acc[14] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[14]
WARNING: [Opt 31-155] Driverless net MU01/Acc[15] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[15]
WARNING: [Opt 31-155] Driverless net MU01/Acc[1] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[1]
WARNING: [Opt 31-155] Driverless net MU01/Acc[2] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[2]
WARNING: [Opt 31-155] Driverless net MU01/Acc[3] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[3]
WARNING: [Opt 31-155] Driverless net MU01/Acc[4] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[4]
WARNING: [Opt 31-155] Driverless net MU01/Acc[5] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[5]
WARNING: [Opt 31-155] Driverless net MU01/Acc[6] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[6]
WARNING: [Opt 31-155] Driverless net MU01/Acc[7] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[7]
WARNING: [Opt 31-155] Driverless net MU01/Acc[8] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[8]
WARNING: [Opt 31-155] Driverless net MU01/Acc[9] is driving LUT input pin I2 which is used by the LUT equation. If the LUT is not removed or a driver added, this warning will become an error. LUT cell name: MU01/I1[9]
INFO: [Opt 31-138] Pushed 1 inverter(s) to 48 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 593d3634

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2499.266 ; gain = 0.000 ; free physical = 19561 ; free virtual = 37184
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a3489954

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2499.266 ; gain = 0.000 ; free physical = 19561 ; free virtual = 37184
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 48 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: dbba73be

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2499.266 ; gain = 0.000 ; free physical = 19561 ; free virtual = 37184
INFO: [Opt 31-389] Phase Sweep created 11 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: dbba73be

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2499.266 ; gain = 0.000 ; free physical = 19561 ; free virtual = 37184
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: dbba73be

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2499.266 ; gain = 0.000 ; free physical = 19561 ; free virtual = 37184
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10e6b44d1

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2499.266 ; gain = 0.000 ; free physical = 19561 ; free virtual = 37184
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              0  |
|  Constant propagation         |              12  |              48  |                                              0  |
|  Sweep                        |              11  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2499.266 ; gain = 0.000 ; free physical = 19562 ; free virtual = 37184
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 18 Warnings, 0 Critical Warnings and 1 Errors encountered.
opt_design failed
ERROR: [Opt 31-67] Problem: A LUT3 cell in the design is missing a connection on input pin I2, which is used by the LUT equation. This pin has either been left unconnected in the design or the connection was removed due to the trimming of unused logic. The LUT cell name is: MU01/I1[0].
Resolution: Please review the preceding OPT INFO messages that detail what has been trimmed in the design to determine if the removal of unused logic is causing this error. If opt_design is being specified directly, it will need to be rerun with opt_design -verbose to generate detailed INFO messages about trimming.
INFO: [Common 17-206] Exiting Vivado at Tue Nov 21 15:28:30 2023...
