// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myproject_HH_
#define _myproject_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gru_stack_switch_ap_fixed_ap_fixed_config2_s.h"

namespace ap_rtl {

struct myproject : public sc_module {
    // Port declarations 582
    sc_in< sc_lv<16> > input_1_0_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_1_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_2_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_3_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_4_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_5_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_6_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_7_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_8_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_9_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_10_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_11_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_12_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_13_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_14_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_15_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_16_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_17_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_18_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_19_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_20_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_21_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_22_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_23_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_24_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_25_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_26_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_27_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_28_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_29_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_30_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_31_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_32_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_33_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_34_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_35_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_36_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_37_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_38_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_39_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_40_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_41_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_42_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_43_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_44_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_45_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_46_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_47_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_48_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_49_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_50_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_51_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_52_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_53_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_54_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_55_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_56_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_57_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_58_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_59_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_60_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_61_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_62_V_V_TDATA;
    sc_in< sc_lv<16> > input_1_63_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_0_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_1_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_2_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_3_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_4_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_5_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_6_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_7_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_8_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_9_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_10_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_11_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_12_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_13_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_14_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_15_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_16_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_17_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_18_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_19_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_20_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_21_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_22_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_23_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_24_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_25_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_26_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_27_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_28_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_29_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_30_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_31_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_32_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_33_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_34_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_35_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_36_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_37_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_38_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_39_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_40_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_41_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_42_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_43_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_44_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_45_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_46_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_47_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_48_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_49_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_50_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_51_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_52_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_53_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_54_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_55_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_56_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_57_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_58_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_59_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_60_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_61_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_62_V_V_TDATA;
    sc_in< sc_lv<16> > initial_state_63_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_0_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_1_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_2_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_3_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_4_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_5_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_6_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_7_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_8_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_9_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_10_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_11_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_12_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_13_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_14_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_15_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_16_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_17_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_18_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_19_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_20_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_21_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_22_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_23_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_24_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_25_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_26_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_27_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_28_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_29_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_30_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_31_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_32_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_33_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_34_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_35_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_36_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_37_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_38_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_39_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_40_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_41_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_42_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_43_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_44_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_45_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_46_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_47_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_48_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_49_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_50_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_51_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_52_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_53_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_54_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_55_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_56_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_57_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_58_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_59_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_60_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_61_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_62_V_V_TDATA;
    sc_out< sc_lv<16> > layer2_out_63_V_V_TDATA;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > input_1_0_V_V_TVALID;
    sc_out< sc_logic > input_1_0_V_V_TREADY;
    sc_in< sc_logic > input_1_1_V_V_TVALID;
    sc_out< sc_logic > input_1_1_V_V_TREADY;
    sc_in< sc_logic > input_1_2_V_V_TVALID;
    sc_out< sc_logic > input_1_2_V_V_TREADY;
    sc_in< sc_logic > input_1_3_V_V_TVALID;
    sc_out< sc_logic > input_1_3_V_V_TREADY;
    sc_in< sc_logic > input_1_4_V_V_TVALID;
    sc_out< sc_logic > input_1_4_V_V_TREADY;
    sc_in< sc_logic > input_1_5_V_V_TVALID;
    sc_out< sc_logic > input_1_5_V_V_TREADY;
    sc_in< sc_logic > input_1_6_V_V_TVALID;
    sc_out< sc_logic > input_1_6_V_V_TREADY;
    sc_in< sc_logic > input_1_7_V_V_TVALID;
    sc_out< sc_logic > input_1_7_V_V_TREADY;
    sc_in< sc_logic > input_1_8_V_V_TVALID;
    sc_out< sc_logic > input_1_8_V_V_TREADY;
    sc_in< sc_logic > input_1_9_V_V_TVALID;
    sc_out< sc_logic > input_1_9_V_V_TREADY;
    sc_in< sc_logic > input_1_10_V_V_TVALID;
    sc_out< sc_logic > input_1_10_V_V_TREADY;
    sc_in< sc_logic > input_1_11_V_V_TVALID;
    sc_out< sc_logic > input_1_11_V_V_TREADY;
    sc_in< sc_logic > input_1_12_V_V_TVALID;
    sc_out< sc_logic > input_1_12_V_V_TREADY;
    sc_in< sc_logic > input_1_13_V_V_TVALID;
    sc_out< sc_logic > input_1_13_V_V_TREADY;
    sc_in< sc_logic > input_1_14_V_V_TVALID;
    sc_out< sc_logic > input_1_14_V_V_TREADY;
    sc_in< sc_logic > input_1_15_V_V_TVALID;
    sc_out< sc_logic > input_1_15_V_V_TREADY;
    sc_in< sc_logic > input_1_16_V_V_TVALID;
    sc_out< sc_logic > input_1_16_V_V_TREADY;
    sc_in< sc_logic > input_1_17_V_V_TVALID;
    sc_out< sc_logic > input_1_17_V_V_TREADY;
    sc_in< sc_logic > input_1_18_V_V_TVALID;
    sc_out< sc_logic > input_1_18_V_V_TREADY;
    sc_in< sc_logic > input_1_19_V_V_TVALID;
    sc_out< sc_logic > input_1_19_V_V_TREADY;
    sc_in< sc_logic > input_1_20_V_V_TVALID;
    sc_out< sc_logic > input_1_20_V_V_TREADY;
    sc_in< sc_logic > input_1_21_V_V_TVALID;
    sc_out< sc_logic > input_1_21_V_V_TREADY;
    sc_in< sc_logic > input_1_22_V_V_TVALID;
    sc_out< sc_logic > input_1_22_V_V_TREADY;
    sc_in< sc_logic > input_1_23_V_V_TVALID;
    sc_out< sc_logic > input_1_23_V_V_TREADY;
    sc_in< sc_logic > input_1_24_V_V_TVALID;
    sc_out< sc_logic > input_1_24_V_V_TREADY;
    sc_in< sc_logic > input_1_25_V_V_TVALID;
    sc_out< sc_logic > input_1_25_V_V_TREADY;
    sc_in< sc_logic > input_1_26_V_V_TVALID;
    sc_out< sc_logic > input_1_26_V_V_TREADY;
    sc_in< sc_logic > input_1_27_V_V_TVALID;
    sc_out< sc_logic > input_1_27_V_V_TREADY;
    sc_in< sc_logic > input_1_28_V_V_TVALID;
    sc_out< sc_logic > input_1_28_V_V_TREADY;
    sc_in< sc_logic > input_1_29_V_V_TVALID;
    sc_out< sc_logic > input_1_29_V_V_TREADY;
    sc_in< sc_logic > input_1_30_V_V_TVALID;
    sc_out< sc_logic > input_1_30_V_V_TREADY;
    sc_in< sc_logic > input_1_31_V_V_TVALID;
    sc_out< sc_logic > input_1_31_V_V_TREADY;
    sc_in< sc_logic > input_1_32_V_V_TVALID;
    sc_out< sc_logic > input_1_32_V_V_TREADY;
    sc_in< sc_logic > input_1_33_V_V_TVALID;
    sc_out< sc_logic > input_1_33_V_V_TREADY;
    sc_in< sc_logic > input_1_34_V_V_TVALID;
    sc_out< sc_logic > input_1_34_V_V_TREADY;
    sc_in< sc_logic > input_1_35_V_V_TVALID;
    sc_out< sc_logic > input_1_35_V_V_TREADY;
    sc_in< sc_logic > input_1_36_V_V_TVALID;
    sc_out< sc_logic > input_1_36_V_V_TREADY;
    sc_in< sc_logic > input_1_37_V_V_TVALID;
    sc_out< sc_logic > input_1_37_V_V_TREADY;
    sc_in< sc_logic > input_1_38_V_V_TVALID;
    sc_out< sc_logic > input_1_38_V_V_TREADY;
    sc_in< sc_logic > input_1_39_V_V_TVALID;
    sc_out< sc_logic > input_1_39_V_V_TREADY;
    sc_in< sc_logic > input_1_40_V_V_TVALID;
    sc_out< sc_logic > input_1_40_V_V_TREADY;
    sc_in< sc_logic > input_1_41_V_V_TVALID;
    sc_out< sc_logic > input_1_41_V_V_TREADY;
    sc_in< sc_logic > input_1_42_V_V_TVALID;
    sc_out< sc_logic > input_1_42_V_V_TREADY;
    sc_in< sc_logic > input_1_43_V_V_TVALID;
    sc_out< sc_logic > input_1_43_V_V_TREADY;
    sc_in< sc_logic > input_1_44_V_V_TVALID;
    sc_out< sc_logic > input_1_44_V_V_TREADY;
    sc_in< sc_logic > input_1_45_V_V_TVALID;
    sc_out< sc_logic > input_1_45_V_V_TREADY;
    sc_in< sc_logic > input_1_46_V_V_TVALID;
    sc_out< sc_logic > input_1_46_V_V_TREADY;
    sc_in< sc_logic > input_1_47_V_V_TVALID;
    sc_out< sc_logic > input_1_47_V_V_TREADY;
    sc_in< sc_logic > input_1_48_V_V_TVALID;
    sc_out< sc_logic > input_1_48_V_V_TREADY;
    sc_in< sc_logic > input_1_49_V_V_TVALID;
    sc_out< sc_logic > input_1_49_V_V_TREADY;
    sc_in< sc_logic > input_1_50_V_V_TVALID;
    sc_out< sc_logic > input_1_50_V_V_TREADY;
    sc_in< sc_logic > input_1_51_V_V_TVALID;
    sc_out< sc_logic > input_1_51_V_V_TREADY;
    sc_in< sc_logic > input_1_52_V_V_TVALID;
    sc_out< sc_logic > input_1_52_V_V_TREADY;
    sc_in< sc_logic > input_1_53_V_V_TVALID;
    sc_out< sc_logic > input_1_53_V_V_TREADY;
    sc_in< sc_logic > input_1_54_V_V_TVALID;
    sc_out< sc_logic > input_1_54_V_V_TREADY;
    sc_in< sc_logic > input_1_55_V_V_TVALID;
    sc_out< sc_logic > input_1_55_V_V_TREADY;
    sc_in< sc_logic > input_1_56_V_V_TVALID;
    sc_out< sc_logic > input_1_56_V_V_TREADY;
    sc_in< sc_logic > input_1_57_V_V_TVALID;
    sc_out< sc_logic > input_1_57_V_V_TREADY;
    sc_in< sc_logic > input_1_58_V_V_TVALID;
    sc_out< sc_logic > input_1_58_V_V_TREADY;
    sc_in< sc_logic > input_1_59_V_V_TVALID;
    sc_out< sc_logic > input_1_59_V_V_TREADY;
    sc_in< sc_logic > input_1_60_V_V_TVALID;
    sc_out< sc_logic > input_1_60_V_V_TREADY;
    sc_in< sc_logic > input_1_61_V_V_TVALID;
    sc_out< sc_logic > input_1_61_V_V_TREADY;
    sc_in< sc_logic > input_1_62_V_V_TVALID;
    sc_out< sc_logic > input_1_62_V_V_TREADY;
    sc_in< sc_logic > input_1_63_V_V_TVALID;
    sc_out< sc_logic > input_1_63_V_V_TREADY;
    sc_in< sc_logic > initial_state_0_V_V_TVALID;
    sc_out< sc_logic > initial_state_0_V_V_TREADY;
    sc_in< sc_logic > initial_state_1_V_V_TVALID;
    sc_out< sc_logic > initial_state_1_V_V_TREADY;
    sc_in< sc_logic > initial_state_2_V_V_TVALID;
    sc_out< sc_logic > initial_state_2_V_V_TREADY;
    sc_in< sc_logic > initial_state_3_V_V_TVALID;
    sc_out< sc_logic > initial_state_3_V_V_TREADY;
    sc_in< sc_logic > initial_state_4_V_V_TVALID;
    sc_out< sc_logic > initial_state_4_V_V_TREADY;
    sc_in< sc_logic > initial_state_5_V_V_TVALID;
    sc_out< sc_logic > initial_state_5_V_V_TREADY;
    sc_in< sc_logic > initial_state_6_V_V_TVALID;
    sc_out< sc_logic > initial_state_6_V_V_TREADY;
    sc_in< sc_logic > initial_state_7_V_V_TVALID;
    sc_out< sc_logic > initial_state_7_V_V_TREADY;
    sc_in< sc_logic > initial_state_8_V_V_TVALID;
    sc_out< sc_logic > initial_state_8_V_V_TREADY;
    sc_in< sc_logic > initial_state_9_V_V_TVALID;
    sc_out< sc_logic > initial_state_9_V_V_TREADY;
    sc_in< sc_logic > initial_state_10_V_V_TVALID;
    sc_out< sc_logic > initial_state_10_V_V_TREADY;
    sc_in< sc_logic > initial_state_11_V_V_TVALID;
    sc_out< sc_logic > initial_state_11_V_V_TREADY;
    sc_in< sc_logic > initial_state_12_V_V_TVALID;
    sc_out< sc_logic > initial_state_12_V_V_TREADY;
    sc_in< sc_logic > initial_state_13_V_V_TVALID;
    sc_out< sc_logic > initial_state_13_V_V_TREADY;
    sc_in< sc_logic > initial_state_14_V_V_TVALID;
    sc_out< sc_logic > initial_state_14_V_V_TREADY;
    sc_in< sc_logic > initial_state_15_V_V_TVALID;
    sc_out< sc_logic > initial_state_15_V_V_TREADY;
    sc_in< sc_logic > initial_state_16_V_V_TVALID;
    sc_out< sc_logic > initial_state_16_V_V_TREADY;
    sc_in< sc_logic > initial_state_17_V_V_TVALID;
    sc_out< sc_logic > initial_state_17_V_V_TREADY;
    sc_in< sc_logic > initial_state_18_V_V_TVALID;
    sc_out< sc_logic > initial_state_18_V_V_TREADY;
    sc_in< sc_logic > initial_state_19_V_V_TVALID;
    sc_out< sc_logic > initial_state_19_V_V_TREADY;
    sc_in< sc_logic > initial_state_20_V_V_TVALID;
    sc_out< sc_logic > initial_state_20_V_V_TREADY;
    sc_in< sc_logic > initial_state_21_V_V_TVALID;
    sc_out< sc_logic > initial_state_21_V_V_TREADY;
    sc_in< sc_logic > initial_state_22_V_V_TVALID;
    sc_out< sc_logic > initial_state_22_V_V_TREADY;
    sc_in< sc_logic > initial_state_23_V_V_TVALID;
    sc_out< sc_logic > initial_state_23_V_V_TREADY;
    sc_in< sc_logic > initial_state_24_V_V_TVALID;
    sc_out< sc_logic > initial_state_24_V_V_TREADY;
    sc_in< sc_logic > initial_state_25_V_V_TVALID;
    sc_out< sc_logic > initial_state_25_V_V_TREADY;
    sc_in< sc_logic > initial_state_26_V_V_TVALID;
    sc_out< sc_logic > initial_state_26_V_V_TREADY;
    sc_in< sc_logic > initial_state_27_V_V_TVALID;
    sc_out< sc_logic > initial_state_27_V_V_TREADY;
    sc_in< sc_logic > initial_state_28_V_V_TVALID;
    sc_out< sc_logic > initial_state_28_V_V_TREADY;
    sc_in< sc_logic > initial_state_29_V_V_TVALID;
    sc_out< sc_logic > initial_state_29_V_V_TREADY;
    sc_in< sc_logic > initial_state_30_V_V_TVALID;
    sc_out< sc_logic > initial_state_30_V_V_TREADY;
    sc_in< sc_logic > initial_state_31_V_V_TVALID;
    sc_out< sc_logic > initial_state_31_V_V_TREADY;
    sc_in< sc_logic > initial_state_32_V_V_TVALID;
    sc_out< sc_logic > initial_state_32_V_V_TREADY;
    sc_in< sc_logic > initial_state_33_V_V_TVALID;
    sc_out< sc_logic > initial_state_33_V_V_TREADY;
    sc_in< sc_logic > initial_state_34_V_V_TVALID;
    sc_out< sc_logic > initial_state_34_V_V_TREADY;
    sc_in< sc_logic > initial_state_35_V_V_TVALID;
    sc_out< sc_logic > initial_state_35_V_V_TREADY;
    sc_in< sc_logic > initial_state_36_V_V_TVALID;
    sc_out< sc_logic > initial_state_36_V_V_TREADY;
    sc_in< sc_logic > initial_state_37_V_V_TVALID;
    sc_out< sc_logic > initial_state_37_V_V_TREADY;
    sc_in< sc_logic > initial_state_38_V_V_TVALID;
    sc_out< sc_logic > initial_state_38_V_V_TREADY;
    sc_in< sc_logic > initial_state_39_V_V_TVALID;
    sc_out< sc_logic > initial_state_39_V_V_TREADY;
    sc_in< sc_logic > initial_state_40_V_V_TVALID;
    sc_out< sc_logic > initial_state_40_V_V_TREADY;
    sc_in< sc_logic > initial_state_41_V_V_TVALID;
    sc_out< sc_logic > initial_state_41_V_V_TREADY;
    sc_in< sc_logic > initial_state_42_V_V_TVALID;
    sc_out< sc_logic > initial_state_42_V_V_TREADY;
    sc_in< sc_logic > initial_state_43_V_V_TVALID;
    sc_out< sc_logic > initial_state_43_V_V_TREADY;
    sc_in< sc_logic > initial_state_44_V_V_TVALID;
    sc_out< sc_logic > initial_state_44_V_V_TREADY;
    sc_in< sc_logic > initial_state_45_V_V_TVALID;
    sc_out< sc_logic > initial_state_45_V_V_TREADY;
    sc_in< sc_logic > initial_state_46_V_V_TVALID;
    sc_out< sc_logic > initial_state_46_V_V_TREADY;
    sc_in< sc_logic > initial_state_47_V_V_TVALID;
    sc_out< sc_logic > initial_state_47_V_V_TREADY;
    sc_in< sc_logic > initial_state_48_V_V_TVALID;
    sc_out< sc_logic > initial_state_48_V_V_TREADY;
    sc_in< sc_logic > initial_state_49_V_V_TVALID;
    sc_out< sc_logic > initial_state_49_V_V_TREADY;
    sc_in< sc_logic > initial_state_50_V_V_TVALID;
    sc_out< sc_logic > initial_state_50_V_V_TREADY;
    sc_in< sc_logic > initial_state_51_V_V_TVALID;
    sc_out< sc_logic > initial_state_51_V_V_TREADY;
    sc_in< sc_logic > initial_state_52_V_V_TVALID;
    sc_out< sc_logic > initial_state_52_V_V_TREADY;
    sc_in< sc_logic > initial_state_53_V_V_TVALID;
    sc_out< sc_logic > initial_state_53_V_V_TREADY;
    sc_in< sc_logic > initial_state_54_V_V_TVALID;
    sc_out< sc_logic > initial_state_54_V_V_TREADY;
    sc_in< sc_logic > initial_state_55_V_V_TVALID;
    sc_out< sc_logic > initial_state_55_V_V_TREADY;
    sc_in< sc_logic > initial_state_56_V_V_TVALID;
    sc_out< sc_logic > initial_state_56_V_V_TREADY;
    sc_in< sc_logic > initial_state_57_V_V_TVALID;
    sc_out< sc_logic > initial_state_57_V_V_TREADY;
    sc_in< sc_logic > initial_state_58_V_V_TVALID;
    sc_out< sc_logic > initial_state_58_V_V_TREADY;
    sc_in< sc_logic > initial_state_59_V_V_TVALID;
    sc_out< sc_logic > initial_state_59_V_V_TREADY;
    sc_in< sc_logic > initial_state_60_V_V_TVALID;
    sc_out< sc_logic > initial_state_60_V_V_TREADY;
    sc_in< sc_logic > initial_state_61_V_V_TVALID;
    sc_out< sc_logic > initial_state_61_V_V_TREADY;
    sc_in< sc_logic > initial_state_62_V_V_TVALID;
    sc_out< sc_logic > initial_state_62_V_V_TREADY;
    sc_in< sc_logic > initial_state_63_V_V_TVALID;
    sc_out< sc_logic > initial_state_63_V_V_TREADY;
    sc_out< sc_logic > layer2_out_0_V_V_TVALID;
    sc_in< sc_logic > layer2_out_0_V_V_TREADY;
    sc_out< sc_logic > layer2_out_1_V_V_TVALID;
    sc_in< sc_logic > layer2_out_1_V_V_TREADY;
    sc_out< sc_logic > layer2_out_2_V_V_TVALID;
    sc_in< sc_logic > layer2_out_2_V_V_TREADY;
    sc_out< sc_logic > layer2_out_3_V_V_TVALID;
    sc_in< sc_logic > layer2_out_3_V_V_TREADY;
    sc_out< sc_logic > layer2_out_4_V_V_TVALID;
    sc_in< sc_logic > layer2_out_4_V_V_TREADY;
    sc_out< sc_logic > layer2_out_5_V_V_TVALID;
    sc_in< sc_logic > layer2_out_5_V_V_TREADY;
    sc_out< sc_logic > layer2_out_6_V_V_TVALID;
    sc_in< sc_logic > layer2_out_6_V_V_TREADY;
    sc_out< sc_logic > layer2_out_7_V_V_TVALID;
    sc_in< sc_logic > layer2_out_7_V_V_TREADY;
    sc_out< sc_logic > layer2_out_8_V_V_TVALID;
    sc_in< sc_logic > layer2_out_8_V_V_TREADY;
    sc_out< sc_logic > layer2_out_9_V_V_TVALID;
    sc_in< sc_logic > layer2_out_9_V_V_TREADY;
    sc_out< sc_logic > layer2_out_10_V_V_TVALID;
    sc_in< sc_logic > layer2_out_10_V_V_TREADY;
    sc_out< sc_logic > layer2_out_11_V_V_TVALID;
    sc_in< sc_logic > layer2_out_11_V_V_TREADY;
    sc_out< sc_logic > layer2_out_12_V_V_TVALID;
    sc_in< sc_logic > layer2_out_12_V_V_TREADY;
    sc_out< sc_logic > layer2_out_13_V_V_TVALID;
    sc_in< sc_logic > layer2_out_13_V_V_TREADY;
    sc_out< sc_logic > layer2_out_14_V_V_TVALID;
    sc_in< sc_logic > layer2_out_14_V_V_TREADY;
    sc_out< sc_logic > layer2_out_15_V_V_TVALID;
    sc_in< sc_logic > layer2_out_15_V_V_TREADY;
    sc_out< sc_logic > layer2_out_16_V_V_TVALID;
    sc_in< sc_logic > layer2_out_16_V_V_TREADY;
    sc_out< sc_logic > layer2_out_17_V_V_TVALID;
    sc_in< sc_logic > layer2_out_17_V_V_TREADY;
    sc_out< sc_logic > layer2_out_18_V_V_TVALID;
    sc_in< sc_logic > layer2_out_18_V_V_TREADY;
    sc_out< sc_logic > layer2_out_19_V_V_TVALID;
    sc_in< sc_logic > layer2_out_19_V_V_TREADY;
    sc_out< sc_logic > layer2_out_20_V_V_TVALID;
    sc_in< sc_logic > layer2_out_20_V_V_TREADY;
    sc_out< sc_logic > layer2_out_21_V_V_TVALID;
    sc_in< sc_logic > layer2_out_21_V_V_TREADY;
    sc_out< sc_logic > layer2_out_22_V_V_TVALID;
    sc_in< sc_logic > layer2_out_22_V_V_TREADY;
    sc_out< sc_logic > layer2_out_23_V_V_TVALID;
    sc_in< sc_logic > layer2_out_23_V_V_TREADY;
    sc_out< sc_logic > layer2_out_24_V_V_TVALID;
    sc_in< sc_logic > layer2_out_24_V_V_TREADY;
    sc_out< sc_logic > layer2_out_25_V_V_TVALID;
    sc_in< sc_logic > layer2_out_25_V_V_TREADY;
    sc_out< sc_logic > layer2_out_26_V_V_TVALID;
    sc_in< sc_logic > layer2_out_26_V_V_TREADY;
    sc_out< sc_logic > layer2_out_27_V_V_TVALID;
    sc_in< sc_logic > layer2_out_27_V_V_TREADY;
    sc_out< sc_logic > layer2_out_28_V_V_TVALID;
    sc_in< sc_logic > layer2_out_28_V_V_TREADY;
    sc_out< sc_logic > layer2_out_29_V_V_TVALID;
    sc_in< sc_logic > layer2_out_29_V_V_TREADY;
    sc_out< sc_logic > layer2_out_30_V_V_TVALID;
    sc_in< sc_logic > layer2_out_30_V_V_TREADY;
    sc_out< sc_logic > layer2_out_31_V_V_TVALID;
    sc_in< sc_logic > layer2_out_31_V_V_TREADY;
    sc_out< sc_logic > layer2_out_32_V_V_TVALID;
    sc_in< sc_logic > layer2_out_32_V_V_TREADY;
    sc_out< sc_logic > layer2_out_33_V_V_TVALID;
    sc_in< sc_logic > layer2_out_33_V_V_TREADY;
    sc_out< sc_logic > layer2_out_34_V_V_TVALID;
    sc_in< sc_logic > layer2_out_34_V_V_TREADY;
    sc_out< sc_logic > layer2_out_35_V_V_TVALID;
    sc_in< sc_logic > layer2_out_35_V_V_TREADY;
    sc_out< sc_logic > layer2_out_36_V_V_TVALID;
    sc_in< sc_logic > layer2_out_36_V_V_TREADY;
    sc_out< sc_logic > layer2_out_37_V_V_TVALID;
    sc_in< sc_logic > layer2_out_37_V_V_TREADY;
    sc_out< sc_logic > layer2_out_38_V_V_TVALID;
    sc_in< sc_logic > layer2_out_38_V_V_TREADY;
    sc_out< sc_logic > layer2_out_39_V_V_TVALID;
    sc_in< sc_logic > layer2_out_39_V_V_TREADY;
    sc_out< sc_logic > layer2_out_40_V_V_TVALID;
    sc_in< sc_logic > layer2_out_40_V_V_TREADY;
    sc_out< sc_logic > layer2_out_41_V_V_TVALID;
    sc_in< sc_logic > layer2_out_41_V_V_TREADY;
    sc_out< sc_logic > layer2_out_42_V_V_TVALID;
    sc_in< sc_logic > layer2_out_42_V_V_TREADY;
    sc_out< sc_logic > layer2_out_43_V_V_TVALID;
    sc_in< sc_logic > layer2_out_43_V_V_TREADY;
    sc_out< sc_logic > layer2_out_44_V_V_TVALID;
    sc_in< sc_logic > layer2_out_44_V_V_TREADY;
    sc_out< sc_logic > layer2_out_45_V_V_TVALID;
    sc_in< sc_logic > layer2_out_45_V_V_TREADY;
    sc_out< sc_logic > layer2_out_46_V_V_TVALID;
    sc_in< sc_logic > layer2_out_46_V_V_TREADY;
    sc_out< sc_logic > layer2_out_47_V_V_TVALID;
    sc_in< sc_logic > layer2_out_47_V_V_TREADY;
    sc_out< sc_logic > layer2_out_48_V_V_TVALID;
    sc_in< sc_logic > layer2_out_48_V_V_TREADY;
    sc_out< sc_logic > layer2_out_49_V_V_TVALID;
    sc_in< sc_logic > layer2_out_49_V_V_TREADY;
    sc_out< sc_logic > layer2_out_50_V_V_TVALID;
    sc_in< sc_logic > layer2_out_50_V_V_TREADY;
    sc_out< sc_logic > layer2_out_51_V_V_TVALID;
    sc_in< sc_logic > layer2_out_51_V_V_TREADY;
    sc_out< sc_logic > layer2_out_52_V_V_TVALID;
    sc_in< sc_logic > layer2_out_52_V_V_TREADY;
    sc_out< sc_logic > layer2_out_53_V_V_TVALID;
    sc_in< sc_logic > layer2_out_53_V_V_TREADY;
    sc_out< sc_logic > layer2_out_54_V_V_TVALID;
    sc_in< sc_logic > layer2_out_54_V_V_TREADY;
    sc_out< sc_logic > layer2_out_55_V_V_TVALID;
    sc_in< sc_logic > layer2_out_55_V_V_TREADY;
    sc_out< sc_logic > layer2_out_56_V_V_TVALID;
    sc_in< sc_logic > layer2_out_56_V_V_TREADY;
    sc_out< sc_logic > layer2_out_57_V_V_TVALID;
    sc_in< sc_logic > layer2_out_57_V_V_TREADY;
    sc_out< sc_logic > layer2_out_58_V_V_TVALID;
    sc_in< sc_logic > layer2_out_58_V_V_TREADY;
    sc_out< sc_logic > layer2_out_59_V_V_TVALID;
    sc_in< sc_logic > layer2_out_59_V_V_TREADY;
    sc_out< sc_logic > layer2_out_60_V_V_TVALID;
    sc_in< sc_logic > layer2_out_60_V_V_TREADY;
    sc_out< sc_logic > layer2_out_61_V_V_TVALID;
    sc_in< sc_logic > layer2_out_61_V_V_TREADY;
    sc_out< sc_logic > layer2_out_62_V_V_TVALID;
    sc_in< sc_logic > layer2_out_62_V_V_TREADY;
    sc_out< sc_logic > layer2_out_63_V_V_TVALID;
    sc_in< sc_logic > layer2_out_63_V_V_TREADY;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;


    // Module declarations
    myproject(sc_module_name name);
    SC_HAS_PROCESS(myproject);

    ~myproject();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    gru_stack_switch_ap_fixed_ap_fixed_config2_s* gru_stack_switch_ap_fixed_ap_fixed_config2_U0;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_ap_start;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_ap_done;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_ap_continue;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_ap_idle;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_ap_ready;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_0_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_1_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_2_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_3_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_4_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_5_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_6_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_7_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_8_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_9_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_10_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_11_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_12_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_13_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_14_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_15_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_16_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_17_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_18_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_19_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_20_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_21_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_22_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_23_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_24_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_25_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_26_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_27_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_28_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_29_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_30_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_31_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_32_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_33_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_34_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_35_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_36_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_37_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_38_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_39_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_40_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_41_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_42_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_43_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_44_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_45_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_46_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_47_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_48_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_49_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_50_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_51_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_52_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_53_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_54_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_55_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_56_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_57_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_58_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_59_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_60_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_61_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_62_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_data_stream_63_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_0_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_1_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_2_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_3_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_4_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_5_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_6_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_7_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_8_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_9_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_10_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_11_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_12_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_13_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_14_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_15_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_16_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_17_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_18_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_19_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_20_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_21_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_22_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_23_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_24_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_25_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_26_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_27_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_28_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_29_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_30_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_31_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_32_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_33_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_34_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_35_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_36_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_37_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_38_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_39_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_40_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_41_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_42_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_43_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_44_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_45_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_46_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_47_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_48_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_49_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_50_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_51_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_52_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_53_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_54_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_55_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_56_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_57_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_58_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_59_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_60_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_61_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_62_V_V_TREADY;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_initial_state_63_V_V_TREADY;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_0_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_0_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_1_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_1_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_2_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_2_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_3_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_3_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_4_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_4_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_5_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_5_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_6_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_6_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_7_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_7_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_8_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_8_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_9_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_9_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_10_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_10_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_11_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_11_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_12_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_12_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_13_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_13_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_14_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_14_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_15_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_15_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_16_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_16_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_17_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_17_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_18_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_18_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_19_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_19_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_20_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_20_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_21_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_21_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_22_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_22_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_23_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_23_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_24_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_24_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_25_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_25_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_26_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_26_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_27_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_27_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_28_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_28_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_29_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_29_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_30_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_30_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_31_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_31_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_32_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_32_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_33_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_33_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_34_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_34_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_35_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_35_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_36_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_36_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_37_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_37_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_38_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_38_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_39_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_39_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_40_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_40_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_41_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_41_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_42_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_42_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_43_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_43_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_44_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_44_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_45_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_45_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_46_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_46_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_47_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_47_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_48_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_48_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_49_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_49_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_50_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_50_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_51_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_51_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_52_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_52_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_53_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_53_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_54_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_54_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_55_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_55_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_56_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_56_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_57_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_57_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_58_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_58_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_59_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_59_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_60_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_60_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_61_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_61_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_62_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_62_V_V_TVALID;
    sc_signal< sc_lv<16> > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_63_V_V_TDATA;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_res_stream_63_V_V_TVALID;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_start_full_n;
    sc_signal< sc_logic > gru_stack_switch_ap_fixed_ap_fixed_config2_U0_start_write;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_ready();
    void thread_gru_stack_switch_ap_fixed_ap_fixed_config2_U0_ap_continue();
    void thread_gru_stack_switch_ap_fixed_ap_fixed_config2_U0_ap_start();
    void thread_gru_stack_switch_ap_fixed_ap_fixed_config2_U0_start_full_n();
    void thread_gru_stack_switch_ap_fixed_ap_fixed_config2_U0_start_write();
    void thread_initial_state_0_V_V_TREADY();
    void thread_initial_state_10_V_V_TREADY();
    void thread_initial_state_11_V_V_TREADY();
    void thread_initial_state_12_V_V_TREADY();
    void thread_initial_state_13_V_V_TREADY();
    void thread_initial_state_14_V_V_TREADY();
    void thread_initial_state_15_V_V_TREADY();
    void thread_initial_state_16_V_V_TREADY();
    void thread_initial_state_17_V_V_TREADY();
    void thread_initial_state_18_V_V_TREADY();
    void thread_initial_state_19_V_V_TREADY();
    void thread_initial_state_1_V_V_TREADY();
    void thread_initial_state_20_V_V_TREADY();
    void thread_initial_state_21_V_V_TREADY();
    void thread_initial_state_22_V_V_TREADY();
    void thread_initial_state_23_V_V_TREADY();
    void thread_initial_state_24_V_V_TREADY();
    void thread_initial_state_25_V_V_TREADY();
    void thread_initial_state_26_V_V_TREADY();
    void thread_initial_state_27_V_V_TREADY();
    void thread_initial_state_28_V_V_TREADY();
    void thread_initial_state_29_V_V_TREADY();
    void thread_initial_state_2_V_V_TREADY();
    void thread_initial_state_30_V_V_TREADY();
    void thread_initial_state_31_V_V_TREADY();
    void thread_initial_state_32_V_V_TREADY();
    void thread_initial_state_33_V_V_TREADY();
    void thread_initial_state_34_V_V_TREADY();
    void thread_initial_state_35_V_V_TREADY();
    void thread_initial_state_36_V_V_TREADY();
    void thread_initial_state_37_V_V_TREADY();
    void thread_initial_state_38_V_V_TREADY();
    void thread_initial_state_39_V_V_TREADY();
    void thread_initial_state_3_V_V_TREADY();
    void thread_initial_state_40_V_V_TREADY();
    void thread_initial_state_41_V_V_TREADY();
    void thread_initial_state_42_V_V_TREADY();
    void thread_initial_state_43_V_V_TREADY();
    void thread_initial_state_44_V_V_TREADY();
    void thread_initial_state_45_V_V_TREADY();
    void thread_initial_state_46_V_V_TREADY();
    void thread_initial_state_47_V_V_TREADY();
    void thread_initial_state_48_V_V_TREADY();
    void thread_initial_state_49_V_V_TREADY();
    void thread_initial_state_4_V_V_TREADY();
    void thread_initial_state_50_V_V_TREADY();
    void thread_initial_state_51_V_V_TREADY();
    void thread_initial_state_52_V_V_TREADY();
    void thread_initial_state_53_V_V_TREADY();
    void thread_initial_state_54_V_V_TREADY();
    void thread_initial_state_55_V_V_TREADY();
    void thread_initial_state_56_V_V_TREADY();
    void thread_initial_state_57_V_V_TREADY();
    void thread_initial_state_58_V_V_TREADY();
    void thread_initial_state_59_V_V_TREADY();
    void thread_initial_state_5_V_V_TREADY();
    void thread_initial_state_60_V_V_TREADY();
    void thread_initial_state_61_V_V_TREADY();
    void thread_initial_state_62_V_V_TREADY();
    void thread_initial_state_63_V_V_TREADY();
    void thread_initial_state_6_V_V_TREADY();
    void thread_initial_state_7_V_V_TREADY();
    void thread_initial_state_8_V_V_TREADY();
    void thread_initial_state_9_V_V_TREADY();
    void thread_input_1_0_V_V_TREADY();
    void thread_input_1_10_V_V_TREADY();
    void thread_input_1_11_V_V_TREADY();
    void thread_input_1_12_V_V_TREADY();
    void thread_input_1_13_V_V_TREADY();
    void thread_input_1_14_V_V_TREADY();
    void thread_input_1_15_V_V_TREADY();
    void thread_input_1_16_V_V_TREADY();
    void thread_input_1_17_V_V_TREADY();
    void thread_input_1_18_V_V_TREADY();
    void thread_input_1_19_V_V_TREADY();
    void thread_input_1_1_V_V_TREADY();
    void thread_input_1_20_V_V_TREADY();
    void thread_input_1_21_V_V_TREADY();
    void thread_input_1_22_V_V_TREADY();
    void thread_input_1_23_V_V_TREADY();
    void thread_input_1_24_V_V_TREADY();
    void thread_input_1_25_V_V_TREADY();
    void thread_input_1_26_V_V_TREADY();
    void thread_input_1_27_V_V_TREADY();
    void thread_input_1_28_V_V_TREADY();
    void thread_input_1_29_V_V_TREADY();
    void thread_input_1_2_V_V_TREADY();
    void thread_input_1_30_V_V_TREADY();
    void thread_input_1_31_V_V_TREADY();
    void thread_input_1_32_V_V_TREADY();
    void thread_input_1_33_V_V_TREADY();
    void thread_input_1_34_V_V_TREADY();
    void thread_input_1_35_V_V_TREADY();
    void thread_input_1_36_V_V_TREADY();
    void thread_input_1_37_V_V_TREADY();
    void thread_input_1_38_V_V_TREADY();
    void thread_input_1_39_V_V_TREADY();
    void thread_input_1_3_V_V_TREADY();
    void thread_input_1_40_V_V_TREADY();
    void thread_input_1_41_V_V_TREADY();
    void thread_input_1_42_V_V_TREADY();
    void thread_input_1_43_V_V_TREADY();
    void thread_input_1_44_V_V_TREADY();
    void thread_input_1_45_V_V_TREADY();
    void thread_input_1_46_V_V_TREADY();
    void thread_input_1_47_V_V_TREADY();
    void thread_input_1_48_V_V_TREADY();
    void thread_input_1_49_V_V_TREADY();
    void thread_input_1_4_V_V_TREADY();
    void thread_input_1_50_V_V_TREADY();
    void thread_input_1_51_V_V_TREADY();
    void thread_input_1_52_V_V_TREADY();
    void thread_input_1_53_V_V_TREADY();
    void thread_input_1_54_V_V_TREADY();
    void thread_input_1_55_V_V_TREADY();
    void thread_input_1_56_V_V_TREADY();
    void thread_input_1_57_V_V_TREADY();
    void thread_input_1_58_V_V_TREADY();
    void thread_input_1_59_V_V_TREADY();
    void thread_input_1_5_V_V_TREADY();
    void thread_input_1_60_V_V_TREADY();
    void thread_input_1_61_V_V_TREADY();
    void thread_input_1_62_V_V_TREADY();
    void thread_input_1_63_V_V_TREADY();
    void thread_input_1_6_V_V_TREADY();
    void thread_input_1_7_V_V_TREADY();
    void thread_input_1_8_V_V_TREADY();
    void thread_input_1_9_V_V_TREADY();
    void thread_layer2_out_0_V_V_TDATA();
    void thread_layer2_out_0_V_V_TVALID();
    void thread_layer2_out_10_V_V_TDATA();
    void thread_layer2_out_10_V_V_TVALID();
    void thread_layer2_out_11_V_V_TDATA();
    void thread_layer2_out_11_V_V_TVALID();
    void thread_layer2_out_12_V_V_TDATA();
    void thread_layer2_out_12_V_V_TVALID();
    void thread_layer2_out_13_V_V_TDATA();
    void thread_layer2_out_13_V_V_TVALID();
    void thread_layer2_out_14_V_V_TDATA();
    void thread_layer2_out_14_V_V_TVALID();
    void thread_layer2_out_15_V_V_TDATA();
    void thread_layer2_out_15_V_V_TVALID();
    void thread_layer2_out_16_V_V_TDATA();
    void thread_layer2_out_16_V_V_TVALID();
    void thread_layer2_out_17_V_V_TDATA();
    void thread_layer2_out_17_V_V_TVALID();
    void thread_layer2_out_18_V_V_TDATA();
    void thread_layer2_out_18_V_V_TVALID();
    void thread_layer2_out_19_V_V_TDATA();
    void thread_layer2_out_19_V_V_TVALID();
    void thread_layer2_out_1_V_V_TDATA();
    void thread_layer2_out_1_V_V_TVALID();
    void thread_layer2_out_20_V_V_TDATA();
    void thread_layer2_out_20_V_V_TVALID();
    void thread_layer2_out_21_V_V_TDATA();
    void thread_layer2_out_21_V_V_TVALID();
    void thread_layer2_out_22_V_V_TDATA();
    void thread_layer2_out_22_V_V_TVALID();
    void thread_layer2_out_23_V_V_TDATA();
    void thread_layer2_out_23_V_V_TVALID();
    void thread_layer2_out_24_V_V_TDATA();
    void thread_layer2_out_24_V_V_TVALID();
    void thread_layer2_out_25_V_V_TDATA();
    void thread_layer2_out_25_V_V_TVALID();
    void thread_layer2_out_26_V_V_TDATA();
    void thread_layer2_out_26_V_V_TVALID();
    void thread_layer2_out_27_V_V_TDATA();
    void thread_layer2_out_27_V_V_TVALID();
    void thread_layer2_out_28_V_V_TDATA();
    void thread_layer2_out_28_V_V_TVALID();
    void thread_layer2_out_29_V_V_TDATA();
    void thread_layer2_out_29_V_V_TVALID();
    void thread_layer2_out_2_V_V_TDATA();
    void thread_layer2_out_2_V_V_TVALID();
    void thread_layer2_out_30_V_V_TDATA();
    void thread_layer2_out_30_V_V_TVALID();
    void thread_layer2_out_31_V_V_TDATA();
    void thread_layer2_out_31_V_V_TVALID();
    void thread_layer2_out_32_V_V_TDATA();
    void thread_layer2_out_32_V_V_TVALID();
    void thread_layer2_out_33_V_V_TDATA();
    void thread_layer2_out_33_V_V_TVALID();
    void thread_layer2_out_34_V_V_TDATA();
    void thread_layer2_out_34_V_V_TVALID();
    void thread_layer2_out_35_V_V_TDATA();
    void thread_layer2_out_35_V_V_TVALID();
    void thread_layer2_out_36_V_V_TDATA();
    void thread_layer2_out_36_V_V_TVALID();
    void thread_layer2_out_37_V_V_TDATA();
    void thread_layer2_out_37_V_V_TVALID();
    void thread_layer2_out_38_V_V_TDATA();
    void thread_layer2_out_38_V_V_TVALID();
    void thread_layer2_out_39_V_V_TDATA();
    void thread_layer2_out_39_V_V_TVALID();
    void thread_layer2_out_3_V_V_TDATA();
    void thread_layer2_out_3_V_V_TVALID();
    void thread_layer2_out_40_V_V_TDATA();
    void thread_layer2_out_40_V_V_TVALID();
    void thread_layer2_out_41_V_V_TDATA();
    void thread_layer2_out_41_V_V_TVALID();
    void thread_layer2_out_42_V_V_TDATA();
    void thread_layer2_out_42_V_V_TVALID();
    void thread_layer2_out_43_V_V_TDATA();
    void thread_layer2_out_43_V_V_TVALID();
    void thread_layer2_out_44_V_V_TDATA();
    void thread_layer2_out_44_V_V_TVALID();
    void thread_layer2_out_45_V_V_TDATA();
    void thread_layer2_out_45_V_V_TVALID();
    void thread_layer2_out_46_V_V_TDATA();
    void thread_layer2_out_46_V_V_TVALID();
    void thread_layer2_out_47_V_V_TDATA();
    void thread_layer2_out_47_V_V_TVALID();
    void thread_layer2_out_48_V_V_TDATA();
    void thread_layer2_out_48_V_V_TVALID();
    void thread_layer2_out_49_V_V_TDATA();
    void thread_layer2_out_49_V_V_TVALID();
    void thread_layer2_out_4_V_V_TDATA();
    void thread_layer2_out_4_V_V_TVALID();
    void thread_layer2_out_50_V_V_TDATA();
    void thread_layer2_out_50_V_V_TVALID();
    void thread_layer2_out_51_V_V_TDATA();
    void thread_layer2_out_51_V_V_TVALID();
    void thread_layer2_out_52_V_V_TDATA();
    void thread_layer2_out_52_V_V_TVALID();
    void thread_layer2_out_53_V_V_TDATA();
    void thread_layer2_out_53_V_V_TVALID();
    void thread_layer2_out_54_V_V_TDATA();
    void thread_layer2_out_54_V_V_TVALID();
    void thread_layer2_out_55_V_V_TDATA();
    void thread_layer2_out_55_V_V_TVALID();
    void thread_layer2_out_56_V_V_TDATA();
    void thread_layer2_out_56_V_V_TVALID();
    void thread_layer2_out_57_V_V_TDATA();
    void thread_layer2_out_57_V_V_TVALID();
    void thread_layer2_out_58_V_V_TDATA();
    void thread_layer2_out_58_V_V_TVALID();
    void thread_layer2_out_59_V_V_TDATA();
    void thread_layer2_out_59_V_V_TVALID();
    void thread_layer2_out_5_V_V_TDATA();
    void thread_layer2_out_5_V_V_TVALID();
    void thread_layer2_out_60_V_V_TDATA();
    void thread_layer2_out_60_V_V_TVALID();
    void thread_layer2_out_61_V_V_TDATA();
    void thread_layer2_out_61_V_V_TVALID();
    void thread_layer2_out_62_V_V_TDATA();
    void thread_layer2_out_62_V_V_TVALID();
    void thread_layer2_out_63_V_V_TDATA();
    void thread_layer2_out_63_V_V_TVALID();
    void thread_layer2_out_6_V_V_TDATA();
    void thread_layer2_out_6_V_V_TVALID();
    void thread_layer2_out_7_V_V_TDATA();
    void thread_layer2_out_7_V_V_TVALID();
    void thread_layer2_out_8_V_V_TDATA();
    void thread_layer2_out_8_V_V_TVALID();
    void thread_layer2_out_9_V_V_TDATA();
    void thread_layer2_out_9_V_V_TVALID();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
