//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.05"
//Sat Jul 23 13:57:26 2022

//Source file index table:
//file0 "\G:/Git/oscilloscope-fpga/fpga_project/src/adc_controller.vhd"
//file1 "\G:/Git/oscilloscope-fpga/fpga_project/src/dual_adc_bram/dual_adc_bram.vhd"
//file2 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_dcs/clock_sel.vhd"
//file3 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_osc/gowin_osc.vhd"
//file4 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_rpll/gowin_rpll.vhd"
//file5 "\G:/Git/oscilloscope-fpga/fpga_project/src/gowin_sdpb/dual_bram.vhd"
//file6 "\G:/Git/oscilloscope-fpga/fpga_project/src/line_drawer.vhd"
//file7 "\G:/Git/oscilloscope-fpga/fpga_project/src/top_level.vhd"
//file8 "\G:/Git/oscilloscope-fpga/fpga_project/src/vga_controller.vhd"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  CLOCK_IN_d,
  LCD_CLOCK_d,
  sys_clock
)
;
input CLOCK_IN_d;
output LCD_CLOCK_d;
output sys_clock;
wire main_clock;
wire clkoutp_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(main_clock),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(LCD_CLOCK_d),
    .CLKOUTD3(sys_clock),
    .LOCK(lock_o),
    .CLKIN(CLOCK_IN_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW1N-1";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=12;
defparam rpll_inst.FBDIV_SEL=49;
defparam rpll_inst.FCLKIN="24";
defparam rpll_inst.IDIV_SEL=2;
defparam rpll_inst.ODIV_SEL=2;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module dual_bram (
  sys_clock,
  LCD_CLOCK_d,
  bram_wr_clk_en,
  bram_rd_clk_en,
  bram_din,
  bram_wr_addr,
  bram_rd_addr,
  bram_qout
)
;
input sys_clock;
input LCD_CLOCK_d;
input bram_wr_clk_en;
input bram_rd_clk_en;
input [0:0] bram_din;
input [14:0] bram_wr_addr;
input [14:0] bram_rd_addr;
output [0:0] bram_qout;
wire dff_q_0;
wire [0:0] sdpb_inst_0_DO_o;
wire [0:0] sdpb_inst_1_DO_o;
wire [31:1] DO;
wire [31:1] DO_0;
wire VCC;
wire GND;
  DFFE dff_inst_0 (
    .Q(dff_q_0),
    .D(bram_rd_addr[14]),
    .CLK(LCD_CLOCK_d),
    .CE(bram_rd_clk_en) 
);
  SDPB sdpb_inst_0 (
    .DO({DO[31:1],sdpb_inst_0_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,bram_din[0]}),
    .BLKSELA({GND,GND,bram_wr_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(bram_wr_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(bram_wr_clk_en),
    .CEB(bram_rd_clk_en),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=1;
defparam sdpb_inst_0.BIT_WIDTH_1=1;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  SDPB sdpb_inst_1 (
    .DO({DO_0[31:1],sdpb_inst_1_DO_o[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,bram_din[0]}),
    .BLKSELA({GND,GND,bram_wr_addr[14]}),
    .BLKSELB({GND,GND,bram_rd_addr[14]}),
    .ADA(bram_wr_addr[13:0]),
    .ADB(bram_rd_addr[13:0]),
    .CLKA(sys_clock),
    .CLKB(LCD_CLOCK_d),
    .CEA(bram_wr_clk_en),
    .CEB(bram_rd_clk_en),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_1.BIT_WIDTH_0=1;
defparam sdpb_inst_1.BIT_WIDTH_1=1;
defparam sdpb_inst_1.BLK_SEL_0=3'b001;
defparam sdpb_inst_1.BLK_SEL_1=3'b001;
defparam sdpb_inst_1.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_1.READ_MODE=1'b0;
defparam sdpb_inst_1.RESET_MODE="SYNC";
  MUX2 mux_inst_0 (
    .O(bram_qout[0]),
    .I0(sdpb_inst_0_DO_o[0]),
    .I1(sdpb_inst_1_DO_o[0]),
    .S0(dff_q_0) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_bram */
module vga_controller (
  LCD_CLOCK_d,
  sys_clock,
  frame_bram_din,
  rst_bram_start_Z,
  frame_bram_addr_Z,
  rst_bram_complete_Z,
  LCD_DEN_d,
  lcd_r_1_3,
  sig_hsync_5,
  sig_vsync_5,
  bram_qout
)
;
input LCD_CLOCK_d;
input sys_clock;
input frame_bram_din;
input rst_bram_start_Z;
input [14:0] frame_bram_addr_Z;
output rst_bram_complete_Z;
output LCD_DEN_d;
output lcd_r_1_3;
output sig_hsync_5;
output sig_vsync_5;
output [0:0] bram_qout;
wire n520_4;
wire bram_wr_clk_en;
wire bram_rd_clk_en;
wire n362_11;
wire n379_9;
wire rst_data_addr_14_6;
wire rst_state_1_8;
wire n70_5;
wire n68_5;
wire n67_5;
wire n66_5;
wire n65_5;
wire n64_5;
wire n63_5;
wire n62_5;
wire n378_11;
wire n376_10;
wire n375_10;
wire n374_10;
wire n373_10;
wire n372_10;
wire n371_10;
wire n370_10;
wire n369_10;
wire n368_10;
wire n367_10;
wire n366_10;
wire n365_10;
wire n364_10;
wire n363_10;
wire n520_5;
wire n520_6;
wire n520_7;
wire LCD_DEN_d_5;
wire LCD_DEN_d_6;
wire LCD_DEN_d_7;
wire n362_12;
wire x_Pixel_3_9;
wire x_Pixel_5_9;
wire n69_6;
wire n67_6;
wire n66_6;
wire n64_6;
wire n62_6;
wire n374_11;
wire n372_11;
wire n369_11;
wire n367_11;
wire n365_11;
wire n364_11;
wire n363_11;
wire LCD_G_d_1_4;
wire LCD_G_d_1_6;
wire bram_rd_addr_0_6;
wire bram_rd_addr_1_6;
wire bram_rd_addr_2_6;
wire sig_vsync_6;
wire n520_8;
wire n520_9;
wire n520_10;
wire n520_11;
wire LCD_DEN_d_9;
wire LCD_DEN_d_10;
wire LCD_DEN_d_11;
wire LCD_DEN_d_12;
wire LCD_DEN_d_13;
wire n362_15;
wire n362_16;
wire n367_12;
wire n363_12;
wire LCD_G_d_1_7;
wire LCD_G_d_1_8;
wire LCD_G_d_1_9;
wire LCD_G_d_1_10;
wire LCD_G_d_1_11;
wire LCD_G_d_1_12;
wire LCD_G_d_1_13;
wire sig_hsync_9;
wire LCD_G_d_1_15;
wire n362_19;
wire n362_21;
wire n368_13;
wire rst_data_addr_14_9;
wire sig_hsync_11;
wire n69_8;
wire rst_state_0_10;
wire n371_13;
wire n71_7;
wire bram_rd_addr_14_8;
wire bram_rd_addr_13_8;
wire bram_rd_addr_12_8;
wire bram_rd_addr_11_8;
wire bram_rd_addr_10_8;
wire bram_rd_addr_9_8;
wire bram_rd_addr_8_8;
wire bram_rd_addr_7_8;
wire bram_rd_addr_6_8;
wire bram_rd_addr_5_8;
wire bram_rd_addr_4_8;
wire bram_rd_addr_3_8;
wire bram_rd_clk_en_9;
wire LCD_DEN_d_15;
wire n117_18;
wire n377_13;
wire rst_frame_buffer_count_14_10;
wire rst_data_wren;
wire n38_1;
wire n38_2;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_0_COUT;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n237_1;
wire n237_2;
wire n236_1;
wire n236_2;
wire n235_1;
wire n235_2;
wire n234_1;
wire n234_2;
wire n233_1;
wire n233_2;
wire n232_1;
wire n232_2;
wire n231_1;
wire n231_2;
wire n230_1;
wire n230_2;
wire n229_1;
wire n229_0_COUT;
wire y_Pixel_6_4;
wire mult_1032_DOUT_1_1;
wire mult_1032_DOUT_1_2;
wire mult_1032_DOUT_2_1;
wire mult_1032_DOUT_2_2;
wire mult_1032_DOUT_3_1;
wire mult_1032_DOUT_3_2;
wire mult_1032_DOUT_4_1;
wire mult_1032_DOUT_4_2;
wire mult_1032_DOUT_5_1;
wire mult_1032_DOUT_5_2;
wire mult_1032_DOUT_6_1;
wire mult_1032_DOUT_6_2;
wire mult_1032_DOUT_7_1;
wire mult_1032_DOUT_8_3;
wire y_Pixel_7_4;
wire y_Pixel_8_4;
wire y_Pixel_9_4;
wire y_Pixel_10_4;
wire y_Pixel_11_4;
wire y_Pixel_12_4;
wire y_Pixel_13_4;
wire mult_1033_DOUT_8_3;
wire n39_6;
wire [14:0] bram_wr_addr;
wire [8:3] x_Pixel;
wire [0:0] bram_din;
wire [14:0] bram_rd_addr;
wire [10:0] x_Count;
wire [14:0] rst_data_addr;
wire [9:0] y_Count;
wire [14:3] y_Pixel;
wire [1:0] rst_state;
wire [14:0] rst_frame_buffer_count;
wire VCC;
wire GND;
  LUT4 n520_s0 (
    .F(n520_4),
    .I0(n520_5),
    .I1(y_Count[0]),
    .I2(n520_6),
    .I3(n520_7) 
);
defparam n520_s0.INIT=16'hFF80;
  LUT4 LCD_DEN_d_s (
    .F(LCD_DEN_d),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(LCD_DEN_d_15) 
);
defparam LCD_DEN_d_s.INIT=16'h0B00;
  LUT3 bram_wr_addr_14_s0 (
    .F(bram_wr_addr[14]),
    .I0(rst_data_addr[14]),
    .I1(frame_bram_addr_Z[14]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_14_s0.INIT=8'hAC;
  LUT3 bram_wr_addr_13_s0 (
    .F(bram_wr_addr[13]),
    .I0(frame_bram_addr_Z[13]),
    .I1(rst_data_addr[13]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_13_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_12_s0 (
    .F(bram_wr_addr[12]),
    .I0(frame_bram_addr_Z[12]),
    .I1(rst_data_addr[12]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_12_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_11_s0 (
    .F(bram_wr_addr[11]),
    .I0(frame_bram_addr_Z[11]),
    .I1(rst_data_addr[11]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_11_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_10_s0 (
    .F(bram_wr_addr[10]),
    .I0(frame_bram_addr_Z[10]),
    .I1(rst_data_addr[10]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_10_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_9_s0 (
    .F(bram_wr_addr[9]),
    .I0(frame_bram_addr_Z[9]),
    .I1(rst_data_addr[9]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_9_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_8_s0 (
    .F(bram_wr_addr[8]),
    .I0(frame_bram_addr_Z[8]),
    .I1(rst_data_addr[8]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_8_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_7_s0 (
    .F(bram_wr_addr[7]),
    .I0(frame_bram_addr_Z[7]),
    .I1(rst_data_addr[7]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_7_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_6_s0 (
    .F(bram_wr_addr[6]),
    .I0(frame_bram_addr_Z[6]),
    .I1(rst_data_addr[6]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_6_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_5_s0 (
    .F(bram_wr_addr[5]),
    .I0(frame_bram_addr_Z[5]),
    .I1(rst_data_addr[5]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_5_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_4_s0 (
    .F(bram_wr_addr[4]),
    .I0(frame_bram_addr_Z[4]),
    .I1(rst_data_addr[4]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_4_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_3_s0 (
    .F(bram_wr_addr[3]),
    .I0(frame_bram_addr_Z[3]),
    .I1(rst_data_addr[3]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_3_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_2_s0 (
    .F(bram_wr_addr[2]),
    .I0(frame_bram_addr_Z[2]),
    .I1(rst_data_addr[2]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_2_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_1_s0 (
    .F(bram_wr_addr[1]),
    .I0(frame_bram_addr_Z[1]),
    .I1(rst_data_addr[1]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_1_s0.INIT=8'hCA;
  LUT3 bram_wr_addr_0_s0 (
    .F(bram_wr_addr[0]),
    .I0(frame_bram_addr_Z[0]),
    .I1(rst_data_addr[0]),
    .I2(rst_data_wren) 
);
defparam bram_wr_addr_0_s0.INIT=8'hCA;
  LUT2 bram_wr_clk_en_s0 (
    .F(bram_wr_clk_en),
    .I0(rst_data_wren),
    .I1(frame_bram_din) 
);
defparam bram_wr_clk_en_s0.INIT=4'hE;
  LUT4 bram_rd_clk_en_s1 (
    .F(bram_rd_clk_en),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_clk_en_9) 
);
defparam bram_rd_clk_en_s1.INIT=16'h0B00;
  LUT3 n362_s6 (
    .F(n362_11),
    .I0(n362_12),
    .I1(n362_21),
    .I2(n362_19) 
);
defparam n362_s6.INIT=8'h4F;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(n362_12),
    .I1(n362_21),
    .I2(n362_19),
    .I3(rst_state_0_10) 
);
defparam n379_s4.INIT=16'hB0FF;
  LUT3 rst_data_addr_14_s2 (
    .F(rst_data_addr_14_6),
    .I0(n362_12),
    .I1(rst_data_addr_14_9),
    .I2(n362_21) 
);
defparam rst_data_addr_14_s2.INIT=8'h8C;
  LUT2 rst_state_1_s3 (
    .F(rst_state_1_8),
    .I0(rst_bram_start_Z),
    .I1(rst_state[0]) 
);
defparam rst_state_1_s3.INIT=4'hE;
  LUT3 x_Pixel_3_s3 (
    .F(x_Pixel[3]),
    .I0(x_Pixel_3_9),
    .I1(x_Count[4]),
    .I2(x_Count[5]) 
);
defparam x_Pixel_3_s3.INIT=8'hB4;
  LUT4 x_Pixel_5_s3 (
    .F(x_Pixel[5]),
    .I0(x_Pixel_3_9),
    .I1(x_Pixel_5_9),
    .I2(x_Count[6]),
    .I3(x_Count[7]) 
);
defparam x_Pixel_5_s3.INIT=16'h0BF4;
  LUT2 bram_din_0_s1 (
    .F(bram_din[0]),
    .I0(rst_data_wren),
    .I1(frame_bram_din) 
);
defparam bram_din_0_s1.INIT=4'h4;
  LUT3 n70_s1 (
    .F(n70_5),
    .I0(y_Count[0]),
    .I1(y_Count[1]),
    .I2(n520_7) 
);
defparam n70_s1.INIT=8'h60;
  LUT4 n68_s1 (
    .F(n68_5),
    .I0(y_Pixel[3]),
    .I1(n69_6),
    .I2(y_Pixel[4]),
    .I3(n520_7) 
);
defparam n68_s1.INIT=16'h7800;
  LUT4 n67_s1 (
    .F(n67_5),
    .I0(y_Count[0]),
    .I1(n67_6),
    .I2(y_Pixel[5]),
    .I3(n520_7) 
);
defparam n67_s1.INIT=16'h7800;
  LUT3 n66_s1 (
    .F(n66_5),
    .I0(y_Count[5]),
    .I1(n66_6),
    .I2(n520_7) 
);
defparam n66_s1.INIT=8'h60;
  LUT4 n65_s1 (
    .F(n65_5),
    .I0(y_Count[5]),
    .I1(n66_6),
    .I2(y_Count[6]),
    .I3(n520_7) 
);
defparam n65_s1.INIT=16'h7800;
  LUT3 n64_s1 (
    .F(n64_5),
    .I0(y_Count[7]),
    .I1(n64_6),
    .I2(n520_7) 
);
defparam n64_s1.INIT=8'h60;
  LUT4 n63_s1 (
    .F(n63_5),
    .I0(y_Count[7]),
    .I1(n64_6),
    .I2(y_Count[8]),
    .I3(n520_7) 
);
defparam n63_s1.INIT=16'h7800;
  LUT4 n62_s1 (
    .F(n62_5),
    .I0(n62_6),
    .I1(n66_6),
    .I2(y_Count[9]),
    .I3(n520_7) 
);
defparam n62_s1.INIT=16'h7800;
  LUT2 n378_s5 (
    .F(n378_11),
    .I0(rst_state[1]),
    .I1(rst_state[0]) 
);
defparam n378_s5.INIT=4'h4;
  LUT3 n376_s5 (
    .F(n376_10),
    .I0(rst_frame_buffer_count[1]),
    .I1(rst_frame_buffer_count[0]),
    .I2(rst_state[1]) 
);
defparam n376_s5.INIT=8'h60;
  LUT4 n375_s5 (
    .F(n375_10),
    .I0(rst_frame_buffer_count[1]),
    .I1(rst_frame_buffer_count[0]),
    .I2(rst_frame_buffer_count[2]),
    .I3(rst_state[1]) 
);
defparam n375_s5.INIT=16'h7800;
  LUT3 n374_s5 (
    .F(n374_10),
    .I0(rst_frame_buffer_count[3]),
    .I1(n374_11),
    .I2(rst_state[1]) 
);
defparam n374_s5.INIT=8'h60;
  LUT4 n373_s5 (
    .F(n373_10),
    .I0(rst_frame_buffer_count[3]),
    .I1(n374_11),
    .I2(rst_frame_buffer_count[4]),
    .I3(rst_state[1]) 
);
defparam n373_s5.INIT=16'h7800;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(n372_11),
    .I1(n374_11),
    .I2(rst_frame_buffer_count[5]),
    .I3(rst_state[1]) 
);
defparam n372_s5.INIT=16'h7800;
  LUT3 n371_s5 (
    .F(n371_10),
    .I0(rst_frame_buffer_count[6]),
    .I1(n371_13),
    .I2(rst_state[1]) 
);
defparam n371_s5.INIT=8'h60;
  LUT4 n370_s5 (
    .F(n370_10),
    .I0(rst_frame_buffer_count[6]),
    .I1(n371_13),
    .I2(rst_frame_buffer_count[7]),
    .I3(rst_state[1]) 
);
defparam n370_s5.INIT=16'h7800;
  LUT4 n369_s5 (
    .F(n369_10),
    .I0(n371_13),
    .I1(n369_11),
    .I2(rst_frame_buffer_count[8]),
    .I3(rst_state[1]) 
);
defparam n369_s5.INIT=16'h7800;
  LUT4 n368_s5 (
    .F(n368_10),
    .I0(n371_13),
    .I1(n368_13),
    .I2(rst_frame_buffer_count[9]),
    .I3(rst_state[1]) 
);
defparam n368_s5.INIT=16'h7800;
  LUT3 n367_s5 (
    .F(n367_10),
    .I0(rst_frame_buffer_count[10]),
    .I1(n367_11),
    .I2(rst_state[1]) 
);
defparam n367_s5.INIT=8'h60;
  LUT4 n366_s5 (
    .F(n366_10),
    .I0(rst_frame_buffer_count[10]),
    .I1(n367_11),
    .I2(rst_frame_buffer_count[11]),
    .I3(rst_state[1]) 
);
defparam n366_s5.INIT=16'h7800;
  LUT4 n365_s5 (
    .F(n365_10),
    .I0(n365_11),
    .I1(n367_11),
    .I2(rst_frame_buffer_count[12]),
    .I3(rst_state[1]) 
);
defparam n365_s5.INIT=16'h7800;
  LUT4 n364_s5 (
    .F(n364_10),
    .I0(n364_11),
    .I1(n367_11),
    .I2(rst_frame_buffer_count[13]),
    .I3(rst_state[1]) 
);
defparam n364_s5.INIT=16'h7800;
  LUT3 n363_s5 (
    .F(n363_10),
    .I0(rst_frame_buffer_count[14]),
    .I1(n363_11),
    .I2(rst_state[1]) 
);
defparam n363_s5.INIT=8'h60;
  LUT4 LCD_G_d_1_s (
    .F(lcd_r_1_3),
    .I0(LCD_G_d_1_4),
    .I1(LCD_G_d_1_15),
    .I2(LCD_G_d_1_6),
    .I3(bram_qout[0]) 
);
defparam LCD_G_d_1_s.INIT=16'h00FE;
  LUT4 bram_rd_addr_0_s1 (
    .F(bram_rd_addr[0]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_0_6) 
);
defparam bram_rd_addr_0_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_1_s1 (
    .F(bram_rd_addr[1]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_1_6) 
);
defparam bram_rd_addr_1_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_2_s1 (
    .F(bram_rd_addr[2]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_2_6) 
);
defparam bram_rd_addr_2_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_3_s1 (
    .F(bram_rd_addr[3]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_3_8) 
);
defparam bram_rd_addr_3_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_4_s1 (
    .F(bram_rd_addr[4]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_4_8) 
);
defparam bram_rd_addr_4_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_5_s1 (
    .F(bram_rd_addr[5]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_5_8) 
);
defparam bram_rd_addr_5_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_6_s1 (
    .F(bram_rd_addr[6]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_6_8) 
);
defparam bram_rd_addr_6_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_7_s1 (
    .F(bram_rd_addr[7]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_7_8) 
);
defparam bram_rd_addr_7_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_8_s1 (
    .F(bram_rd_addr[8]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_8_8) 
);
defparam bram_rd_addr_8_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_9_s1 (
    .F(bram_rd_addr[9]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_9_8) 
);
defparam bram_rd_addr_9_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_10_s1 (
    .F(bram_rd_addr[10]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_10_8) 
);
defparam bram_rd_addr_10_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_11_s1 (
    .F(bram_rd_addr[11]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_11_8) 
);
defparam bram_rd_addr_11_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_12_s1 (
    .F(bram_rd_addr[12]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_12_8) 
);
defparam bram_rd_addr_12_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_13_s1 (
    .F(bram_rd_addr[13]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_13_8) 
);
defparam bram_rd_addr_13_s1.INIT=16'h0B00;
  LUT4 bram_rd_addr_14_s1 (
    .F(bram_rd_addr[14]),
    .I0(LCD_DEN_d_5),
    .I1(LCD_DEN_d_6),
    .I2(LCD_DEN_d_7),
    .I3(bram_rd_addr_14_8) 
);
defparam bram_rd_addr_14_s1.INIT=16'h0B00;
  LUT4 sig_hsync_s2 (
    .F(sig_hsync_5),
    .I0(sig_hsync_9),
    .I1(sig_hsync_11),
    .I2(LCD_DEN_d_7),
    .I3(x_Count[10]) 
);
defparam sig_hsync_s2.INIT=16'hFFF8;
  LUT4 sig_vsync_s2 (
    .F(sig_vsync_5),
    .I0(sig_vsync_6),
    .I1(n67_6),
    .I2(n520_5),
    .I3(y_Count[9]) 
);
defparam sig_vsync_s2.INIT=16'hCFA0;
  LUT2 x_Pixel_6_s4 (
    .F(x_Pixel[6]),
    .I0(x_Count[8]),
    .I1(LCD_DEN_d_5) 
);
defparam x_Pixel_6_s4.INIT=4'h9;
  LUT3 x_Pixel_7_s4 (
    .F(x_Pixel[7]),
    .I0(x_Count[8]),
    .I1(LCD_DEN_d_5),
    .I2(x_Count[9]) 
);
defparam x_Pixel_7_s4.INIT=8'hE1;
  LUT2 n520_s1 (
    .F(n520_5),
    .I0(y_Pixel[5]),
    .I1(n520_8) 
);
defparam n520_s1.INIT=4'h4;
  LUT4 n520_s2 (
    .F(n520_6),
    .I0(y_Count[1]),
    .I1(y_Pixel[3]),
    .I2(y_Pixel[4]),
    .I3(y_Count[9]) 
);
defparam n520_s2.INIT=16'h4000;
  LUT3 n520_s3 (
    .F(n520_7),
    .I0(n520_9),
    .I1(n520_10),
    .I2(n520_11) 
);
defparam n520_s3.INIT=8'h80;
  LUT4 LCD_DEN_d_s0 (
    .F(LCD_DEN_d_5),
    .I0(x_Pixel_3_9),
    .I1(x_Pixel_5_9),
    .I2(x_Count[6]),
    .I3(x_Count[7]) 
);
defparam LCD_DEN_d_s0.INIT=16'hF400;
  LUT2 LCD_DEN_d_s1 (
    .F(LCD_DEN_d_6),
    .I0(x_Count[8]),
    .I1(x_Count[9]) 
);
defparam LCD_DEN_d_s1.INIT=4'h1;
  LUT4 LCD_DEN_d_s2 (
    .F(LCD_DEN_d_7),
    .I0(LCD_DEN_d_9),
    .I1(LCD_DEN_d_10),
    .I2(LCD_DEN_d_11),
    .I3(LCD_DEN_d_12) 
);
defparam LCD_DEN_d_s2.INIT=16'hB000;
  LUT4 n362_s7 (
    .F(n362_12),
    .I0(n362_15),
    .I1(n374_11),
    .I2(rst_frame_buffer_count[6]),
    .I3(rst_frame_buffer_count[9]) 
);
defparam n362_s7.INIT=16'h0007;
  LUT3 x_Pixel_3_s4 (
    .F(x_Pixel_3_9),
    .I0(x_Count[2]),
    .I1(x_Count[1]),
    .I2(x_Count[3]) 
);
defparam x_Pixel_3_s4.INIT=8'h07;
  LUT2 x_Pixel_5_s4 (
    .F(x_Pixel_5_9),
    .I0(x_Count[4]),
    .I1(x_Count[5]) 
);
defparam x_Pixel_5_s4.INIT=4'h8;
  LUT2 n69_s2 (
    .F(n69_6),
    .I0(y_Count[0]),
    .I1(y_Count[1]) 
);
defparam n69_s2.INIT=4'h8;
  LUT3 n67_s2 (
    .F(n67_6),
    .I0(y_Count[1]),
    .I1(y_Pixel[3]),
    .I2(y_Pixel[4]) 
);
defparam n67_s2.INIT=8'h80;
  LUT3 n66_s2 (
    .F(n66_6),
    .I0(y_Count[0]),
    .I1(y_Pixel[5]),
    .I2(n67_6) 
);
defparam n66_s2.INIT=8'h80;
  LUT3 n64_s2 (
    .F(n64_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(n66_6) 
);
defparam n64_s2.INIT=8'h80;
  LUT4 n62_s2 (
    .F(n62_6),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]),
    .I3(y_Count[8]) 
);
defparam n62_s2.INIT=16'h8000;
  LUT3 n374_s6 (
    .F(n374_11),
    .I0(rst_frame_buffer_count[1]),
    .I1(rst_frame_buffer_count[0]),
    .I2(rst_frame_buffer_count[2]) 
);
defparam n374_s6.INIT=8'h80;
  LUT2 n372_s6 (
    .F(n372_11),
    .I0(rst_frame_buffer_count[3]),
    .I1(rst_frame_buffer_count[4]) 
);
defparam n372_s6.INIT=4'h8;
  LUT2 n369_s6 (
    .F(n369_11),
    .I0(rst_frame_buffer_count[6]),
    .I1(rst_frame_buffer_count[7]) 
);
defparam n369_s6.INIT=4'h8;
  LUT3 n367_s6 (
    .F(n367_11),
    .I0(n374_11),
    .I1(n362_15),
    .I2(n367_12) 
);
defparam n367_s6.INIT=8'h80;
  LUT2 n365_s6 (
    .F(n365_11),
    .I0(rst_frame_buffer_count[10]),
    .I1(rst_frame_buffer_count[11]) 
);
defparam n365_s6.INIT=4'h8;
  LUT3 n364_s6 (
    .F(n364_11),
    .I0(rst_frame_buffer_count[10]),
    .I1(rst_frame_buffer_count[11]),
    .I2(rst_frame_buffer_count[12]) 
);
defparam n364_s6.INIT=8'h80;
  LUT4 n363_s6 (
    .F(n363_11),
    .I0(n364_11),
    .I1(n374_11),
    .I2(n367_12),
    .I3(n363_12) 
);
defparam n363_s6.INIT=16'h8000;
  LUT4 LCD_G_d_1_s0 (
    .F(LCD_G_d_1_4),
    .I0(x_Count[10]),
    .I1(x_Pixel_3_9),
    .I2(LCD_G_d_1_7),
    .I3(LCD_G_d_1_8) 
);
defparam LCD_G_d_1_s0.INIT=16'h0100;
  LUT3 LCD_G_d_1_s2 (
    .F(LCD_G_d_1_6),
    .I0(y_Count[1]),
    .I1(LCD_G_d_1_12),
    .I2(LCD_G_d_1_13) 
);
defparam LCD_G_d_1_s2.INIT=8'h40;
  LUT4 bram_rd_addr_0_s2 (
    .F(bram_rd_addr_0_6),
    .I0(n62_6),
    .I1(x_Count[1]),
    .I2(x_Count[2]),
    .I3(LCD_DEN_d_13) 
);
defparam bram_rd_addr_0_s2.INIT=16'h1400;
  LUT4 bram_rd_addr_1_s2 (
    .F(bram_rd_addr_1_6),
    .I0(n62_6),
    .I1(LCD_G_d_1_11),
    .I2(x_Count[3]),
    .I3(LCD_DEN_d_13) 
);
defparam bram_rd_addr_1_s2.INIT=16'h4100;
  LUT4 bram_rd_addr_2_s2 (
    .F(bram_rd_addr_2_6),
    .I0(n62_6),
    .I1(x_Pixel_3_9),
    .I2(x_Count[4]),
    .I3(LCD_DEN_d_13) 
);
defparam bram_rd_addr_2_s2.INIT=16'h4100;
  LUT4 sig_vsync_s3 (
    .F(sig_vsync_6),
    .I0(y_Count[1]),
    .I1(y_Count[0]),
    .I2(y_Pixel[3]),
    .I3(y_Pixel[4]) 
);
defparam sig_vsync_s3.INIT=16'h001F;
  LUT4 n520_s4 (
    .F(n520_8),
    .I0(y_Count[5]),
    .I1(y_Count[6]),
    .I2(y_Count[7]),
    .I3(y_Count[8]) 
);
defparam n520_s4.INIT=16'h0001;
  LUT4 n520_s5 (
    .F(n520_9),
    .I0(x_Count[4]),
    .I1(x_Count[6]),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam n520_s5.INIT=16'h0001;
  LUT3 n520_s6 (
    .F(n520_10),
    .I0(x_Count[0]),
    .I1(x_Count[1]),
    .I2(x_Count[2]) 
);
defparam n520_s6.INIT=8'h01;
  LUT4 n520_s7 (
    .F(n520_11),
    .I0(x_Count[3]),
    .I1(x_Count[5]),
    .I2(x_Count[7]),
    .I3(x_Count[10]) 
);
defparam n520_s7.INIT=16'h8000;
  LUT3 LCD_DEN_d_s4 (
    .F(LCD_DEN_d_9),
    .I0(x_Count[0]),
    .I1(x_Count[1]),
    .I2(x_Count[2]) 
);
defparam LCD_DEN_d_s4.INIT=8'h80;
  LUT2 LCD_DEN_d_s5 (
    .F(LCD_DEN_d_10),
    .I0(x_Count[3]),
    .I1(x_Count[5]) 
);
defparam LCD_DEN_d_s5.INIT=4'h1;
  LUT2 LCD_DEN_d_s6 (
    .F(LCD_DEN_d_11),
    .I0(x_Count[6]),
    .I1(x_Count[9]) 
);
defparam LCD_DEN_d_s6.INIT=4'h8;
  LUT4 LCD_DEN_d_s7 (
    .F(LCD_DEN_d_12),
    .I0(x_Count[5]),
    .I1(x_Count[4]),
    .I2(x_Count[7]),
    .I3(x_Count[8]) 
);
defparam LCD_DEN_d_s7.INIT=16'hE000;
  LUT2 LCD_DEN_d_s8 (
    .F(LCD_DEN_d_13),
    .I0(x_Count[10]),
    .I1(y_Count[9]) 
);
defparam LCD_DEN_d_s8.INIT=4'h1;
  LUT3 n362_s10 (
    .F(n362_15),
    .I0(rst_frame_buffer_count[3]),
    .I1(rst_frame_buffer_count[4]),
    .I2(rst_frame_buffer_count[5]) 
);
defparam n362_s10.INIT=8'h80;
  LUT3 n362_s11 (
    .F(n362_16),
    .I0(rst_frame_buffer_count[8]),
    .I1(rst_frame_buffer_count[7]),
    .I2(rst_frame_buffer_count[9]) 
);
defparam n362_s11.INIT=8'h07;
  LUT4 n367_s7 (
    .F(n367_12),
    .I0(rst_frame_buffer_count[6]),
    .I1(rst_frame_buffer_count[7]),
    .I2(rst_frame_buffer_count[8]),
    .I3(rst_frame_buffer_count[9]) 
);
defparam n367_s7.INIT=16'h8000;
  LUT4 n363_s7 (
    .F(n363_12),
    .I0(rst_frame_buffer_count[3]),
    .I1(rst_frame_buffer_count[4]),
    .I2(rst_frame_buffer_count[5]),
    .I3(rst_frame_buffer_count[13]) 
);
defparam n363_s7.INIT=16'h8000;
  LUT3 LCD_G_d_1_s3 (
    .F(LCD_G_d_1_7),
    .I0(x_Count[4]),
    .I1(x_Count[7]),
    .I2(x_Count[8]) 
);
defparam LCD_G_d_1_s3.INIT=8'h7E;
  LUT4 LCD_G_d_1_s4 (
    .F(LCD_G_d_1_8),
    .I0(x_Count[3]),
    .I1(x_Count[5]),
    .I2(x_Count[6]),
    .I3(x_Count[9]) 
);
defparam LCD_G_d_1_s4.INIT=16'h1000;
  LUT4 LCD_G_d_1_s5 (
    .F(LCD_G_d_1_9),
    .I0(x_Count[4]),
    .I1(x_Count[5]),
    .I2(x_Count[6]),
    .I3(x_Count[9]) 
);
defparam LCD_G_d_1_s5.INIT=16'hFE7F;
  LUT4 LCD_G_d_1_s6 (
    .F(LCD_G_d_1_10),
    .I0(x_Count[7]),
    .I1(x_Count[10]),
    .I2(x_Count[8]),
    .I3(x_Count[3]) 
);
defparam LCD_G_d_1_s6.INIT=16'h1000;
  LUT2 LCD_G_d_1_s7 (
    .F(LCD_G_d_1_11),
    .I0(x_Count[1]),
    .I1(x_Count[2]) 
);
defparam LCD_G_d_1_s7.INIT=4'h8;
  LUT4 LCD_G_d_1_s8 (
    .F(LCD_G_d_1_12),
    .I0(y_Pixel[4]),
    .I1(y_Pixel[5]),
    .I2(y_Count[8]),
    .I3(y_Count[7]) 
);
defparam LCD_G_d_1_s8.INIT=16'h1428;
  LUT4 LCD_G_d_1_s9 (
    .F(LCD_G_d_1_13),
    .I0(y_Count[9]),
    .I1(y_Pixel[3]),
    .I2(y_Count[6]),
    .I3(y_Count[5]) 
);
defparam LCD_G_d_1_s9.INIT=16'h1400;
  LUT3 sig_hsync_s5 (
    .F(sig_hsync_9),
    .I0(x_Count[7]),
    .I1(x_Count[3]),
    .I2(x_Count[5]) 
);
defparam sig_hsync_s5.INIT=8'h01;
  LUT4 LCD_G_d_1_s10 (
    .F(LCD_G_d_1_15),
    .I0(LCD_G_d_1_9),
    .I1(LCD_G_d_1_10),
    .I2(x_Count[1]),
    .I3(x_Count[2]) 
);
defparam LCD_G_d_1_s10.INIT=16'h4000;
  LUT4 n362_s13 (
    .F(n362_19),
    .I0(rst_state[1]),
    .I1(rst_frame_buffer_count[14]),
    .I2(rst_frame_buffer_count[13]),
    .I3(rst_state[0]) 
);
defparam n362_s13.INIT=16'hBF00;
  LUT4 n362_s14 (
    .F(n362_21),
    .I0(n362_16),
    .I1(n364_11),
    .I2(rst_state[1]),
    .I3(rst_frame_buffer_count[14]) 
);
defparam n362_s14.INIT=16'h0400;
  LUT3 n368_s7 (
    .F(n368_13),
    .I0(rst_frame_buffer_count[8]),
    .I1(rst_frame_buffer_count[6]),
    .I2(rst_frame_buffer_count[7]) 
);
defparam n368_s7.INIT=8'h80;
  LUT4 rst_data_addr_14_s4 (
    .F(rst_data_addr_14_9),
    .I0(rst_frame_buffer_count[14]),
    .I1(rst_frame_buffer_count[13]),
    .I2(rst_state[1]),
    .I3(rst_state[0]) 
);
defparam rst_data_addr_14_s4.INIT=16'h0700;
  LUT4 sig_hsync_s6 (
    .F(sig_hsync_11),
    .I0(n520_9),
    .I1(x_Count[0]),
    .I2(x_Count[1]),
    .I3(x_Count[2]) 
);
defparam sig_hsync_s6.INIT=16'h0002;
  LUT4 n69_s3 (
    .F(n69_8),
    .I0(y_Pixel[3]),
    .I1(y_Count[0]),
    .I2(y_Count[1]),
    .I3(n520_7) 
);
defparam n69_s3.INIT=16'h6A00;
  LUT3 rst_state_0_s4 (
    .F(rst_state_0_10),
    .I0(rst_state[1]),
    .I1(rst_bram_start_Z),
    .I2(rst_state[0]) 
);
defparam rst_state_0_s4.INIT=8'hFE;
  LUT4 n371_s7 (
    .F(n371_13),
    .I0(n374_11),
    .I1(rst_frame_buffer_count[3]),
    .I2(rst_frame_buffer_count[4]),
    .I3(rst_frame_buffer_count[5]) 
);
defparam n371_s7.INIT=16'h8000;
  LUT4 x_Pixel_4_s5 (
    .F(x_Pixel[4]),
    .I0(x_Pixel_3_9),
    .I1(x_Count[4]),
    .I2(x_Count[5]),
    .I3(x_Count[6]) 
);
defparam x_Pixel_4_s5.INIT=16'h40BF;
  LUT4 n71_s2 (
    .F(n71_7),
    .I0(y_Count[0]),
    .I1(n520_9),
    .I2(n520_10),
    .I3(n520_11) 
);
defparam n71_s2.INIT=16'h4000;
  LUT4 bram_rd_addr_14_s3 (
    .F(bram_rd_addr_14_8),
    .I0(n62_6),
    .I1(n229_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_14_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_13_s3 (
    .F(bram_rd_addr_13_8),
    .I0(n62_6),
    .I1(n230_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_13_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_12_s3 (
    .F(bram_rd_addr_12_8),
    .I0(n62_6),
    .I1(n231_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_12_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_11_s3 (
    .F(bram_rd_addr_11_8),
    .I0(n62_6),
    .I1(n232_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_11_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_10_s3 (
    .F(bram_rd_addr_10_8),
    .I0(n62_6),
    .I1(n233_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_10_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_9_s3 (
    .F(bram_rd_addr_9_8),
    .I0(n62_6),
    .I1(n234_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_9_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_8_s3 (
    .F(bram_rd_addr_8_8),
    .I0(n62_6),
    .I1(n235_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_8_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_7_s3 (
    .F(bram_rd_addr_7_8),
    .I0(n62_6),
    .I1(n236_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_7_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_6_s3 (
    .F(bram_rd_addr_6_8),
    .I0(n62_6),
    .I1(n237_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_6_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_5_s3 (
    .F(bram_rd_addr_5_8),
    .I0(n62_6),
    .I1(n238_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_5_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_4_s3 (
    .F(bram_rd_addr_4_8),
    .I0(n62_6),
    .I1(n239_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_4_s3.INIT=16'h0004;
  LUT4 bram_rd_addr_3_s3 (
    .F(bram_rd_addr_3_8),
    .I0(n62_6),
    .I1(n240_1),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_addr_3_s3.INIT=16'h0004;
  LUT4 bram_rd_clk_en_s3 (
    .F(bram_rd_clk_en_9),
    .I0(frame_bram_din),
    .I1(n62_6),
    .I2(x_Count[10]),
    .I3(y_Count[9]) 
);
defparam bram_rd_clk_en_s3.INIT=16'h0001;
  LUT3 LCD_DEN_d_s9 (
    .F(LCD_DEN_d_15),
    .I0(n62_6),
    .I1(x_Count[10]),
    .I2(y_Count[9]) 
);
defparam LCD_DEN_d_s9.INIT=8'h01;
  LUT4 x_Pixel_8_s5 (
    .F(x_Pixel[8]),
    .I0(LCD_DEN_d_5),
    .I1(x_Count[8]),
    .I2(x_Count[9]),
    .I3(x_Count[10]) 
);
defparam x_Pixel_8_s5.INIT=16'hFE01;
  LUT4 n117_s11 (
    .F(n117_18),
    .I0(x_Count[10]),
    .I1(LCD_DEN_d_5),
    .I2(x_Count[8]),
    .I3(x_Count[9]) 
);
defparam n117_s11.INIT=16'h0001;
  LUT4 n377_s7 (
    .F(n377_13),
    .I0(rst_frame_buffer_count[0]),
    .I1(rst_state[1]),
    .I2(rst_bram_start_Z),
    .I3(rst_state[0]) 
);
defparam n377_s7.INIT=16'hAA64;
  LUT3 rst_frame_buffer_count_14_s4 (
    .F(rst_frame_buffer_count_14_10),
    .I0(rst_state[1]),
    .I1(rst_bram_start_Z),
    .I2(rst_state[0]) 
);
defparam rst_frame_buffer_count_14_s4.INIT=8'h0B;
  DFFR x_Count_9_s0 (
    .Q(x_Count[9]),
    .D(n30_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n520_4) 
);
defparam x_Count_9_s0.INIT=1'b0;
  DFFR x_Count_8_s0 (
    .Q(x_Count[8]),
    .D(n31_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n520_4) 
);
defparam x_Count_8_s0.INIT=1'b0;
  DFFR x_Count_7_s0 (
    .Q(x_Count[7]),
    .D(n32_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n520_4) 
);
defparam x_Count_7_s0.INIT=1'b0;
  DFFR x_Count_6_s0 (
    .Q(x_Count[6]),
    .D(n33_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n520_4) 
);
defparam x_Count_6_s0.INIT=1'b0;
  DFFR x_Count_5_s0 (
    .Q(x_Count[5]),
    .D(n34_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n520_4) 
);
defparam x_Count_5_s0.INIT=1'b0;
  DFFR x_Count_4_s0 (
    .Q(x_Count[4]),
    .D(n35_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n520_4) 
);
defparam x_Count_4_s0.INIT=1'b0;
  DFFR x_Count_3_s0 (
    .Q(x_Count[3]),
    .D(n36_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n520_4) 
);
defparam x_Count_3_s0.INIT=1'b0;
  DFFR x_Count_2_s0 (
    .Q(x_Count[2]),
    .D(n37_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n520_4) 
);
defparam x_Count_2_s0.INIT=1'b0;
  DFFR x_Count_1_s0 (
    .Q(x_Count[1]),
    .D(n38_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n520_4) 
);
defparam x_Count_1_s0.INIT=1'b0;
  DFFR x_Count_0_s0 (
    .Q(x_Count[0]),
    .D(n39_6),
    .CLK(LCD_CLOCK_d),
    .RESET(n520_4) 
);
defparam x_Count_0_s0.INIT=1'b0;
  DFFE rst_data_addr_14_s0 (
    .Q(rst_data_addr[14]),
    .D(rst_frame_buffer_count[14]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_14_s0.INIT=1'b0;
  DFFE rst_data_addr_13_s0 (
    .Q(rst_data_addr[13]),
    .D(rst_frame_buffer_count[13]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_13_s0.INIT=1'b0;
  DFFE rst_data_addr_12_s0 (
    .Q(rst_data_addr[12]),
    .D(rst_frame_buffer_count[12]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_12_s0.INIT=1'b0;
  DFFE rst_data_addr_11_s0 (
    .Q(rst_data_addr[11]),
    .D(rst_frame_buffer_count[11]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_11_s0.INIT=1'b0;
  DFFE rst_data_addr_10_s0 (
    .Q(rst_data_addr[10]),
    .D(rst_frame_buffer_count[10]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_10_s0.INIT=1'b0;
  DFFE rst_data_addr_9_s0 (
    .Q(rst_data_addr[9]),
    .D(rst_frame_buffer_count[9]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_9_s0.INIT=1'b0;
  DFFE rst_data_addr_8_s0 (
    .Q(rst_data_addr[8]),
    .D(rst_frame_buffer_count[8]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_8_s0.INIT=1'b0;
  DFFE rst_data_addr_7_s0 (
    .Q(rst_data_addr[7]),
    .D(rst_frame_buffer_count[7]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_7_s0.INIT=1'b0;
  DFFE rst_data_addr_6_s0 (
    .Q(rst_data_addr[6]),
    .D(rst_frame_buffer_count[6]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_6_s0.INIT=1'b0;
  DFFE rst_data_addr_5_s0 (
    .Q(rst_data_addr[5]),
    .D(rst_frame_buffer_count[5]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_5_s0.INIT=1'b0;
  DFFE rst_data_addr_4_s0 (
    .Q(rst_data_addr[4]),
    .D(rst_frame_buffer_count[4]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_4_s0.INIT=1'b0;
  DFFE rst_data_addr_3_s0 (
    .Q(rst_data_addr[3]),
    .D(rst_frame_buffer_count[3]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_3_s0.INIT=1'b0;
  DFFE rst_data_addr_2_s0 (
    .Q(rst_data_addr[2]),
    .D(rst_frame_buffer_count[2]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_2_s0.INIT=1'b0;
  DFFE rst_data_addr_1_s0 (
    .Q(rst_data_addr[1]),
    .D(rst_frame_buffer_count[1]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_1_s0.INIT=1'b0;
  DFFE rst_data_addr_0_s0 (
    .Q(rst_data_addr[0]),
    .D(rst_frame_buffer_count[0]),
    .CLK(sys_clock),
    .CE(rst_data_addr_14_6) 
);
defparam rst_data_addr_0_s0.INIT=1'b0;
  DFFR x_Count_10_s0 (
    .Q(x_Count[10]),
    .D(n29_1),
    .CLK(LCD_CLOCK_d),
    .RESET(n520_4) 
);
defparam x_Count_10_s0.INIT=1'b0;
  DFFE y_Count_9_s1 (
    .Q(y_Count[9]),
    .D(n62_5),
    .CLK(LCD_CLOCK_d),
    .CE(n520_4) 
);
defparam y_Count_9_s1.INIT=1'b0;
  DFFE y_Count_8_s1 (
    .Q(y_Count[8]),
    .D(n63_5),
    .CLK(LCD_CLOCK_d),
    .CE(n520_4) 
);
defparam y_Count_8_s1.INIT=1'b0;
  DFFE y_Count_7_s1 (
    .Q(y_Count[7]),
    .D(n64_5),
    .CLK(LCD_CLOCK_d),
    .CE(n520_4) 
);
defparam y_Count_7_s1.INIT=1'b0;
  DFFE y_Count_6_s1 (
    .Q(y_Count[6]),
    .D(n65_5),
    .CLK(LCD_CLOCK_d),
    .CE(n520_4) 
);
defparam y_Count_6_s1.INIT=1'b0;
  DFFE y_Count_5_s1 (
    .Q(y_Count[5]),
    .D(n66_5),
    .CLK(LCD_CLOCK_d),
    .CE(n520_4) 
);
defparam y_Count_5_s1.INIT=1'b0;
  DFFE y_Count_4_s1 (
    .Q(y_Pixel[5]),
    .D(n67_5),
    .CLK(LCD_CLOCK_d),
    .CE(n520_4) 
);
defparam y_Count_4_s1.INIT=1'b0;
  DFFE y_Count_3_s1 (
    .Q(y_Pixel[4]),
    .D(n68_5),
    .CLK(LCD_CLOCK_d),
    .CE(n520_4) 
);
defparam y_Count_3_s1.INIT=1'b0;
  DFFE y_Count_2_s1 (
    .Q(y_Pixel[3]),
    .D(n69_8),
    .CLK(LCD_CLOCK_d),
    .CE(n520_4) 
);
defparam y_Count_2_s1.INIT=1'b0;
  DFFE y_Count_1_s1 (
    .Q(y_Count[1]),
    .D(n70_5),
    .CLK(LCD_CLOCK_d),
    .CE(n520_4) 
);
defparam y_Count_1_s1.INIT=1'b0;
  DFFE y_Count_0_s1 (
    .Q(y_Count[0]),
    .D(n71_7),
    .CLK(LCD_CLOCK_d),
    .CE(n520_4) 
);
defparam y_Count_0_s1.INIT=1'b0;
  DFFRE rst_state_1_s1 (
    .Q(rst_state[1]),
    .D(rst_state[0]),
    .CLK(sys_clock),
    .CE(rst_state_1_8),
    .RESET(rst_state[1]) 
);
defparam rst_state_1_s1.INIT=1'b0;
  DFFE rst_state_0_s1 (
    .Q(rst_state[0]),
    .D(n362_11),
    .CLK(sys_clock),
    .CE(rst_state_0_10) 
);
defparam rst_state_0_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_14_s1 (
    .Q(rst_frame_buffer_count[14]),
    .D(n363_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_14_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_13_s1 (
    .Q(rst_frame_buffer_count[13]),
    .D(n364_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_13_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_12_s1 (
    .Q(rst_frame_buffer_count[12]),
    .D(n365_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_12_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_11_s1 (
    .Q(rst_frame_buffer_count[11]),
    .D(n366_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_11_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_10_s1 (
    .Q(rst_frame_buffer_count[10]),
    .D(n367_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_10_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_9_s1 (
    .Q(rst_frame_buffer_count[9]),
    .D(n368_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_9_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_8_s1 (
    .Q(rst_frame_buffer_count[8]),
    .D(n369_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_8_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_7_s1 (
    .Q(rst_frame_buffer_count[7]),
    .D(n370_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_7_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_6_s1 (
    .Q(rst_frame_buffer_count[6]),
    .D(n371_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_6_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_5_s1 (
    .Q(rst_frame_buffer_count[5]),
    .D(n372_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_5_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_4_s1 (
    .Q(rst_frame_buffer_count[4]),
    .D(n373_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_4_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_3_s1 (
    .Q(rst_frame_buffer_count[3]),
    .D(n374_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_3_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_2_s1 (
    .Q(rst_frame_buffer_count[2]),
    .D(n375_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_2_s1.INIT=1'b0;
  DFFE rst_frame_buffer_count_1_s1 (
    .Q(rst_frame_buffer_count[1]),
    .D(n376_10),
    .CLK(sys_clock),
    .CE(rst_frame_buffer_count_14_10) 
);
defparam rst_frame_buffer_count_1_s1.INIT=1'b0;
  DFFE rst_data_wren_s1 (
    .Q(rst_data_wren),
    .D(n378_11),
    .CLK(sys_clock),
    .CE(n379_9) 
);
defparam rst_data_wren_s1.INIT=1'b0;
  DFFE rst_bram_complete_s1 (
    .Q(rst_bram_complete_Z),
    .D(rst_state[1]),
    .CLK(sys_clock),
    .CE(n379_9) 
);
defparam rst_bram_complete_s1.INIT=1'b0;
  DFF rst_frame_buffer_count_0_s3 (
    .Q(rst_frame_buffer_count[0]),
    .D(n377_13),
    .CLK(sys_clock) 
);
defparam rst_frame_buffer_count_0_s3.INIT=1'b0;
  ALU n38_s (
    .SUM(n38_1),
    .COUT(n38_2),
    .I0(x_Count[1]),
    .I1(x_Count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s.ALU_MODE=0;
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(x_Count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n38_2) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(x_Count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(x_Count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(x_Count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(x_Count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(x_Count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(x_Count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(x_Count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_0_COUT),
    .I0(x_Count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(x_Pixel[3]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(x_Pixel[4]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(x_Pixel[5]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n237_s (
    .SUM(n237_1),
    .COUT(n237_2),
    .I0(x_Pixel[6]),
    .I1(y_Pixel[6]),
    .I3(GND),
    .CIN(n238_2) 
);
defparam n237_s.ALU_MODE=0;
  ALU n236_s (
    .SUM(n236_1),
    .COUT(n236_2),
    .I0(x_Pixel[7]),
    .I1(y_Pixel[7]),
    .I3(GND),
    .CIN(n237_2) 
);
defparam n236_s.ALU_MODE=0;
  ALU n235_s (
    .SUM(n235_1),
    .COUT(n235_2),
    .I0(x_Pixel[8]),
    .I1(y_Pixel[8]),
    .I3(GND),
    .CIN(n236_2) 
);
defparam n235_s.ALU_MODE=0;
  ALU n234_s (
    .SUM(n234_1),
    .COUT(n234_2),
    .I0(n117_18),
    .I1(y_Pixel[9]),
    .I3(GND),
    .CIN(n235_2) 
);
defparam n234_s.ALU_MODE=0;
  ALU n233_s (
    .SUM(n233_1),
    .COUT(n233_2),
    .I0(GND),
    .I1(y_Pixel[10]),
    .I3(GND),
    .CIN(n234_2) 
);
defparam n233_s.ALU_MODE=0;
  ALU n232_s (
    .SUM(n232_1),
    .COUT(n232_2),
    .I0(GND),
    .I1(y_Pixel[11]),
    .I3(GND),
    .CIN(n233_2) 
);
defparam n232_s.ALU_MODE=0;
  ALU n231_s (
    .SUM(n231_1),
    .COUT(n231_2),
    .I0(GND),
    .I1(y_Pixel[12]),
    .I3(GND),
    .CIN(n232_2) 
);
defparam n231_s.ALU_MODE=0;
  ALU n230_s (
    .SUM(n230_1),
    .COUT(n230_2),
    .I0(GND),
    .I1(y_Pixel[13]),
    .I3(GND),
    .CIN(n231_2) 
);
defparam n230_s.ALU_MODE=0;
  ALU n229_s (
    .SUM(n229_1),
    .COUT(n229_0_COUT),
    .I0(GND),
    .I1(y_Pixel[14]),
    .I3(GND),
    .CIN(n230_2) 
);
defparam n229_s.ALU_MODE=0;
  ALU y_Pixel_6_s (
    .SUM(y_Pixel[6]),
    .COUT(y_Pixel_6_4),
    .I0(y_Count[5]),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_6_s.ALU_MODE=0;
  ALU mult_1032_DOUT_1_s (
    .SUM(mult_1032_DOUT_1_1),
    .COUT(mult_1032_DOUT_1_2),
    .I0(y_Count[6]),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_6_4) 
);
defparam mult_1032_DOUT_1_s.ALU_MODE=0;
  ALU mult_1032_DOUT_2_s (
    .SUM(mult_1032_DOUT_2_1),
    .COUT(mult_1032_DOUT_2_2),
    .I0(y_Count[7]),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(mult_1032_DOUT_1_2) 
);
defparam mult_1032_DOUT_2_s.ALU_MODE=0;
  ALU mult_1032_DOUT_3_s (
    .SUM(mult_1032_DOUT_3_1),
    .COUT(mult_1032_DOUT_3_2),
    .I0(y_Count[8]),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(mult_1032_DOUT_2_2) 
);
defparam mult_1032_DOUT_3_s.ALU_MODE=0;
  ALU mult_1032_DOUT_4_s (
    .SUM(mult_1032_DOUT_4_1),
    .COUT(mult_1032_DOUT_4_2),
    .I0(y_Count[9]),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(mult_1032_DOUT_3_2) 
);
defparam mult_1032_DOUT_4_s.ALU_MODE=0;
  ALU mult_1032_DOUT_5_s (
    .SUM(mult_1032_DOUT_5_1),
    .COUT(mult_1032_DOUT_5_2),
    .I0(GND),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(mult_1032_DOUT_4_2) 
);
defparam mult_1032_DOUT_5_s.ALU_MODE=0;
  ALU mult_1032_DOUT_6_s (
    .SUM(mult_1032_DOUT_6_1),
    .COUT(mult_1032_DOUT_6_2),
    .I0(GND),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(mult_1032_DOUT_5_2) 
);
defparam mult_1032_DOUT_6_s.ALU_MODE=0;
  ALU mult_1032_DOUT_7_s (
    .SUM(mult_1032_DOUT_7_1),
    .COUT(mult_1032_DOUT_8_3),
    .I0(GND),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(mult_1032_DOUT_6_2) 
);
defparam mult_1032_DOUT_7_s.ALU_MODE=0;
  ALU y_Pixel_7_s (
    .SUM(y_Pixel[7]),
    .COUT(y_Pixel_7_4),
    .I0(mult_1032_DOUT_1_1),
    .I1(y_Pixel[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam y_Pixel_7_s.ALU_MODE=0;
  ALU y_Pixel_8_s (
    .SUM(y_Pixel[8]),
    .COUT(y_Pixel_8_4),
    .I0(mult_1032_DOUT_2_1),
    .I1(y_Pixel[4]),
    .I3(GND),
    .CIN(y_Pixel_7_4) 
);
defparam y_Pixel_8_s.ALU_MODE=0;
  ALU y_Pixel_9_s (
    .SUM(y_Pixel[9]),
    .COUT(y_Pixel_9_4),
    .I0(mult_1032_DOUT_3_1),
    .I1(y_Pixel[5]),
    .I3(GND),
    .CIN(y_Pixel_8_4) 
);
defparam y_Pixel_9_s.ALU_MODE=0;
  ALU y_Pixel_10_s (
    .SUM(y_Pixel[10]),
    .COUT(y_Pixel_10_4),
    .I0(mult_1032_DOUT_4_1),
    .I1(y_Count[5]),
    .I3(GND),
    .CIN(y_Pixel_9_4) 
);
defparam y_Pixel_10_s.ALU_MODE=0;
  ALU y_Pixel_11_s (
    .SUM(y_Pixel[11]),
    .COUT(y_Pixel_11_4),
    .I0(mult_1032_DOUT_5_1),
    .I1(y_Count[6]),
    .I3(GND),
    .CIN(y_Pixel_10_4) 
);
defparam y_Pixel_11_s.ALU_MODE=0;
  ALU y_Pixel_12_s (
    .SUM(y_Pixel[12]),
    .COUT(y_Pixel_12_4),
    .I0(mult_1032_DOUT_6_1),
    .I1(y_Count[7]),
    .I3(GND),
    .CIN(y_Pixel_11_4) 
);
defparam y_Pixel_12_s.ALU_MODE=0;
  ALU y_Pixel_13_s (
    .SUM(y_Pixel[13]),
    .COUT(y_Pixel_13_4),
    .I0(mult_1032_DOUT_7_1),
    .I1(y_Count[8]),
    .I3(GND),
    .CIN(y_Pixel_12_4) 
);
defparam y_Pixel_13_s.ALU_MODE=0;
  ALU y_Pixel_14_s (
    .SUM(y_Pixel[14]),
    .COUT(mult_1033_DOUT_8_3),
    .I0(mult_1032_DOUT_8_3),
    .I1(y_Count[9]),
    .I3(GND),
    .CIN(y_Pixel_13_4) 
);
defparam y_Pixel_14_s.ALU_MODE=0;
  INV n39_s2 (
    .O(n39_6),
    .I(x_Count[0]) 
);
  dual_bram dual_port_ram (
    .sys_clock(sys_clock),
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .bram_wr_clk_en(bram_wr_clk_en),
    .bram_rd_clk_en(bram_rd_clk_en),
    .bram_din(bram_din[0]),
    .bram_wr_addr(bram_wr_addr[14:0]),
    .bram_rd_addr(bram_rd_addr[14:0]),
    .bram_qout(bram_qout[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vga_controller */
module dual_adc_bram (
  sys_clock,
  adc_bram_wr_clk_en,
  adc_data_wren_Z,
  adc_bram_din,
  adc_bram_wr_addr,
  adc_data_addr_Z,
  adc_data_out
)
;
input sys_clock;
input adc_bram_wr_clk_en;
input adc_data_wren_Z;
input [6:0] adc_bram_din;
input [7:0] adc_bram_wr_addr;
input [7:0] adc_data_addr_Z;
output [6:0] adc_data_out;
wire [31:7] DO;
wire VCC;
wire GND;
  SDPB sdpb_inst_0 (
    .DO({DO[31:7],adc_data_out[6:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,adc_bram_din[6:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,adc_bram_wr_addr[7:0],GND,GND,GND}),
    .ADB({GND,GND,GND,adc_data_addr_Z[7:0],GND,GND,GND}),
    .CLKA(sys_clock),
    .CLKB(sys_clock),
    .CEA(adc_bram_wr_clk_en),
    .CEB(adc_data_wren_Z),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam sdpb_inst_0.BIT_WIDTH_0=8;
defparam sdpb_inst_0.BIT_WIDTH_1=8;
defparam sdpb_inst_0.BLK_SEL_0=3'b000;
defparam sdpb_inst_0.BLK_SEL_1=3'b000;
defparam sdpb_inst_0.INIT_RAM_00=256'h0000000000000000000000000000000000000000000000000000000077777777;
defparam sdpb_inst_0.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_03=256'h0000000000000000000000000000000000000000003C00000000000000000000;
defparam sdpb_inst_0.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000007700000000000077;
defparam sdpb_inst_0.INIT_RAM_07=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_18=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam sdpb_inst_0.READ_MODE=1'b0;
defparam sdpb_inst_0.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* dual_adc_bram */
module adc_controller (
  sys_clock,
  adc_interrupt_Z,
  finished_drawing_Z,
  rst_bram_complete_Z,
  adc_data_wren_Z,
  ADC_DATA_d,
  adc_data_addr_Z,
  rst_bram_start_Z,
  start_drawing_Z,
  ADC_RD_d,
  adc_data_out
)
;
input sys_clock;
input adc_interrupt_Z;
input finished_drawing_Z;
input rst_bram_complete_Z;
input adc_data_wren_Z;
input [7:0] ADC_DATA_d;
input [7:0] adc_data_addr_Z;
output rst_bram_start_Z;
output start_drawing_Z;
output ADC_RD_d;
output [6:0] adc_data_out;
wire n142_19;
wire n317_11;
wire n153_9;
wire n122_4;
wire n282_4;
wire adc_mem_addr_count_7_6;
wire disp_state_1_8;
wire adc_state_2_9;
wire n143_32;
wire n169_9;
wire n168_9;
wire n167_9;
wire n166_9;
wire n165_9;
wire n164_9;
wire n163_9;
wire n162_9;
wire n353_10;
wire n320_12;
wire n319_9;
wire n170_10;
wire n152_10;
wire n151_10;
wire n150_10;
wire n149_10;
wire n148_10;
wire n147_10;
wire n146_12;
wire n143_34;
wire n144_30;
wire n145_30;
wire n153_10;
wire n122_5;
wire n282_5;
wire n282_6;
wire n282_7;
wire disp_state_1_10;
wire adc_state_2_10;
wire adc_state_2_11;
wire n166_10;
wire n165_10;
wire n163_10;
wire n153_11;
wire n122_6;
wire n122_7;
wire n122_8;
wire n282_8;
wire n282_9;
wire n282_10;
wire n282_11;
wire n282_12;
wire n282_13;
wire n282_14;
wire disp_state_1_11;
wire adc_state_2_12;
wire disp_state_1_13;
wire n281_11;
wire n321_10;
wire adc_bram_wr_clk_en;
wire start_disp_draw;
wire finished_disp_draw;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_0_COUT;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n270_1;
wire n270_2;
wire n269_1;
wire n269_2;
wire n268_1;
wire n268_2;
wire n267_1;
wire n267_2;
wire n266_1;
wire n266_2;
wire n265_1;
wire n265_2;
wire n264_1;
wire n264_2;
wire n263_1;
wire n263_2;
wire n262_1;
wire n262_2;
wire n261_1;
wire n261_2;
wire n260_1;
wire n260_2;
wire n259_1;
wire n259_2;
wire n258_1;
wire n258_2;
wire n257_1;
wire n257_2;
wire n256_1;
wire n256_2;
wire n255_1;
wire n255_2;
wire n254_1;
wire n254_2;
wire n253_1;
wire n253_2;
wire n252_1;
wire n252_2;
wire n251_1;
wire n251_2;
wire n250_1;
wire n250_0_COUT;
wire n391_DOUT_0_1_SUM;
wire n391_DOUT_0_4;
wire n391_DOUT_1_5;
wire n391_DOUT_1_4;
wire n391_DOUT_2_5;
wire n391_DOUT_2_4;
wire n391_DOUT_3_5;
wire n391_DOUT_3_4;
wire n391_DOUT_4_5;
wire n391_DOUT_4_4;
wire n391_DOUT_5_5;
wire n391_DOUT_5_4;
wire n391_DOUT_6_5;
wire n391_DOUT_6_4;
wire n391_DOUT_7_4;
wire n391_DOUT_8_4;
wire n392_DOUT_0_1_SUM;
wire n392_DOUT_0_4;
wire n392_DOUT_1_5;
wire n392_DOUT_1_4;
wire n392_DOUT_2_5;
wire n392_DOUT_2_4;
wire n392_DOUT_3_5;
wire n392_DOUT_3_4;
wire n392_DOUT_4_5;
wire n392_DOUT_4_4;
wire n392_DOUT_5_5;
wire n392_DOUT_5_4;
wire n392_DOUT_6_5;
wire n392_DOUT_6_4;
wire n392_DOUT_7_4;
wire n392_DOUT_8_4;
wire n393_DOUT_0_1_SUM;
wire n393_DOUT_0_4;
wire n393_DOUT_1_1_SUM;
wire n393_DOUT_1_4;
wire n45_6;
wire n45_5;
wire n44_6;
wire n44_5;
wire n43_6;
wire n43_5;
wire n42_6;
wire n42_5;
wire n41_6;
wire n41_5;
wire n40_5;
wire n39_9;
wire n31_6;
wire n32_6;
wire n33_6;
wire n34_6;
wire n35_6;
wire n36_6;
wire n37_6;
wire n146_13;
wire n320_13;
wire n318_13;
wire n121_6;
wire [6:0] adc_bram_din;
wire [7:0] adc_bram_wr_addr;
wire [7:0] adc_mem_addr_count;
wire [16:0] waiting_state_count;
wire [31:0] refresh_state_count;
wire [1:0] disp_state;
wire [2:0] adc_state;
wire VCC;
wire GND;
  LUT4 n142_s11 (
    .F(n142_19),
    .I0(adc_interrupt_Z),
    .I1(adc_state[1]),
    .I2(adc_state[0]),
    .I3(adc_state[2]) 
);
defparam n142_s11.INIT=16'h03DC;
  LUT2 n317_s5 (
    .F(n317_11),
    .I0(disp_state[0]),
    .I1(disp_state[1]) 
);
defparam n317_s5.INIT=4'h6;
  LUT3 n153_s5 (
    .F(n153_9),
    .I0(adc_state[0]),
    .I1(n153_10),
    .I2(adc_state[1]) 
);
defparam n153_s5.INIT=8'h10;
  LUT3 n122_s1 (
    .F(n122_4),
    .I0(n122_5),
    .I1(waiting_state_count[16]),
    .I2(adc_state[2]) 
);
defparam n122_s1.INIT=8'hE0;
  LUT4 n282_s1 (
    .F(n282_4),
    .I0(n282_5),
    .I1(n282_6),
    .I2(n282_7),
    .I3(n321_10) 
);
defparam n282_s1.INIT=16'h7F00;
  LUT4 adc_mem_addr_count_7_s2 (
    .F(adc_mem_addr_count_7_6),
    .I0(n153_10),
    .I1(finished_disp_draw),
    .I2(adc_state[0]),
    .I3(adc_state[1]) 
);
defparam adc_mem_addr_count_7_s2.INIT=16'hC500;
  LUT4 disp_state_1_s3 (
    .F(disp_state_1_8),
    .I0(n282_6),
    .I1(disp_state_1_13),
    .I2(n282_5),
    .I3(disp_state_1_10) 
);
defparam disp_state_1_s3.INIT=16'h7F00;
  LUT3 adc_state_2_s4 (
    .F(adc_state_2_9),
    .I0(adc_state_2_10),
    .I1(n122_5),
    .I2(adc_state_2_11) 
);
defparam adc_state_2_s4.INIT=8'h0D;
  LUT2 n143_s22 (
    .F(n143_32),
    .I0(adc_state[0]),
    .I1(n153_10) 
);
defparam n143_s22.INIT=4'h1;
  LUT2 n169_s4 (
    .F(n169_9),
    .I0(adc_state[0]),
    .I1(adc_mem_addr_count[0]) 
);
defparam n169_s4.INIT=4'h1;
  LUT3 n168_s4 (
    .F(n168_9),
    .I0(adc_state[0]),
    .I1(adc_mem_addr_count[1]),
    .I2(adc_mem_addr_count[0]) 
);
defparam n168_s4.INIT=8'h14;
  LUT4 n167_s4 (
    .F(n167_9),
    .I0(adc_mem_addr_count[1]),
    .I1(adc_mem_addr_count[0]),
    .I2(adc_state[0]),
    .I3(adc_mem_addr_count[2]) 
);
defparam n167_s4.INIT=16'h0708;
  LUT3 n166_s4 (
    .F(n166_9),
    .I0(adc_state[0]),
    .I1(adc_mem_addr_count[3]),
    .I2(n166_10) 
);
defparam n166_s4.INIT=8'h14;
  LUT3 n165_s4 (
    .F(n165_9),
    .I0(adc_state[0]),
    .I1(adc_mem_addr_count[4]),
    .I2(n165_10) 
);
defparam n165_s4.INIT=8'h14;
  LUT4 n164_s4 (
    .F(n164_9),
    .I0(adc_mem_addr_count[4]),
    .I1(n165_10),
    .I2(adc_state[0]),
    .I3(adc_mem_addr_count[5]) 
);
defparam n164_s4.INIT=16'h0708;
  LUT3 n163_s4 (
    .F(n163_9),
    .I0(adc_state[0]),
    .I1(adc_mem_addr_count[6]),
    .I2(n163_10) 
);
defparam n163_s4.INIT=8'h14;
  LUT4 n162_s4 (
    .F(n162_9),
    .I0(adc_mem_addr_count[6]),
    .I1(n163_10),
    .I2(adc_state[0]),
    .I3(adc_mem_addr_count[7]) 
);
defparam n162_s4.INIT=16'h0708;
  LUT4 n353_s5 (
    .F(n353_10),
    .I0(n282_5),
    .I1(n282_6),
    .I2(n282_7),
    .I3(disp_state[0]) 
);
defparam n353_s5.INIT=16'h7F00;
  LUT2 n320_s6 (
    .F(n320_12),
    .I0(disp_state[0]),
    .I1(finished_drawing_Z) 
);
defparam n320_s6.INIT=4'h1;
  LUT2 n319_s4 (
    .F(n319_9),
    .I0(rst_bram_complete_Z),
    .I1(disp_state[0]) 
);
defparam n319_s4.INIT=4'h4;
  LUT2 n170_s5 (
    .F(n170_10),
    .I0(finished_disp_draw),
    .I1(adc_state[0]) 
);
defparam n170_s5.INIT=4'h4;
  LUT3 n152_s5 (
    .F(n152_10),
    .I0(adc_state[0]),
    .I1(n153_10),
    .I2(n45_6) 
);
defparam n152_s5.INIT=8'h10;
  LUT3 n151_s5 (
    .F(n151_10),
    .I0(adc_state[0]),
    .I1(n153_10),
    .I2(n44_6) 
);
defparam n151_s5.INIT=8'h10;
  LUT3 n150_s5 (
    .F(n150_10),
    .I0(adc_state[0]),
    .I1(n153_10),
    .I2(n43_6) 
);
defparam n150_s5.INIT=8'h10;
  LUT3 n149_s5 (
    .F(n149_10),
    .I0(adc_state[0]),
    .I1(n153_10),
    .I2(n42_6) 
);
defparam n149_s5.INIT=8'h10;
  LUT3 n148_s5 (
    .F(n148_10),
    .I0(adc_state[0]),
    .I1(n153_10),
    .I2(n41_6) 
);
defparam n148_s5.INIT=8'h10;
  LUT3 n147_s5 (
    .F(n147_10),
    .I0(adc_state[0]),
    .I1(n153_10),
    .I2(n40_5) 
);
defparam n147_s5.INIT=8'h10;
  LUT3 n146_s6 (
    .F(n146_12),
    .I0(adc_state[0]),
    .I1(n153_10),
    .I2(n39_9) 
);
defparam n146_s6.INIT=8'h10;
  LUT4 n143_s23 (
    .F(n143_34),
    .I0(adc_state[0]),
    .I1(adc_state[2]),
    .I2(n153_10),
    .I3(adc_state[1]) 
);
defparam n143_s23.INIT=16'h0100;
  LUT4 n144_s21 (
    .F(n144_30),
    .I0(n153_10),
    .I1(adc_state[2]),
    .I2(adc_state[0]),
    .I3(adc_state[1]) 
);
defparam n144_s21.INIT=16'h0230;
  LUT4 n145_s21 (
    .F(n145_30),
    .I0(n153_10),
    .I1(adc_state[1]),
    .I2(adc_state[0]),
    .I3(adc_state[2]) 
);
defparam n145_s21.INIT=16'h000B;
  LUT4 n153_s6 (
    .F(n153_10),
    .I0(n153_11),
    .I1(n166_10),
    .I2(adc_mem_addr_count[6]),
    .I3(adc_mem_addr_count[7]) 
);
defparam n153_s6.INIT=16'hD000;
  LUT4 n122_s2 (
    .F(n122_5),
    .I0(n122_6),
    .I1(n122_7),
    .I2(n122_8),
    .I3(waiting_state_count[15]) 
);
defparam n122_s2.INIT=16'h4F00;
  LUT4 n282_s2 (
    .F(n282_5),
    .I0(n282_8),
    .I1(n282_9),
    .I2(n282_10),
    .I3(n282_11) 
);
defparam n282_s2.INIT=16'h8000;
  LUT4 n282_s3 (
    .F(n282_6),
    .I0(n282_12),
    .I1(refresh_state_count[5]),
    .I2(refresh_state_count[6]),
    .I3(n282_13) 
);
defparam n282_s3.INIT=16'hBF00;
  LUT2 n282_s4 (
    .F(n282_7),
    .I0(refresh_state_count[11]),
    .I1(n282_14) 
);
defparam n282_s4.INIT=4'h4;
  LUT4 disp_state_1_s5 (
    .F(disp_state_1_10),
    .I0(disp_state[1]),
    .I1(rst_bram_complete_Z),
    .I2(disp_state_1_11),
    .I3(disp_state[0]) 
);
defparam disp_state_1_s5.INIT=16'hEEF0;
  LUT4 adc_state_2_s5 (
    .F(adc_state_2_10),
    .I0(adc_state[0]),
    .I1(adc_state[1]),
    .I2(waiting_state_count[16]),
    .I3(adc_state[2]) 
);
defparam adc_state_2_s5.INIT=16'h0100;
  LUT3 adc_state_2_s6 (
    .F(adc_state_2_11),
    .I0(adc_state[2]),
    .I1(adc_state_2_12),
    .I2(adc_state[0]) 
);
defparam adc_state_2_s6.INIT=8'h40;
  LUT3 n166_s5 (
    .F(n166_10),
    .I0(adc_mem_addr_count[1]),
    .I1(adc_mem_addr_count[0]),
    .I2(adc_mem_addr_count[2]) 
);
defparam n166_s5.INIT=8'h80;
  LUT4 n165_s5 (
    .F(n165_10),
    .I0(adc_mem_addr_count[1]),
    .I1(adc_mem_addr_count[0]),
    .I2(adc_mem_addr_count[2]),
    .I3(adc_mem_addr_count[3]) 
);
defparam n165_s5.INIT=16'h8000;
  LUT3 n163_s5 (
    .F(n163_10),
    .I0(adc_mem_addr_count[4]),
    .I1(adc_mem_addr_count[5]),
    .I2(n165_10) 
);
defparam n163_s5.INIT=8'h80;
  LUT3 n153_s7 (
    .F(n153_11),
    .I0(adc_mem_addr_count[3]),
    .I1(adc_mem_addr_count[4]),
    .I2(adc_mem_addr_count[5]) 
);
defparam n153_s7.INIT=8'h01;
  LUT4 n122_s3 (
    .F(n122_6),
    .I0(waiting_state_count[9]),
    .I1(waiting_state_count[8]),
    .I2(waiting_state_count[7]),
    .I3(waiting_state_count[6]) 
);
defparam n122_s3.INIT=16'h0001;
  LUT3 n122_s4 (
    .F(n122_7),
    .I0(waiting_state_count[12]),
    .I1(waiting_state_count[11]),
    .I2(waiting_state_count[10]) 
);
defparam n122_s4.INIT=8'h80;
  LUT2 n122_s5 (
    .F(n122_8),
    .I0(waiting_state_count[14]),
    .I1(waiting_state_count[13]) 
);
defparam n122_s5.INIT=4'h1;
  LUT4 n282_s5 (
    .F(n282_8),
    .I0(refresh_state_count[27]),
    .I1(refresh_state_count[26]),
    .I2(refresh_state_count[25]),
    .I3(refresh_state_count[24]) 
);
defparam n282_s5.INIT=16'h0001;
  LUT4 n282_s6 (
    .F(n282_9),
    .I0(refresh_state_count[19]),
    .I1(refresh_state_count[18]),
    .I2(refresh_state_count[17]),
    .I3(refresh_state_count[16]) 
);
defparam n282_s6.INIT=16'h0001;
  LUT4 n282_s7 (
    .F(n282_10),
    .I0(refresh_state_count[23]),
    .I1(refresh_state_count[22]),
    .I2(refresh_state_count[21]),
    .I3(refresh_state_count[20]) 
);
defparam n282_s7.INIT=16'h0001;
  LUT4 n282_s8 (
    .F(n282_11),
    .I0(refresh_state_count[31]),
    .I1(refresh_state_count[30]),
    .I2(refresh_state_count[29]),
    .I3(refresh_state_count[28]) 
);
defparam n282_s8.INIT=16'h0001;
  LUT3 n282_s9 (
    .F(n282_12),
    .I0(refresh_state_count[4]),
    .I1(refresh_state_count[3]),
    .I2(refresh_state_count[2]) 
);
defparam n282_s9.INIT=8'h01;
  LUT4 n282_s10 (
    .F(n282_13),
    .I0(refresh_state_count[15]),
    .I1(refresh_state_count[14]),
    .I2(refresh_state_count[13]),
    .I3(refresh_state_count[12]) 
);
defparam n282_s10.INIT=16'h0001;
  LUT4 n282_s11 (
    .F(n282_14),
    .I0(refresh_state_count[10]),
    .I1(refresh_state_count[9]),
    .I2(refresh_state_count[8]),
    .I3(refresh_state_count[7]) 
);
defparam n282_s11.INIT=16'h0001;
  LUT3 disp_state_1_s6 (
    .F(disp_state_1_11),
    .I0(finished_drawing_Z),
    .I1(start_disp_draw),
    .I2(disp_state[1]) 
);
defparam disp_state_1_s6.INIT=8'hAC;
  LUT3 adc_state_2_s7 (
    .F(adc_state_2_12),
    .I0(adc_interrupt_Z),
    .I1(finished_disp_draw),
    .I2(adc_state[1]) 
);
defparam adc_state_2_s7.INIT=8'h3A;
  LUT4 disp_state_1_s7 (
    .F(disp_state_1_13),
    .I0(refresh_state_count[11]),
    .I1(disp_state[0]),
    .I2(disp_state[1]),
    .I3(n282_14) 
);
defparam disp_state_1_s7.INIT=16'h4000;
  LUT3 n281_s3 (
    .F(n281_11),
    .I0(refresh_state_count[0]),
    .I1(disp_state[0]),
    .I2(disp_state[1]) 
);
defparam n281_s3.INIT=8'h6A;
  LUT2 n321_s5 (
    .F(n321_10),
    .I0(disp_state[0]),
    .I1(disp_state[1]) 
);
defparam n321_s5.INIT=4'h8;
  DFFR adc_bram_din_6_s0 (
    .Q(adc_bram_din[6]),
    .D(n146_12),
    .CLK(sys_clock),
    .RESET(n146_13) 
);
defparam adc_bram_din_6_s0.INIT=1'b0;
  DFFR adc_bram_din_5_s0 (
    .Q(adc_bram_din[5]),
    .D(n147_10),
    .CLK(sys_clock),
    .RESET(n146_13) 
);
defparam adc_bram_din_5_s0.INIT=1'b0;
  DFFR adc_bram_din_4_s0 (
    .Q(adc_bram_din[4]),
    .D(n148_10),
    .CLK(sys_clock),
    .RESET(n146_13) 
);
defparam adc_bram_din_4_s0.INIT=1'b0;
  DFFR adc_bram_din_3_s0 (
    .Q(adc_bram_din[3]),
    .D(n149_10),
    .CLK(sys_clock),
    .RESET(n146_13) 
);
defparam adc_bram_din_3_s0.INIT=1'b0;
  DFFR adc_bram_din_2_s0 (
    .Q(adc_bram_din[2]),
    .D(n150_10),
    .CLK(sys_clock),
    .RESET(n146_13) 
);
defparam adc_bram_din_2_s0.INIT=1'b0;
  DFFR adc_bram_din_1_s0 (
    .Q(adc_bram_din[1]),
    .D(n151_10),
    .CLK(sys_clock),
    .RESET(n146_13) 
);
defparam adc_bram_din_1_s0.INIT=1'b0;
  DFFR adc_bram_din_0_s0 (
    .Q(adc_bram_din[0]),
    .D(n152_10),
    .CLK(sys_clock),
    .RESET(n146_13) 
);
defparam adc_bram_din_0_s0.INIT=1'b0;
  DFFR adc_bram_wr_clk_en_s0 (
    .Q(adc_bram_wr_clk_en),
    .D(n143_32),
    .CLK(sys_clock),
    .RESET(n146_13) 
);
defparam adc_bram_wr_clk_en_s0.INIT=1'b0;
  DFFR start_disp_draw_s0 (
    .Q(start_disp_draw),
    .D(n170_10),
    .CLK(sys_clock),
    .RESET(n146_13) 
);
defparam start_disp_draw_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_7_s0 (
    .Q(adc_bram_wr_addr[7]),
    .D(adc_mem_addr_count[7]),
    .CLK(sys_clock),
    .CE(n153_9) 
);
defparam adc_bram_wr_addr_7_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_6_s0 (
    .Q(adc_bram_wr_addr[6]),
    .D(adc_mem_addr_count[6]),
    .CLK(sys_clock),
    .CE(n153_9) 
);
defparam adc_bram_wr_addr_6_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_5_s0 (
    .Q(adc_bram_wr_addr[5]),
    .D(adc_mem_addr_count[5]),
    .CLK(sys_clock),
    .CE(n153_9) 
);
defparam adc_bram_wr_addr_5_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_4_s0 (
    .Q(adc_bram_wr_addr[4]),
    .D(adc_mem_addr_count[4]),
    .CLK(sys_clock),
    .CE(n153_9) 
);
defparam adc_bram_wr_addr_4_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_3_s0 (
    .Q(adc_bram_wr_addr[3]),
    .D(adc_mem_addr_count[3]),
    .CLK(sys_clock),
    .CE(n153_9) 
);
defparam adc_bram_wr_addr_3_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_2_s0 (
    .Q(adc_bram_wr_addr[2]),
    .D(adc_mem_addr_count[2]),
    .CLK(sys_clock),
    .CE(n153_9) 
);
defparam adc_bram_wr_addr_2_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_1_s0 (
    .Q(adc_bram_wr_addr[1]),
    .D(adc_mem_addr_count[1]),
    .CLK(sys_clock),
    .CE(n153_9) 
);
defparam adc_bram_wr_addr_1_s0.INIT=1'b0;
  DFFE adc_bram_wr_addr_0_s0 (
    .Q(adc_bram_wr_addr[0]),
    .D(adc_mem_addr_count[0]),
    .CLK(sys_clock),
    .CE(n153_9) 
);
defparam adc_bram_wr_addr_0_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_7_s0 (
    .Q(adc_mem_addr_count[7]),
    .D(n162_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_7_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_6_s0 (
    .Q(adc_mem_addr_count[6]),
    .D(n163_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_6_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_5_s0 (
    .Q(adc_mem_addr_count[5]),
    .D(n164_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_5_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_4_s0 (
    .Q(adc_mem_addr_count[4]),
    .D(n165_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_4_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_3_s0 (
    .Q(adc_mem_addr_count[3]),
    .D(n166_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_3_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_2_s0 (
    .Q(adc_mem_addr_count[2]),
    .D(n167_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_2_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_1_s0 (
    .Q(adc_mem_addr_count[1]),
    .D(n168_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_1_s0.INIT=1'b0;
  DFFE adc_mem_addr_count_0_s0 (
    .Q(adc_mem_addr_count[0]),
    .D(n169_9),
    .CLK(sys_clock),
    .CE(adc_mem_addr_count_7_6) 
);
defparam adc_mem_addr_count_0_s0.INIT=1'b0;
  DFFRE waiting_state_count_16_s0 (
    .Q(waiting_state_count[16]),
    .D(n105_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_16_s0.INIT=1'b0;
  DFFRE waiting_state_count_15_s0 (
    .Q(waiting_state_count[15]),
    .D(n106_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_15_s0.INIT=1'b0;
  DFFRE waiting_state_count_14_s0 (
    .Q(waiting_state_count[14]),
    .D(n107_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_14_s0.INIT=1'b0;
  DFFRE waiting_state_count_13_s0 (
    .Q(waiting_state_count[13]),
    .D(n108_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_13_s0.INIT=1'b0;
  DFFRE waiting_state_count_12_s0 (
    .Q(waiting_state_count[12]),
    .D(n109_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_12_s0.INIT=1'b0;
  DFFRE waiting_state_count_11_s0 (
    .Q(waiting_state_count[11]),
    .D(n110_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_11_s0.INIT=1'b0;
  DFFRE waiting_state_count_10_s0 (
    .Q(waiting_state_count[10]),
    .D(n111_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_10_s0.INIT=1'b0;
  DFFRE waiting_state_count_9_s0 (
    .Q(waiting_state_count[9]),
    .D(n112_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_9_s0.INIT=1'b0;
  DFFRE waiting_state_count_8_s0 (
    .Q(waiting_state_count[8]),
    .D(n113_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_8_s0.INIT=1'b0;
  DFFRE waiting_state_count_7_s0 (
    .Q(waiting_state_count[7]),
    .D(n114_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_7_s0.INIT=1'b0;
  DFFRE waiting_state_count_6_s0 (
    .Q(waiting_state_count[6]),
    .D(n115_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_6_s0.INIT=1'b0;
  DFFRE waiting_state_count_5_s0 (
    .Q(waiting_state_count[5]),
    .D(n116_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_5_s0.INIT=1'b0;
  DFFRE waiting_state_count_4_s0 (
    .Q(waiting_state_count[4]),
    .D(n117_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_4_s0.INIT=1'b0;
  DFFRE waiting_state_count_3_s0 (
    .Q(waiting_state_count[3]),
    .D(n118_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_3_s0.INIT=1'b0;
  DFFRE waiting_state_count_2_s0 (
    .Q(waiting_state_count[2]),
    .D(n119_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_2_s0.INIT=1'b0;
  DFFRE waiting_state_count_1_s0 (
    .Q(waiting_state_count[1]),
    .D(n120_1),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_1_s0.INIT=1'b0;
  DFFRE waiting_state_count_0_s0 (
    .Q(waiting_state_count[0]),
    .D(n121_6),
    .CLK(sys_clock),
    .CE(adc_state[2]),
    .RESET(n122_4) 
);
defparam waiting_state_count_0_s0.INIT=1'b0;
  DFFR rst_bram_start_s0 (
    .Q(rst_bram_start_Z),
    .D(n319_9),
    .CLK(sys_clock),
    .RESET(disp_state[1]) 
);
  DFFR start_drawing_s0 (
    .Q(start_drawing_Z),
    .D(n320_12),
    .CLK(sys_clock),
    .RESET(n320_13) 
);
  DFFR finished_disp_draw_s0 (
    .Q(finished_disp_draw),
    .D(n353_10),
    .CLK(sys_clock),
    .RESET(n320_13) 
);
defparam finished_disp_draw_s0.INIT=1'b0;
  DFFRE refresh_state_count_31_s0 (
    .Q(refresh_state_count[31]),
    .D(n250_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_31_s0.INIT=1'b0;
  DFFRE refresh_state_count_30_s0 (
    .Q(refresh_state_count[30]),
    .D(n251_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_30_s0.INIT=1'b0;
  DFFRE refresh_state_count_29_s0 (
    .Q(refresh_state_count[29]),
    .D(n252_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_29_s0.INIT=1'b0;
  DFFRE refresh_state_count_28_s0 (
    .Q(refresh_state_count[28]),
    .D(n253_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_28_s0.INIT=1'b0;
  DFFRE refresh_state_count_27_s0 (
    .Q(refresh_state_count[27]),
    .D(n254_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_27_s0.INIT=1'b0;
  DFFRE refresh_state_count_26_s0 (
    .Q(refresh_state_count[26]),
    .D(n255_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_26_s0.INIT=1'b0;
  DFFRE refresh_state_count_25_s0 (
    .Q(refresh_state_count[25]),
    .D(n256_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_25_s0.INIT=1'b0;
  DFFRE refresh_state_count_24_s0 (
    .Q(refresh_state_count[24]),
    .D(n257_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_24_s0.INIT=1'b0;
  DFFRE refresh_state_count_23_s0 (
    .Q(refresh_state_count[23]),
    .D(n258_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_23_s0.INIT=1'b0;
  DFFRE refresh_state_count_22_s0 (
    .Q(refresh_state_count[22]),
    .D(n259_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_22_s0.INIT=1'b0;
  DFFRE refresh_state_count_21_s0 (
    .Q(refresh_state_count[21]),
    .D(n260_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_21_s0.INIT=1'b0;
  DFFRE refresh_state_count_20_s0 (
    .Q(refresh_state_count[20]),
    .D(n261_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_20_s0.INIT=1'b0;
  DFFRE refresh_state_count_19_s0 (
    .Q(refresh_state_count[19]),
    .D(n262_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_19_s0.INIT=1'b0;
  DFFRE refresh_state_count_18_s0 (
    .Q(refresh_state_count[18]),
    .D(n263_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_18_s0.INIT=1'b0;
  DFFRE refresh_state_count_17_s0 (
    .Q(refresh_state_count[17]),
    .D(n264_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_17_s0.INIT=1'b0;
  DFFRE refresh_state_count_16_s0 (
    .Q(refresh_state_count[16]),
    .D(n265_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_16_s0.INIT=1'b0;
  DFFRE refresh_state_count_15_s0 (
    .Q(refresh_state_count[15]),
    .D(n266_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_15_s0.INIT=1'b0;
  DFFRE refresh_state_count_14_s0 (
    .Q(refresh_state_count[14]),
    .D(n267_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_14_s0.INIT=1'b0;
  DFFRE refresh_state_count_13_s0 (
    .Q(refresh_state_count[13]),
    .D(n268_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_13_s0.INIT=1'b0;
  DFFRE refresh_state_count_12_s0 (
    .Q(refresh_state_count[12]),
    .D(n269_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_12_s0.INIT=1'b0;
  DFFRE refresh_state_count_11_s0 (
    .Q(refresh_state_count[11]),
    .D(n270_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_11_s0.INIT=1'b0;
  DFFRE refresh_state_count_10_s0 (
    .Q(refresh_state_count[10]),
    .D(n271_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_10_s0.INIT=1'b0;
  DFFRE refresh_state_count_9_s0 (
    .Q(refresh_state_count[9]),
    .D(n272_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_9_s0.INIT=1'b0;
  DFFRE refresh_state_count_8_s0 (
    .Q(refresh_state_count[8]),
    .D(n273_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_8_s0.INIT=1'b0;
  DFFRE refresh_state_count_7_s0 (
    .Q(refresh_state_count[7]),
    .D(n274_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_7_s0.INIT=1'b0;
  DFFRE refresh_state_count_6_s0 (
    .Q(refresh_state_count[6]),
    .D(n275_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_6_s0.INIT=1'b0;
  DFFRE refresh_state_count_5_s0 (
    .Q(refresh_state_count[5]),
    .D(n276_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_5_s0.INIT=1'b0;
  DFFRE refresh_state_count_4_s0 (
    .Q(refresh_state_count[4]),
    .D(n277_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_4_s0.INIT=1'b0;
  DFFRE refresh_state_count_3_s0 (
    .Q(refresh_state_count[3]),
    .D(n278_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_3_s0.INIT=1'b0;
  DFFRE refresh_state_count_2_s0 (
    .Q(refresh_state_count[2]),
    .D(n279_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_2_s0.INIT=1'b0;
  DFFRE refresh_state_count_1_s0 (
    .Q(refresh_state_count[1]),
    .D(n280_1),
    .CLK(sys_clock),
    .CE(n321_10),
    .RESET(n282_4) 
);
defparam refresh_state_count_1_s0.INIT=1'b0;
  DFF adc_rd_s0 (
    .Q(ADC_RD_d),
    .D(n142_19),
    .CLK(sys_clock) 
);
  DFFE disp_state_1_s1 (
    .Q(disp_state[1]),
    .D(n317_11),
    .CLK(sys_clock),
    .CE(disp_state_1_8) 
);
defparam disp_state_1_s1.INIT=1'b0;
  DFFE disp_state_0_s1 (
    .Q(disp_state[0]),
    .D(n318_13),
    .CLK(sys_clock),
    .CE(disp_state_1_8) 
);
defparam disp_state_0_s1.INIT=1'b0;
  DFFE adc_state_2_s1 (
    .Q(adc_state[2]),
    .D(n143_34),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_2_s1.INIT=1'b0;
  DFFE adc_state_1_s1 (
    .Q(adc_state[1]),
    .D(n144_30),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_1_s1.INIT=1'b0;
  DFFE adc_state_0_s1 (
    .Q(adc_state[0]),
    .D(n145_30),
    .CLK(sys_clock),
    .CE(adc_state_2_9) 
);
defparam adc_state_0_s1.INIT=1'b0;
  DFFR refresh_state_count_0_s1 (
    .Q(refresh_state_count[0]),
    .D(n281_11),
    .CLK(sys_clock),
    .RESET(n282_4) 
);
defparam refresh_state_count_0_s1.INIT=1'b0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(waiting_state_count[1]),
    .I1(waiting_state_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(waiting_state_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(waiting_state_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(waiting_state_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(waiting_state_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(waiting_state_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(waiting_state_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(waiting_state_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(waiting_state_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(waiting_state_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(waiting_state_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(waiting_state_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(waiting_state_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(waiting_state_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(waiting_state_count[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_0_COUT),
    .I0(waiting_state_count[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(refresh_state_count[1]),
    .I1(refresh_state_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(refresh_state_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(refresh_state_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(refresh_state_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(refresh_state_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(refresh_state_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(refresh_state_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(refresh_state_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(refresh_state_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(refresh_state_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n270_s (
    .SUM(n270_1),
    .COUT(n270_2),
    .I0(refresh_state_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n271_2) 
);
defparam n270_s.ALU_MODE=0;
  ALU n269_s (
    .SUM(n269_1),
    .COUT(n269_2),
    .I0(refresh_state_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n270_2) 
);
defparam n269_s.ALU_MODE=0;
  ALU n268_s (
    .SUM(n268_1),
    .COUT(n268_2),
    .I0(refresh_state_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n269_2) 
);
defparam n268_s.ALU_MODE=0;
  ALU n267_s (
    .SUM(n267_1),
    .COUT(n267_2),
    .I0(refresh_state_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n268_2) 
);
defparam n267_s.ALU_MODE=0;
  ALU n266_s (
    .SUM(n266_1),
    .COUT(n266_2),
    .I0(refresh_state_count[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n267_2) 
);
defparam n266_s.ALU_MODE=0;
  ALU n265_s (
    .SUM(n265_1),
    .COUT(n265_2),
    .I0(refresh_state_count[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n266_2) 
);
defparam n265_s.ALU_MODE=0;
  ALU n264_s (
    .SUM(n264_1),
    .COUT(n264_2),
    .I0(refresh_state_count[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n265_2) 
);
defparam n264_s.ALU_MODE=0;
  ALU n263_s (
    .SUM(n263_1),
    .COUT(n263_2),
    .I0(refresh_state_count[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n264_2) 
);
defparam n263_s.ALU_MODE=0;
  ALU n262_s (
    .SUM(n262_1),
    .COUT(n262_2),
    .I0(refresh_state_count[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n263_2) 
);
defparam n262_s.ALU_MODE=0;
  ALU n261_s (
    .SUM(n261_1),
    .COUT(n261_2),
    .I0(refresh_state_count[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n262_2) 
);
defparam n261_s.ALU_MODE=0;
  ALU n260_s (
    .SUM(n260_1),
    .COUT(n260_2),
    .I0(refresh_state_count[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n261_2) 
);
defparam n260_s.ALU_MODE=0;
  ALU n259_s (
    .SUM(n259_1),
    .COUT(n259_2),
    .I0(refresh_state_count[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n260_2) 
);
defparam n259_s.ALU_MODE=0;
  ALU n258_s (
    .SUM(n258_1),
    .COUT(n258_2),
    .I0(refresh_state_count[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n259_2) 
);
defparam n258_s.ALU_MODE=0;
  ALU n257_s (
    .SUM(n257_1),
    .COUT(n257_2),
    .I0(refresh_state_count[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n258_2) 
);
defparam n257_s.ALU_MODE=0;
  ALU n256_s (
    .SUM(n256_1),
    .COUT(n256_2),
    .I0(refresh_state_count[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n257_2) 
);
defparam n256_s.ALU_MODE=0;
  ALU n255_s (
    .SUM(n255_1),
    .COUT(n255_2),
    .I0(refresh_state_count[26]),
    .I1(GND),
    .I3(GND),
    .CIN(n256_2) 
);
defparam n255_s.ALU_MODE=0;
  ALU n254_s (
    .SUM(n254_1),
    .COUT(n254_2),
    .I0(refresh_state_count[27]),
    .I1(GND),
    .I3(GND),
    .CIN(n255_2) 
);
defparam n254_s.ALU_MODE=0;
  ALU n253_s (
    .SUM(n253_1),
    .COUT(n253_2),
    .I0(refresh_state_count[28]),
    .I1(GND),
    .I3(GND),
    .CIN(n254_2) 
);
defparam n253_s.ALU_MODE=0;
  ALU n252_s (
    .SUM(n252_1),
    .COUT(n252_2),
    .I0(refresh_state_count[29]),
    .I1(GND),
    .I3(GND),
    .CIN(n253_2) 
);
defparam n252_s.ALU_MODE=0;
  ALU n251_s (
    .SUM(n251_1),
    .COUT(n251_2),
    .I0(refresh_state_count[30]),
    .I1(GND),
    .I3(GND),
    .CIN(n252_2) 
);
defparam n251_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_0_COUT),
    .I0(refresh_state_count[31]),
    .I1(GND),
    .I3(GND),
    .CIN(n251_2) 
);
defparam n250_s.ALU_MODE=0;
  ALU n391_DOUT_0_s0 (
    .SUM(n391_DOUT_0_1_SUM),
    .COUT(n391_DOUT_0_4),
    .I0(n37_6),
    .I1(ADC_DATA_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n391_DOUT_0_s0.ALU_MODE=1;
  ALU n391_DOUT_1_s0 (
    .SUM(n391_DOUT_1_5),
    .COUT(n391_DOUT_1_4),
    .I0(n36_6),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n391_DOUT_0_4) 
);
defparam n391_DOUT_1_s0.ALU_MODE=1;
  ALU n391_DOUT_2_s0 (
    .SUM(n391_DOUT_2_5),
    .COUT(n391_DOUT_2_4),
    .I0(n35_6),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n391_DOUT_1_4) 
);
defparam n391_DOUT_2_s0.ALU_MODE=1;
  ALU n391_DOUT_3_s0 (
    .SUM(n391_DOUT_3_5),
    .COUT(n391_DOUT_3_4),
    .I0(n34_6),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n391_DOUT_2_4) 
);
defparam n391_DOUT_3_s0.ALU_MODE=1;
  ALU n391_DOUT_4_s0 (
    .SUM(n391_DOUT_4_5),
    .COUT(n391_DOUT_4_4),
    .I0(n33_6),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n391_DOUT_3_4) 
);
defparam n391_DOUT_4_s0.ALU_MODE=1;
  ALU n391_DOUT_5_s0 (
    .SUM(n391_DOUT_5_5),
    .COUT(n391_DOUT_5_4),
    .I0(n32_6),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n391_DOUT_4_4) 
);
defparam n391_DOUT_5_s0.ALU_MODE=1;
  ALU n391_DOUT_6_s0 (
    .SUM(n391_DOUT_6_5),
    .COUT(n391_DOUT_6_4),
    .I0(n31_6),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n391_DOUT_5_4) 
);
defparam n391_DOUT_6_s0.ALU_MODE=1;
  ALU n391_DOUT_7_s0 (
    .SUM(n391_DOUT_7_4),
    .COUT(n391_DOUT_8_4),
    .I0(GND),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n391_DOUT_6_4) 
);
defparam n391_DOUT_7_s0.ALU_MODE=1;
  ALU n392_DOUT_0_s0 (
    .SUM(n392_DOUT_0_1_SUM),
    .COUT(n392_DOUT_0_4),
    .I0(n391_DOUT_1_5),
    .I1(ADC_DATA_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n392_DOUT_0_s0.ALU_MODE=1;
  ALU n392_DOUT_1_s0 (
    .SUM(n392_DOUT_1_5),
    .COUT(n392_DOUT_1_4),
    .I0(n391_DOUT_2_5),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n392_DOUT_0_4) 
);
defparam n392_DOUT_1_s0.ALU_MODE=1;
  ALU n392_DOUT_2_s0 (
    .SUM(n392_DOUT_2_5),
    .COUT(n392_DOUT_2_4),
    .I0(n391_DOUT_3_5),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n392_DOUT_1_4) 
);
defparam n392_DOUT_2_s0.ALU_MODE=1;
  ALU n392_DOUT_3_s0 (
    .SUM(n392_DOUT_3_5),
    .COUT(n392_DOUT_3_4),
    .I0(n391_DOUT_4_5),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n392_DOUT_2_4) 
);
defparam n392_DOUT_3_s0.ALU_MODE=1;
  ALU n392_DOUT_4_s0 (
    .SUM(n392_DOUT_4_5),
    .COUT(n392_DOUT_4_4),
    .I0(n391_DOUT_5_5),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n392_DOUT_3_4) 
);
defparam n392_DOUT_4_s0.ALU_MODE=1;
  ALU n392_DOUT_5_s0 (
    .SUM(n392_DOUT_5_5),
    .COUT(n392_DOUT_5_4),
    .I0(n391_DOUT_6_5),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n392_DOUT_4_4) 
);
defparam n392_DOUT_5_s0.ALU_MODE=1;
  ALU n392_DOUT_6_s0 (
    .SUM(n392_DOUT_6_5),
    .COUT(n392_DOUT_6_4),
    .I0(n391_DOUT_7_4),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n392_DOUT_5_4) 
);
defparam n392_DOUT_6_s0.ALU_MODE=1;
  ALU n392_DOUT_7_s0 (
    .SUM(n392_DOUT_7_4),
    .COUT(n392_DOUT_8_4),
    .I0(n391_DOUT_8_4),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n392_DOUT_6_4) 
);
defparam n392_DOUT_7_s0.ALU_MODE=1;
  ALU n393_DOUT_0_s0 (
    .SUM(n393_DOUT_0_1_SUM),
    .COUT(n393_DOUT_0_4),
    .I0(n392_DOUT_1_5),
    .I1(ADC_DATA_d[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n393_DOUT_0_s0.ALU_MODE=1;
  ALU n393_DOUT_1_s0 (
    .SUM(n393_DOUT_1_1_SUM),
    .COUT(n393_DOUT_1_4),
    .I0(n392_DOUT_2_5),
    .I1(ADC_DATA_d[1]),
    .I3(GND),
    .CIN(n393_DOUT_0_4) 
);
defparam n393_DOUT_1_s0.ALU_MODE=1;
  ALU n45_s0 (
    .SUM(n45_6),
    .COUT(n45_5),
    .I0(n392_DOUT_3_5),
    .I1(ADC_DATA_d[2]),
    .I3(GND),
    .CIN(n393_DOUT_1_4) 
);
defparam n45_s0.ALU_MODE=1;
  ALU n44_s0 (
    .SUM(n44_6),
    .COUT(n44_5),
    .I0(n392_DOUT_4_5),
    .I1(ADC_DATA_d[3]),
    .I3(GND),
    .CIN(n45_5) 
);
defparam n44_s0.ALU_MODE=1;
  ALU n43_s0 (
    .SUM(n43_6),
    .COUT(n43_5),
    .I0(n392_DOUT_5_5),
    .I1(ADC_DATA_d[4]),
    .I3(GND),
    .CIN(n44_5) 
);
defparam n43_s0.ALU_MODE=1;
  ALU n42_s0 (
    .SUM(n42_6),
    .COUT(n42_5),
    .I0(n392_DOUT_6_5),
    .I1(ADC_DATA_d[5]),
    .I3(GND),
    .CIN(n43_5) 
);
defparam n42_s0.ALU_MODE=1;
  ALU n41_s0 (
    .SUM(n41_6),
    .COUT(n41_5),
    .I0(n392_DOUT_7_4),
    .I1(ADC_DATA_d[6]),
    .I3(GND),
    .CIN(n42_5) 
);
defparam n41_s0.ALU_MODE=1;
  ALU n40_s0 (
    .SUM(n40_5),
    .COUT(n39_9),
    .I0(n392_DOUT_8_4),
    .I1(ADC_DATA_d[7]),
    .I3(GND),
    .CIN(n41_5) 
);
defparam n40_s0.ALU_MODE=1;
  INV n31_s2 (
    .O(n31_6),
    .I(ADC_DATA_d[7]) 
);
  INV n32_s2 (
    .O(n32_6),
    .I(ADC_DATA_d[6]) 
);
  INV n33_s2 (
    .O(n33_6),
    .I(ADC_DATA_d[5]) 
);
  INV n34_s2 (
    .O(n34_6),
    .I(ADC_DATA_d[4]) 
);
  INV n35_s2 (
    .O(n35_6),
    .I(ADC_DATA_d[3]) 
);
  INV n36_s2 (
    .O(n36_6),
    .I(ADC_DATA_d[2]) 
);
  INV n37_s2 (
    .O(n37_6),
    .I(ADC_DATA_d[1]) 
);
  INV n146_s7 (
    .O(n146_13),
    .I(adc_state[1]) 
);
  INV n320_s7 (
    .O(n320_13),
    .I(disp_state[1]) 
);
  INV n318_s7 (
    .O(n318_13),
    .I(disp_state[0]) 
);
  INV n121_s2 (
    .O(n121_6),
    .I(waiting_state_count[0]) 
);
  dual_adc_bram adc_data_buffer (
    .sys_clock(sys_clock),
    .adc_bram_wr_clk_en(adc_bram_wr_clk_en),
    .adc_data_wren_Z(adc_data_wren_Z),
    .adc_bram_din(adc_bram_din[6:0]),
    .adc_bram_wr_addr(adc_bram_wr_addr[7:0]),
    .adc_data_addr_Z(adc_data_addr_Z[7:0]),
    .adc_data_out(adc_data_out[6:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* adc_controller */
module line_drawer (
  sys_clock,
  start_drawing_Z,
  adc_data_out,
  frame_bram_din,
  finished_drawing_Z,
  adc_data_wren_Z,
  frame_bram_addr_Z,
  adc_data_addr_Z
)
;
input sys_clock;
input start_drawing_Z;
input [6:0] adc_data_out;
output frame_bram_din;
output finished_drawing_Z;
output adc_data_wren_Z;
output [14:0] frame_bram_addr_Z;
output [7:0] adc_data_addr_Z;
wire n213_4;
wire n302_11;
wire n406_13;
wire n263_10;
wire n275_17;
wire n277_17;
wire n279_17;
wire n300_17;
wire n406_15;
wire n409_13;
wire n412_13;
wire n415_13;
wire n418_13;
wire n421_13;
wire n424_13;
wire n514_13;
wire n516_13;
wire n518_13;
wire n520_13;
wire n522_13;
wire n524_13;
wire n526_13;
wire n528_13;
wire n480_16;
wire n302_13;
wire n304_11;
wire n306_11;
wire n308_11;
wire n310_11;
wire n312_11;
wire n314_11;
wire n382_13;
wire n385_11;
wire n388_11;
wire n391_11;
wire n394_11;
wire n397_11;
wire n400_11;
wire n530_15;
wire n532_13;
wire n534_13;
wire line_draw_state_next_18_10;
wire n98_9;
wire n265_12;
wire n221_6;
wire n221_7;
wire n382_14;
wire n406_16;
wire n263_11;
wire n406_17;
wire n406_18;
wire n406_19;
wire n409_14;
wire n409_15;
wire n412_14;
wire n412_15;
wire n415_14;
wire n415_15;
wire n418_14;
wire n418_15;
wire n421_14;
wire n421_15;
wire n424_14;
wire n424_15;
wire n512_16;
wire n514_14;
wire n514_15;
wire n516_14;
wire n516_15;
wire n518_14;
wire n518_15;
wire n520_14;
wire n520_15;
wire n522_14;
wire n522_15;
wire n524_14;
wire n524_15;
wire n526_14;
wire n526_15;
wire n528_14;
wire line_draw_state_next_12_9;
wire n451_22;
wire n448_23;
wire n265_13;
wire n294_15;
wire n448_24;
wire n221_9;
wire n480_19;
wire n530_17;
wire n282_14;
wire n403_11;
wire n480_21;
wire n296_14;
wire n448_26;
wire line_draw_state_next_11_10;
wire n298_14;
wire n451_24;
wire line_draw_state_next_10_10;
wire line_draw_state_0_13;
wire line_draw_state_10_13;
wire line_draw_state_11_13;
wire line_draw_state_12_13;
wire n294_17;
wire n292_14;
wire n290_14;
wire n288_14;
wire n286_14;
wire n284_14;
wire n273_14;
wire n271_14;
wire n269_14;
wire n267_14;
wire n165_9;
wire n985_5;
wire n165_13;
wire n992_5;
wire n536_14;
wire n538_12;
wire n540_12;
wire n512_19;
wire n512_20;
wire n512_22;
wire n45_15_SUM;
wire n45_18;
wire n44_15_SUM;
wire n44_18;
wire n45_16_SUM;
wire n45_20;
wire n44_16_SUM;
wire n44_20;
wire n45_17_SUM;
wire n45_22;
wire n44_17_SUM;
wire n44_22;
wire n45_18_SUM;
wire n45_24;
wire n44_18_SUM;
wire n44_24;
wire n45_19_SUM;
wire n45_26;
wire n44_19_SUM;
wire n44_26;
wire n45_20_SUM;
wire n45_28;
wire n44_20_SUM;
wire n44_28;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_0_COUT;
wire n133_1;
wire n133_2;
wire n132_1;
wire n132_2;
wire n131_1;
wire n131_2;
wire n130_1;
wire n130_2;
wire n129_1;
wire n129_2;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n139_1;
wire n139_2;
wire n138_1;
wire n138_2;
wire n137_1;
wire n137_2;
wire n136_1;
wire n136_2;
wire n135_1;
wire n135_0_COUT;
wire n164_1;
wire n164_2;
wire n163_1;
wire n163_2;
wire n162_1;
wire n162_2;
wire n161_1;
wire n161_2;
wire n160_1;
wire n160_2;
wire n159_1;
wire n159_0_COUT;
wire n191_1;
wire n191_2;
wire n190_1;
wire n190_2;
wire n189_1;
wire n189_2;
wire n188_1;
wire n188_2;
wire n187_1;
wire n187_2;
wire n186_1;
wire n186_0_COUT;
wire n211_1;
wire n211_2;
wire n210_1;
wire n210_2;
wire n209_1;
wire n209_2;
wire n208_1;
wire n208_2;
wire n207_1;
wire n207_2;
wire n206_1;
wire n206_0_COUT;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n150_1_SUM;
wire n150_3;
wire n151_1_SUM;
wire n151_3;
wire n152_1_SUM;
wire n152_3;
wire n153_1_SUM;
wire n153_3;
wire n154_1_SUM;
wire n154_3;
wire n155_1_SUM;
wire n155_3;
wire n156_1_SUM;
wire n157_2;
wire n620_6;
wire n212_6;
wire [18:0] line_draw_state;
wire [7:1] time_x0;
wire [6:0] voltage_y0;
wire [7:0] time_x1;
wire [6:0] voltage_y1;
wire [6:0] addr_y_value_unsigned;
wire [6:0] addr_y_add_value;
wire [6:0] addr_y_sub_value;
wire [7:1] addr_x_count;
wire [7:0] addr_x_value;
wire [6:0] addr_y_value;
wire [18:0] line_draw_state_next;
wire [14:0] addr_y_value_mult;
wire VCC;
wire GND;
  LUT4 n213_s1 (
    .F(n213_4),
    .I0(n221_6),
    .I1(addr_x_count[5]),
    .I2(line_draw_state[0]),
    .I3(n221_7) 
);
defparam n213_s1.INIT=16'hD000;
  LUT2 n302_s6 (
    .F(n302_11),
    .I0(line_draw_state[15]),
    .I1(line_draw_state[17]) 
);
defparam n302_s6.INIT=4'hE;
  LUT2 n406_s9 (
    .F(n406_13),
    .I0(line_draw_state[1]),
    .I1(n406_16) 
);
defparam n406_s9.INIT=4'hB;
  LUT4 n263_s6 (
    .F(n263_10),
    .I0(line_draw_state_next[18]),
    .I1(line_draw_state[4]),
    .I2(n213_4),
    .I3(n263_11) 
);
defparam n263_s6.INIT=16'hFFF8;
  LUT2 n275_s11 (
    .F(n275_17),
    .I0(line_draw_state[4]),
    .I1(line_draw_state_next[12]) 
);
defparam n275_s11.INIT=4'h8;
  LUT2 n277_s11 (
    .F(n277_17),
    .I0(line_draw_state[4]),
    .I1(line_draw_state_next[11]) 
);
defparam n277_s11.INIT=4'h8;
  LUT2 n279_s11 (
    .F(n279_17),
    .I0(line_draw_state[4]),
    .I1(line_draw_state_next[10]) 
);
defparam n279_s11.INIT=4'h8;
  LUT2 n300_s11 (
    .F(n300_17),
    .I0(line_draw_state[4]),
    .I1(line_draw_state_next[0]) 
);
defparam n300_s11.INIT=4'h8;
  LUT4 n406_s10 (
    .F(n406_15),
    .I0(n406_17),
    .I1(voltage_y1[6]),
    .I2(n406_18),
    .I3(n406_19) 
);
defparam n406_s10.INIT=16'hF4FF;
  LUT4 n409_s9 (
    .F(n409_13),
    .I0(n406_17),
    .I1(voltage_y1[5]),
    .I2(n409_14),
    .I3(n409_15) 
);
defparam n409_s9.INIT=16'hF4FF;
  LUT4 n412_s9 (
    .F(n412_13),
    .I0(n406_17),
    .I1(voltage_y1[4]),
    .I2(n412_14),
    .I3(n412_15) 
);
defparam n412_s9.INIT=16'hF4FF;
  LUT4 n415_s9 (
    .F(n415_13),
    .I0(n406_17),
    .I1(voltage_y1[3]),
    .I2(n415_14),
    .I3(n415_15) 
);
defparam n415_s9.INIT=16'hF4FF;
  LUT4 n418_s9 (
    .F(n418_13),
    .I0(n406_17),
    .I1(voltage_y1[2]),
    .I2(n418_14),
    .I3(n418_15) 
);
defparam n418_s9.INIT=16'hF4FF;
  LUT4 n421_s9 (
    .F(n421_13),
    .I0(n406_17),
    .I1(voltage_y1[1]),
    .I2(n421_14),
    .I3(n421_15) 
);
defparam n421_s9.INIT=16'hF4FF;
  LUT4 n424_s9 (
    .F(n424_13),
    .I0(n406_17),
    .I1(voltage_y1[0]),
    .I2(n424_14),
    .I3(n424_15) 
);
defparam n424_s9.INIT=16'hF4FF;
  LUT2 n514_s9 (
    .F(n514_13),
    .I0(n514_14),
    .I1(n514_15) 
);
defparam n514_s9.INIT=4'h7;
  LUT2 n516_s9 (
    .F(n516_13),
    .I0(n516_14),
    .I1(n516_15) 
);
defparam n516_s9.INIT=4'h7;
  LUT2 n518_s9 (
    .F(n518_13),
    .I0(n518_14),
    .I1(n518_15) 
);
defparam n518_s9.INIT=4'h7;
  LUT2 n520_s9 (
    .F(n520_13),
    .I0(n520_14),
    .I1(n520_15) 
);
defparam n520_s9.INIT=4'h7;
  LUT2 n522_s9 (
    .F(n522_13),
    .I0(n522_14),
    .I1(n522_15) 
);
defparam n522_s9.INIT=4'h7;
  LUT2 n524_s9 (
    .F(n524_13),
    .I0(n524_14),
    .I1(n524_15) 
);
defparam n524_s9.INIT=4'h7;
  LUT2 n526_s9 (
    .F(n526_13),
    .I0(n526_14),
    .I1(n526_15) 
);
defparam n526_s9.INIT=4'h7;
  LUT3 n528_s9 (
    .F(n528_13),
    .I0(n130_1),
    .I1(line_draw_state[6]),
    .I2(n528_14) 
);
defparam n528_s9.INIT=8'h8F;
  LUT4 n480_s11 (
    .F(n480_16),
    .I0(n52_3),
    .I1(n98_9),
    .I2(line_draw_state_next[0]),
    .I3(n480_19) 
);
defparam n480_s11.INIT=16'h80FF;
  LUT4 n302_s7 (
    .F(n302_13),
    .I0(line_draw_state[17]),
    .I1(addr_x_count[7]),
    .I2(line_draw_state[15]),
    .I3(time_x0[7]) 
);
defparam n302_s7.INIT=16'hF888;
  LUT4 n304_s6 (
    .F(n304_11),
    .I0(line_draw_state[17]),
    .I1(addr_x_count[6]),
    .I2(line_draw_state[15]),
    .I3(time_x0[6]) 
);
defparam n304_s6.INIT=16'hF888;
  LUT4 n306_s6 (
    .F(n306_11),
    .I0(line_draw_state[17]),
    .I1(addr_x_count[5]),
    .I2(line_draw_state[15]),
    .I3(time_x0[5]) 
);
defparam n306_s6.INIT=16'hF888;
  LUT4 n308_s6 (
    .F(n308_11),
    .I0(line_draw_state[17]),
    .I1(addr_x_count[4]),
    .I2(line_draw_state[15]),
    .I3(time_x0[4]) 
);
defparam n308_s6.INIT=16'hF888;
  LUT4 n310_s6 (
    .F(n310_11),
    .I0(line_draw_state[17]),
    .I1(addr_x_count[3]),
    .I2(line_draw_state[15]),
    .I3(time_x0[3]) 
);
defparam n310_s6.INIT=16'hF888;
  LUT4 n312_s6 (
    .F(n312_11),
    .I0(line_draw_state[17]),
    .I1(addr_x_count[2]),
    .I2(line_draw_state[15]),
    .I3(time_x0[2]) 
);
defparam n312_s6.INIT=16'hF888;
  LUT4 n314_s6 (
    .F(n314_11),
    .I0(line_draw_state[17]),
    .I1(addr_x_count[1]),
    .I2(line_draw_state[15]),
    .I3(time_x0[1]) 
);
defparam n314_s6.INIT=16'hF888;
  LUT4 n382_s7 (
    .F(n382_13),
    .I0(n382_14),
    .I1(time_x1[7]),
    .I2(line_draw_state[13]),
    .I3(time_x0[7]) 
);
defparam n382_s7.INIT=16'hF444;
  LUT4 n385_s6 (
    .F(n385_11),
    .I0(n382_14),
    .I1(time_x1[6]),
    .I2(line_draw_state[13]),
    .I3(time_x0[6]) 
);
defparam n385_s6.INIT=16'hF444;
  LUT4 n388_s6 (
    .F(n388_11),
    .I0(n382_14),
    .I1(time_x1[5]),
    .I2(line_draw_state[13]),
    .I3(time_x0[5]) 
);
defparam n388_s6.INIT=16'hF444;
  LUT4 n391_s6 (
    .F(n391_11),
    .I0(n382_14),
    .I1(time_x1[4]),
    .I2(line_draw_state[13]),
    .I3(time_x0[4]) 
);
defparam n391_s6.INIT=16'hF444;
  LUT4 n394_s6 (
    .F(n394_11),
    .I0(n382_14),
    .I1(time_x1[3]),
    .I2(line_draw_state[13]),
    .I3(time_x0[3]) 
);
defparam n394_s6.INIT=16'hF444;
  LUT4 n397_s6 (
    .F(n397_11),
    .I0(n382_14),
    .I1(time_x1[2]),
    .I2(line_draw_state[13]),
    .I3(time_x0[2]) 
);
defparam n397_s6.INIT=16'hF444;
  LUT4 n400_s6 (
    .F(n400_11),
    .I0(n382_14),
    .I1(time_x1[1]),
    .I2(line_draw_state[13]),
    .I3(time_x0[1]) 
);
defparam n400_s6.INIT=16'hF444;
  LUT4 n530_s9 (
    .F(n530_15),
    .I0(line_draw_state[6]),
    .I1(n131_1),
    .I2(line_draw_state[5]),
    .I3(n144_1) 
);
defparam n530_s9.INIT=16'hF888;
  LUT4 n532_s8 (
    .F(n532_13),
    .I0(line_draw_state[6]),
    .I1(n132_1),
    .I2(line_draw_state[5]),
    .I3(n145_1) 
);
defparam n532_s8.INIT=16'hF888;
  LUT4 n534_s8 (
    .F(n534_13),
    .I0(line_draw_state[6]),
    .I1(n133_1),
    .I2(line_draw_state[5]),
    .I3(n146_1) 
);
defparam n534_s8.INIT=16'hF888;
  LUT4 line_draw_state_next_12_s3 (
    .F(line_draw_state_next_18_10),
    .I0(n52_3),
    .I1(line_draw_state_next_12_9),
    .I2(n382_14),
    .I3(line_draw_state[13]) 
);
defparam line_draw_state_next_12_s3.INIT=16'h770F;
  LUT2 n98_s4 (
    .F(n98_9),
    .I0(line_draw_state[13]),
    .I1(line_draw_state_next_12_9) 
);
defparam n98_s4.INIT=4'h8;
  LUT3 n265_s7 (
    .F(n265_12),
    .I0(n221_9),
    .I1(line_draw_state[0]),
    .I2(n265_13) 
);
defparam n265_s7.INIT=8'hF4;
  LUT4 n221_s2 (
    .F(n221_6),
    .I0(addr_x_count[1]),
    .I1(addr_x_count[2]),
    .I2(addr_x_count[4]),
    .I3(addr_x_count[3]) 
);
defparam n221_s2.INIT=16'h0007;
  LUT2 n221_s3 (
    .F(n221_7),
    .I0(addr_x_count[7]),
    .I1(addr_x_count[6]) 
);
defparam n221_s3.INIT=4'h8;
  LUT3 n382_s8 (
    .F(n382_14),
    .I0(line_draw_state[12]),
    .I1(line_draw_state[10]),
    .I2(line_draw_state[11]) 
);
defparam n382_s8.INIT=8'h01;
  LUT4 n406_s11 (
    .F(n406_16),
    .I0(line_draw_state[2]),
    .I1(line_draw_state[3]),
    .I2(line_draw_state[12]),
    .I3(line_draw_state[13]) 
);
defparam n406_s11.INIT=16'h0001;
  LUT2 n263_s7 (
    .F(n263_11),
    .I0(start_drawing_Z),
    .I1(line_draw_state[18]) 
);
defparam n263_s7.INIT=4'h4;
  LUT2 n406_s12 (
    .F(n406_17),
    .I0(line_draw_state[3]),
    .I1(line_draw_state[12]) 
);
defparam n406_s12.INIT=4'h1;
  LUT2 n406_s13 (
    .F(n406_18),
    .I0(line_draw_state[1]),
    .I1(addr_y_sub_value[6]) 
);
defparam n406_s13.INIT=4'h8;
  LUT4 n406_s14 (
    .F(n406_19),
    .I0(line_draw_state[2]),
    .I1(addr_y_add_value[6]),
    .I2(voltage_y0[6]),
    .I3(line_draw_state[13]) 
);
defparam n406_s14.INIT=16'h0777;
  LUT2 n409_s10 (
    .F(n409_14),
    .I0(line_draw_state[2]),
    .I1(addr_y_add_value[5]) 
);
defparam n409_s10.INIT=4'h8;
  LUT4 n409_s11 (
    .F(n409_15),
    .I0(line_draw_state[13]),
    .I1(voltage_y0[5]),
    .I2(line_draw_state[1]),
    .I3(addr_y_sub_value[5]) 
);
defparam n409_s11.INIT=16'h0777;
  LUT2 n412_s10 (
    .F(n412_14),
    .I0(line_draw_state[13]),
    .I1(voltage_y0[4]) 
);
defparam n412_s10.INIT=4'h8;
  LUT4 n412_s11 (
    .F(n412_15),
    .I0(line_draw_state[2]),
    .I1(addr_y_add_value[4]),
    .I2(line_draw_state[1]),
    .I3(addr_y_sub_value[4]) 
);
defparam n412_s11.INIT=16'h0777;
  LUT2 n415_s10 (
    .F(n415_14),
    .I0(line_draw_state[13]),
    .I1(voltage_y0[3]) 
);
defparam n415_s10.INIT=4'h8;
  LUT4 n415_s11 (
    .F(n415_15),
    .I0(line_draw_state[2]),
    .I1(addr_y_add_value[3]),
    .I2(line_draw_state[1]),
    .I3(addr_y_sub_value[3]) 
);
defparam n415_s11.INIT=16'h0777;
  LUT2 n418_s10 (
    .F(n418_14),
    .I0(line_draw_state[2]),
    .I1(addr_y_add_value[2]) 
);
defparam n418_s10.INIT=4'h8;
  LUT4 n418_s11 (
    .F(n418_15),
    .I0(line_draw_state[13]),
    .I1(voltage_y0[2]),
    .I2(line_draw_state[1]),
    .I3(addr_y_sub_value[2]) 
);
defparam n418_s11.INIT=16'h0777;
  LUT2 n421_s10 (
    .F(n421_14),
    .I0(line_draw_state[2]),
    .I1(addr_y_add_value[1]) 
);
defparam n421_s10.INIT=4'h8;
  LUT4 n421_s11 (
    .F(n421_15),
    .I0(line_draw_state[13]),
    .I1(voltage_y0[1]),
    .I2(line_draw_state[1]),
    .I3(addr_y_sub_value[1]) 
);
defparam n421_s11.INIT=16'h0777;
  LUT2 n424_s10 (
    .F(n424_14),
    .I0(line_draw_state[2]),
    .I1(addr_y_add_value[0]) 
);
defparam n424_s10.INIT=4'h8;
  LUT4 n424_s11 (
    .F(n424_15),
    .I0(line_draw_state[13]),
    .I1(voltage_y0[0]),
    .I2(line_draw_state[1]),
    .I3(addr_y_sub_value[0]) 
);
defparam n424_s11.INIT=16'h0777;
  LUT4 n512_s11 (
    .F(n512_16),
    .I0(line_draw_state[7]),
    .I1(n112_1),
    .I2(line_draw_state[5]),
    .I3(n135_1) 
);
defparam n512_s11.INIT=16'h0777;
  LUT4 n514_s10 (
    .F(n514_14),
    .I0(line_draw_state[7]),
    .I1(n113_1),
    .I2(line_draw_state[5]),
    .I3(n136_1) 
);
defparam n514_s10.INIT=16'h0777;
  LUT4 n514_s11 (
    .F(n514_15),
    .I0(line_draw_state[8]),
    .I1(addr_y_value_unsigned[6]),
    .I2(line_draw_state[6]),
    .I3(n123_1) 
);
defparam n514_s11.INIT=16'h0777;
  LUT4 n516_s10 (
    .F(n516_14),
    .I0(line_draw_state[7]),
    .I1(n114_1),
    .I2(line_draw_state[5]),
    .I3(n137_1) 
);
defparam n516_s10.INIT=16'h0777;
  LUT4 n516_s11 (
    .F(n516_15),
    .I0(line_draw_state[8]),
    .I1(addr_y_value_unsigned[5]),
    .I2(line_draw_state[6]),
    .I3(n124_1) 
);
defparam n516_s11.INIT=16'h0777;
  LUT4 n518_s10 (
    .F(n518_14),
    .I0(line_draw_state[7]),
    .I1(n115_1),
    .I2(line_draw_state[5]),
    .I3(n138_1) 
);
defparam n518_s10.INIT=16'h0777;
  LUT4 n518_s11 (
    .F(n518_15),
    .I0(line_draw_state[8]),
    .I1(addr_y_value_unsigned[4]),
    .I2(line_draw_state[6]),
    .I3(n125_1) 
);
defparam n518_s11.INIT=16'h0777;
  LUT4 n520_s10 (
    .F(n520_14),
    .I0(line_draw_state[7]),
    .I1(n116_1),
    .I2(line_draw_state[5]),
    .I3(n139_1) 
);
defparam n520_s10.INIT=16'h0777;
  LUT4 n520_s11 (
    .F(n520_15),
    .I0(line_draw_state[8]),
    .I1(addr_y_value_unsigned[3]),
    .I2(line_draw_state[6]),
    .I3(n126_1) 
);
defparam n520_s11.INIT=16'h0777;
  LUT4 n522_s10 (
    .F(n522_14),
    .I0(line_draw_state[7]),
    .I1(n117_1),
    .I2(line_draw_state[5]),
    .I3(n140_1) 
);
defparam n522_s10.INIT=16'h0777;
  LUT4 n522_s11 (
    .F(n522_15),
    .I0(line_draw_state[8]),
    .I1(addr_y_value_unsigned[2]),
    .I2(line_draw_state[6]),
    .I3(n127_1) 
);
defparam n522_s11.INIT=16'h0777;
  LUT4 n524_s10 (
    .F(n524_14),
    .I0(line_draw_state[7]),
    .I1(n118_1),
    .I2(line_draw_state[5]),
    .I3(n141_1) 
);
defparam n524_s10.INIT=16'h0777;
  LUT4 n524_s11 (
    .F(n524_15),
    .I0(line_draw_state[8]),
    .I1(addr_y_value_unsigned[1]),
    .I2(line_draw_state[6]),
    .I3(n128_1) 
);
defparam n524_s11.INIT=16'h0777;
  LUT4 n526_s10 (
    .F(n526_14),
    .I0(line_draw_state[7]),
    .I1(n119_1),
    .I2(line_draw_state[5]),
    .I3(n142_1) 
);
defparam n526_s10.INIT=16'h0777;
  LUT4 n526_s11 (
    .F(n526_15),
    .I0(line_draw_state[8]),
    .I1(addr_y_value_unsigned[0]),
    .I2(line_draw_state[6]),
    .I3(n129_1) 
);
defparam n526_s11.INIT=16'h0777;
  LUT4 n528_s10 (
    .F(n528_14),
    .I0(line_draw_state[7]),
    .I1(n120_1),
    .I2(line_draw_state[5]),
    .I3(n143_1) 
);
defparam n528_s10.INIT=16'h0777;
  LUT4 line_draw_state_next_12_s4 (
    .F(line_draw_state_next_12_9),
    .I0(n44_28),
    .I1(n45_28),
    .I2(voltage_y0[6]),
    .I3(voltage_y1[6]) 
);
defparam line_draw_state_next_12_s4.INIT=16'h1001;
  LUT4 n451_s16 (
    .F(n451_22),
    .I0(voltage_y0[6]),
    .I1(voltage_y1[6]),
    .I2(n44_28),
    .I3(line_draw_state[13]) 
);
defparam n451_s16.INIT=16'hB200;
  LUT4 n448_s17 (
    .F(n448_23),
    .I0(voltage_y0[6]),
    .I1(voltage_y1[6]),
    .I2(n448_24),
    .I3(line_draw_state[13]) 
);
defparam n448_s17.INIT=16'hD400;
  LUT3 n265_s8 (
    .F(n265_13),
    .I0(start_drawing_Z),
    .I1(line_draw_state[17]),
    .I2(line_draw_state[18]) 
);
defparam n265_s8.INIT=8'hE0;
  LUT3 n294_s10 (
    .F(n294_15),
    .I0(line_draw_state[11]),
    .I1(line_draw_state[10]),
    .I2(n157_2) 
);
defparam n294_s10.INIT=8'h0E;
  LUT2 n448_s18 (
    .F(n448_24),
    .I0(n44_28),
    .I1(n45_28) 
);
defparam n448_s18.INIT=4'h4;
  LUT4 n221_s4 (
    .F(n221_9),
    .I0(n221_6),
    .I1(addr_x_count[5]),
    .I2(addr_x_count[7]),
    .I3(addr_x_count[6]) 
);
defparam n221_s4.INIT=16'hD000;
  LUT4 n480_s13 (
    .F(n480_19),
    .I0(line_draw_state[12]),
    .I1(line_draw_state[11]),
    .I2(line_draw_state[10]),
    .I3(n157_2) 
);
defparam n480_s13.INIT=16'h5501;
  LUT3 n530_s10 (
    .F(n530_17),
    .I0(line_draw_state[6]),
    .I1(line_draw_state[5]),
    .I2(line_draw_state[8]) 
);
defparam n530_s10.INIT=8'hFE;
  LUT4 n282_s8 (
    .F(n282_14),
    .I0(line_draw_state[9]),
    .I1(n263_11),
    .I2(line_draw_state[1]),
    .I3(n406_16) 
);
defparam n282_s8.INIT=16'hF8FF;
  LUT4 n403_s6 (
    .F(n403_11),
    .I0(line_draw_state[12]),
    .I1(line_draw_state[10]),
    .I2(line_draw_state[11]),
    .I3(time_x1[0]) 
);
defparam n403_s6.INIT=16'hFE00;
  LUT4 n480_s14 (
    .F(n480_21),
    .I0(line_draw_state[13]),
    .I1(line_draw_state[12]),
    .I2(line_draw_state[10]),
    .I3(line_draw_state[11]) 
);
defparam n480_s14.INIT=16'hFFFE;
  LUT4 n296_s8 (
    .F(n296_14),
    .I0(line_draw_state[2]),
    .I1(n263_11),
    .I2(line_draw_state[11]),
    .I3(n157_2) 
);
defparam n296_s8.INIT=16'hF888;
  LUT3 n448_s19 (
    .F(n448_26),
    .I0(line_draw_state[11]),
    .I1(n157_2),
    .I2(n448_23) 
);
defparam n448_s19.INIT=8'hF8;
  LUT3 line_draw_state_next_11_s4 (
    .F(line_draw_state_next_11_10),
    .I0(line_draw_state[11]),
    .I1(n157_2),
    .I2(line_draw_state_next_18_10) 
);
defparam line_draw_state_next_11_s4.INIT=8'hF8;
  LUT4 n298_s8 (
    .F(n298_14),
    .I0(line_draw_state[1]),
    .I1(n263_11),
    .I2(line_draw_state[10]),
    .I3(n157_2) 
);
defparam n298_s8.INIT=16'hF888;
  LUT3 n451_s17 (
    .F(n451_24),
    .I0(line_draw_state[10]),
    .I1(n157_2),
    .I2(n451_22) 
);
defparam n451_s17.INIT=8'hF8;
  LUT3 line_draw_state_next_10_s4 (
    .F(line_draw_state_next_10_10),
    .I0(line_draw_state[10]),
    .I1(n157_2),
    .I2(line_draw_state_next_18_10) 
);
defparam line_draw_state_next_10_s4.INIT=8'hF8;
  LUT4 line_draw_state_0_s6 (
    .F(line_draw_state_0_13),
    .I0(line_draw_state[4]),
    .I1(line_draw_state_next[0]),
    .I2(start_drawing_Z),
    .I3(line_draw_state[18]) 
);
defparam line_draw_state_0_s6.INIT=16'hF8FF;
  LUT4 line_draw_state_10_s6 (
    .F(line_draw_state_10_13),
    .I0(line_draw_state[4]),
    .I1(line_draw_state_next[10]),
    .I2(start_drawing_Z),
    .I3(line_draw_state[18]) 
);
defparam line_draw_state_10_s6.INIT=16'hF8FF;
  LUT4 line_draw_state_11_s6 (
    .F(line_draw_state_11_13),
    .I0(line_draw_state[4]),
    .I1(line_draw_state_next[11]),
    .I2(start_drawing_Z),
    .I3(line_draw_state[18]) 
);
defparam line_draw_state_11_s6.INIT=16'hF8FF;
  LUT4 line_draw_state_12_s6 (
    .F(line_draw_state_12_13),
    .I0(line_draw_state[4]),
    .I1(line_draw_state_next[12]),
    .I2(start_drawing_Z),
    .I3(line_draw_state[18]) 
);
defparam line_draw_state_12_s6.INIT=16'hF8FF;
  LUT4 n294_s11 (
    .F(n294_17),
    .I0(start_drawing_Z),
    .I1(line_draw_state[18]),
    .I2(line_draw_state[3]),
    .I3(n294_15) 
);
defparam n294_s11.INIT=16'hFF40;
  LUT4 n292_s8 (
    .F(n292_14),
    .I0(line_draw_state[4]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[18]),
    .I3(line_draw_state[5]) 
);
defparam n292_s8.INIT=16'hFF20;
  LUT4 n290_s8 (
    .F(n290_14),
    .I0(line_draw_state[5]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[18]),
    .I3(line_draw_state[6]) 
);
defparam n290_s8.INIT=16'hFF20;
  LUT4 n288_s8 (
    .F(n288_14),
    .I0(line_draw_state[6]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[18]),
    .I3(line_draw_state[7]) 
);
defparam n288_s8.INIT=16'hFF20;
  LUT4 n286_s8 (
    .F(n286_14),
    .I0(line_draw_state[7]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[18]),
    .I3(line_draw_state[8]) 
);
defparam n286_s8.INIT=16'hFF20;
  LUT4 n284_s8 (
    .F(n284_14),
    .I0(line_draw_state[8]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[18]),
    .I3(line_draw_state[9]) 
);
defparam n284_s8.INIT=16'hFF20;
  LUT4 n273_s8 (
    .F(n273_14),
    .I0(line_draw_state[13]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[18]),
    .I3(line_draw_state[14]) 
);
defparam n273_s8.INIT=16'hFF20;
  LUT4 n271_s8 (
    .F(n271_14),
    .I0(line_draw_state[14]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[18]),
    .I3(line_draw_state[15]) 
);
defparam n271_s8.INIT=16'hFF20;
  LUT4 n269_s8 (
    .F(n269_14),
    .I0(line_draw_state[15]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[18]),
    .I3(line_draw_state[16]) 
);
defparam n269_s8.INIT=16'hFF20;
  LUT4 n267_s8 (
    .F(n267_14),
    .I0(line_draw_state[16]),
    .I1(start_drawing_Z),
    .I2(line_draw_state[18]),
    .I3(line_draw_state[17]) 
);
defparam n267_s8.INIT=16'hFF20;
  LUT4 n165_s4 (
    .F(n165_9),
    .I0(addr_y_add_value[0]),
    .I1(addr_y_value[0]),
    .I2(line_draw_state[11]),
    .I3(n157_2) 
);
defparam n165_s4.INIT=16'h3AAA;
  LUT2 n985_s1 (
    .F(n985_5),
    .I0(line_draw_state[11]),
    .I1(n157_2) 
);
defparam n985_s1.INIT=4'h8;
  LUT4 n165_s6 (
    .F(n165_13),
    .I0(addr_y_value[0]),
    .I1(n157_2),
    .I2(addr_y_sub_value[0]),
    .I3(line_draw_state[10]) 
);
defparam n165_s6.INIT=16'h74F0;
  LUT2 n992_s1 (
    .F(n992_5),
    .I0(n157_2),
    .I1(line_draw_state[10]) 
);
defparam n992_s1.INIT=4'h8;
  LUT4 n536_s8 (
    .F(n536_14),
    .I0(addr_y_value_mult[2]),
    .I1(line_draw_state[5]),
    .I2(n147_1),
    .I3(line_draw_state[8]) 
);
defparam n536_s8.INIT=16'hC0E2;
  LUT4 n538_s7 (
    .F(n538_12),
    .I0(line_draw_state[5]),
    .I1(line_draw_state[8]),
    .I2(addr_y_value_mult[1]),
    .I3(n148_1) 
);
defparam n538_s7.INIT=16'hBA10;
  LUT4 n540_s7 (
    .F(n540_12),
    .I0(line_draw_state[5]),
    .I1(line_draw_state[8]),
    .I2(addr_y_value_mult[0]),
    .I3(n149_1) 
);
defparam n540_s7.INIT=16'hBA10;
  LUT2 n512_s12 (
    .F(n512_19),
    .I0(n512_20),
    .I1(n512_16) 
);
defparam n512_s12.INIT=4'hB;
  LUT4 n512_s13 (
    .F(n512_20),
    .I0(addr_y_value_mult[14]),
    .I1(GND),
    .I2(n123_2),
    .I3(line_draw_state[6]) 
);
defparam n512_s13.INIT=16'h9600;
  LUT4 n512_s14 (
    .F(n512_22),
    .I0(line_draw_state[7]),
    .I1(line_draw_state[6]),
    .I2(line_draw_state[5]),
    .I3(line_draw_state[8]) 
);
defparam n512_s14.INIT=16'hFFFE;
  DFF frame_bram_out_s0 (
    .Q(frame_bram_din),
    .D(line_draw_state[4]),
    .CLK(sys_clock) 
);
  DFFR finished_drawing_s0 (
    .Q(finished_drawing_Z),
    .D(n221_9),
    .CLK(sys_clock),
    .RESET(n620_6) 
);
  DFFS adc_data_wren_s0 (
    .Q(adc_data_wren_Z),
    .D(line_draw_state[15]),
    .CLK(sys_clock),
    .SET(line_draw_state[17]) 
);
  DFF line_draw_state_17_s0 (
    .Q(line_draw_state[17]),
    .D(n265_12),
    .CLK(sys_clock) 
);
defparam line_draw_state_17_s0.INIT=1'b0;
  DFF line_draw_state_16_s0 (
    .Q(line_draw_state[16]),
    .D(n267_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_16_s0.INIT=1'b0;
  DFF line_draw_state_15_s0 (
    .Q(line_draw_state[15]),
    .D(n269_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_15_s0.INIT=1'b0;
  DFF line_draw_state_14_s0 (
    .Q(line_draw_state[14]),
    .D(n271_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_14_s0.INIT=1'b0;
  DFF line_draw_state_13_s0 (
    .Q(line_draw_state[13]),
    .D(n273_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_13_s0.INIT=1'b0;
  DFF line_draw_state_9_s0 (
    .Q(line_draw_state[9]),
    .D(n282_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_9_s0.INIT=1'b0;
  DFF line_draw_state_8_s0 (
    .Q(line_draw_state[8]),
    .D(n284_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_8_s0.INIT=1'b0;
  DFF line_draw_state_7_s0 (
    .Q(line_draw_state[7]),
    .D(n286_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_7_s0.INIT=1'b0;
  DFF line_draw_state_6_s0 (
    .Q(line_draw_state[6]),
    .D(n288_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_6_s0.INIT=1'b0;
  DFF line_draw_state_5_s0 (
    .Q(line_draw_state[5]),
    .D(n290_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_5_s0.INIT=1'b0;
  DFF line_draw_state_4_s0 (
    .Q(line_draw_state[4]),
    .D(n292_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_4_s0.INIT=1'b0;
  DFF line_draw_state_3_s0 (
    .Q(line_draw_state[3]),
    .D(n294_17),
    .CLK(sys_clock) 
);
defparam line_draw_state_3_s0.INIT=1'b0;
  DFF line_draw_state_2_s0 (
    .Q(line_draw_state[2]),
    .D(n296_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_2_s0.INIT=1'b0;
  DFF line_draw_state_1_s0 (
    .Q(line_draw_state[1]),
    .D(n298_14),
    .CLK(sys_clock) 
);
defparam line_draw_state_1_s0.INIT=1'b0;
  DFFE time_x0_7_s0 (
    .Q(time_x0[7]),
    .D(addr_x_count[7]),
    .CLK(sys_clock),
    .CE(line_draw_state[17]) 
);
defparam time_x0_7_s0.INIT=1'b0;
  DFFE time_x0_6_s0 (
    .Q(time_x0[6]),
    .D(addr_x_count[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[17]) 
);
defparam time_x0_6_s0.INIT=1'b0;
  DFFE time_x0_5_s0 (
    .Q(time_x0[5]),
    .D(addr_x_count[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[17]) 
);
defparam time_x0_5_s0.INIT=1'b0;
  DFFE time_x0_4_s0 (
    .Q(time_x0[4]),
    .D(addr_x_count[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[17]) 
);
defparam time_x0_4_s0.INIT=1'b0;
  DFFE time_x0_3_s0 (
    .Q(time_x0[3]),
    .D(addr_x_count[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[17]) 
);
defparam time_x0_3_s0.INIT=1'b0;
  DFFE time_x0_2_s0 (
    .Q(time_x0[2]),
    .D(addr_x_count[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[17]) 
);
defparam time_x0_2_s0.INIT=1'b0;
  DFFE time_x0_1_s0 (
    .Q(time_x0[1]),
    .D(addr_x_count[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[17]) 
);
defparam time_x0_1_s0.INIT=1'b0;
  DFFE voltage_y0_6_s0 (
    .Q(voltage_y0[6]),
    .D(adc_data_out[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam voltage_y0_6_s0.INIT=1'b0;
  DFFE voltage_y0_5_s0 (
    .Q(voltage_y0[5]),
    .D(adc_data_out[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam voltage_y0_5_s0.INIT=1'b0;
  DFFE voltage_y0_4_s0 (
    .Q(voltage_y0[4]),
    .D(adc_data_out[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam voltage_y0_4_s0.INIT=1'b0;
  DFFE voltage_y0_3_s0 (
    .Q(voltage_y0[3]),
    .D(adc_data_out[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam voltage_y0_3_s0.INIT=1'b0;
  DFFE voltage_y0_2_s0 (
    .Q(voltage_y0[2]),
    .D(adc_data_out[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam voltage_y0_2_s0.INIT=1'b0;
  DFFE voltage_y0_1_s0 (
    .Q(voltage_y0[1]),
    .D(adc_data_out[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam voltage_y0_1_s0.INIT=1'b0;
  DFFE voltage_y0_0_s0 (
    .Q(voltage_y0[0]),
    .D(adc_data_out[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[16]) 
);
defparam voltage_y0_0_s0.INIT=1'b0;
  DFFE time_x1_7_s0 (
    .Q(time_x1[7]),
    .D(time_x0[7]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam time_x1_7_s0.INIT=1'b0;
  DFFE time_x1_6_s0 (
    .Q(time_x1[6]),
    .D(time_x0[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam time_x1_6_s0.INIT=1'b0;
  DFFE time_x1_5_s0 (
    .Q(time_x1[5]),
    .D(time_x0[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam time_x1_5_s0.INIT=1'b0;
  DFFE time_x1_4_s0 (
    .Q(time_x1[4]),
    .D(time_x0[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam time_x1_4_s0.INIT=1'b0;
  DFFE time_x1_3_s0 (
    .Q(time_x1[3]),
    .D(time_x0[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam time_x1_3_s0.INIT=1'b0;
  DFFE time_x1_2_s0 (
    .Q(time_x1[2]),
    .D(time_x0[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam time_x1_2_s0.INIT=1'b0;
  DFFE time_x1_1_s0 (
    .Q(time_x1[1]),
    .D(time_x0[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam time_x1_1_s0.INIT=1'b0;
  DFFE time_x1_0_s0 (
    .Q(time_x1[0]),
    .D(VCC),
    .CLK(sys_clock),
    .CE(line_draw_state[15]) 
);
defparam time_x1_0_s0.INIT=1'b0;
  DFFE voltage_y1_6_s0 (
    .Q(voltage_y1[6]),
    .D(adc_data_out[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam voltage_y1_6_s0.INIT=1'b0;
  DFFE voltage_y1_5_s0 (
    .Q(voltage_y1[5]),
    .D(adc_data_out[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam voltage_y1_5_s0.INIT=1'b0;
  DFFE voltage_y1_4_s0 (
    .Q(voltage_y1[4]),
    .D(adc_data_out[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam voltage_y1_4_s0.INIT=1'b0;
  DFFE voltage_y1_3_s0 (
    .Q(voltage_y1[3]),
    .D(adc_data_out[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam voltage_y1_3_s0.INIT=1'b0;
  DFFE voltage_y1_2_s0 (
    .Q(voltage_y1[2]),
    .D(adc_data_out[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam voltage_y1_2_s0.INIT=1'b0;
  DFFE voltage_y1_1_s0 (
    .Q(voltage_y1[1]),
    .D(adc_data_out[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam voltage_y1_1_s0.INIT=1'b0;
  DFFE voltage_y1_0_s0 (
    .Q(voltage_y1[0]),
    .D(adc_data_out[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[14]) 
);
defparam voltage_y1_0_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_6_s0 (
    .Q(addr_y_value_unsigned[6]),
    .D(addr_y_value[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[9]) 
);
defparam addr_y_value_unsigned_6_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_5_s0 (
    .Q(addr_y_value_unsigned[5]),
    .D(addr_y_value[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[9]) 
);
defparam addr_y_value_unsigned_5_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_4_s0 (
    .Q(addr_y_value_unsigned[4]),
    .D(addr_y_value[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[9]) 
);
defparam addr_y_value_unsigned_4_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_3_s0 (
    .Q(addr_y_value_unsigned[3]),
    .D(addr_y_value[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[9]) 
);
defparam addr_y_value_unsigned_3_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_2_s0 (
    .Q(addr_y_value_unsigned[2]),
    .D(addr_y_value[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[9]) 
);
defparam addr_y_value_unsigned_2_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_1_s0 (
    .Q(addr_y_value_unsigned[1]),
    .D(addr_y_value[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[9]) 
);
defparam addr_y_value_unsigned_1_s0.INIT=1'b0;
  DFFE addr_y_value_unsigned_0_s0 (
    .Q(addr_y_value_unsigned[0]),
    .D(addr_y_value[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[9]) 
);
defparam addr_y_value_unsigned_0_s0.INIT=1'b0;
  DFFE frame_bram_addr_14_s0 (
    .Q(frame_bram_addr_Z[14]),
    .D(addr_y_value_mult[14]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_13_s0 (
    .Q(frame_bram_addr_Z[13]),
    .D(addr_y_value_mult[13]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_12_s0 (
    .Q(frame_bram_addr_Z[12]),
    .D(addr_y_value_mult[12]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_11_s0 (
    .Q(frame_bram_addr_Z[11]),
    .D(addr_y_value_mult[11]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_10_s0 (
    .Q(frame_bram_addr_Z[10]),
    .D(addr_y_value_mult[10]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_9_s0 (
    .Q(frame_bram_addr_Z[9]),
    .D(addr_y_value_mult[9]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_8_s0 (
    .Q(frame_bram_addr_Z[8]),
    .D(addr_y_value_mult[8]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_7_s0 (
    .Q(frame_bram_addr_Z[7]),
    .D(addr_y_value_mult[7]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_6_s0 (
    .Q(frame_bram_addr_Z[6]),
    .D(addr_y_value_mult[6]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_5_s0 (
    .Q(frame_bram_addr_Z[5]),
    .D(addr_y_value_mult[5]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_4_s0 (
    .Q(frame_bram_addr_Z[4]),
    .D(addr_y_value_mult[4]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_3_s0 (
    .Q(frame_bram_addr_Z[3]),
    .D(addr_y_value_mult[3]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_2_s0 (
    .Q(frame_bram_addr_Z[2]),
    .D(addr_y_value_mult[2]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_1_s0 (
    .Q(frame_bram_addr_Z[1]),
    .D(addr_y_value_mult[1]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE frame_bram_addr_0_s0 (
    .Q(frame_bram_addr_Z[0]),
    .D(addr_y_value_mult[0]),
    .CLK(sys_clock),
    .CE(line_draw_state[4]) 
);
  DFFE addr_y_add_value_6_s0 (
    .Q(addr_y_add_value[6]),
    .D(n159_1),
    .CLK(sys_clock),
    .CE(n985_5) 
);
defparam addr_y_add_value_6_s0.INIT=1'b0;
  DFFE addr_y_add_value_5_s0 (
    .Q(addr_y_add_value[5]),
    .D(n160_1),
    .CLK(sys_clock),
    .CE(n985_5) 
);
defparam addr_y_add_value_5_s0.INIT=1'b0;
  DFFE addr_y_add_value_4_s0 (
    .Q(addr_y_add_value[4]),
    .D(n161_1),
    .CLK(sys_clock),
    .CE(n985_5) 
);
defparam addr_y_add_value_4_s0.INIT=1'b0;
  DFFE addr_y_add_value_3_s0 (
    .Q(addr_y_add_value[3]),
    .D(n162_1),
    .CLK(sys_clock),
    .CE(n985_5) 
);
defparam addr_y_add_value_3_s0.INIT=1'b0;
  DFFE addr_y_add_value_2_s0 (
    .Q(addr_y_add_value[2]),
    .D(n163_1),
    .CLK(sys_clock),
    .CE(n985_5) 
);
defparam addr_y_add_value_2_s0.INIT=1'b0;
  DFFE addr_y_add_value_1_s0 (
    .Q(addr_y_add_value[1]),
    .D(n164_1),
    .CLK(sys_clock),
    .CE(n985_5) 
);
defparam addr_y_add_value_1_s0.INIT=1'b0;
  DFFE addr_y_sub_value_6_s0 (
    .Q(addr_y_sub_value[6]),
    .D(n186_1),
    .CLK(sys_clock),
    .CE(n992_5) 
);
defparam addr_y_sub_value_6_s0.INIT=1'b0;
  DFFE addr_y_sub_value_5_s0 (
    .Q(addr_y_sub_value[5]),
    .D(n187_1),
    .CLK(sys_clock),
    .CE(n992_5) 
);
defparam addr_y_sub_value_5_s0.INIT=1'b0;
  DFFE addr_y_sub_value_4_s0 (
    .Q(addr_y_sub_value[4]),
    .D(n188_1),
    .CLK(sys_clock),
    .CE(n992_5) 
);
defparam addr_y_sub_value_4_s0.INIT=1'b0;
  DFFE addr_y_sub_value_3_s0 (
    .Q(addr_y_sub_value[3]),
    .D(n189_1),
    .CLK(sys_clock),
    .CE(n992_5) 
);
defparam addr_y_sub_value_3_s0.INIT=1'b0;
  DFFE addr_y_sub_value_2_s0 (
    .Q(addr_y_sub_value[2]),
    .D(n190_1),
    .CLK(sys_clock),
    .CE(n992_5) 
);
defparam addr_y_sub_value_2_s0.INIT=1'b0;
  DFFE addr_y_sub_value_1_s0 (
    .Q(addr_y_sub_value[1]),
    .D(n191_1),
    .CLK(sys_clock),
    .CE(n992_5) 
);
defparam addr_y_sub_value_1_s0.INIT=1'b0;
  DFFRE addr_x_count_7_s0 (
    .Q(addr_x_count[7]),
    .D(n206_1),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n213_4) 
);
defparam addr_x_count_7_s0.INIT=1'b0;
  DFFRE addr_x_count_6_s0 (
    .Q(addr_x_count[6]),
    .D(n207_1),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n213_4) 
);
defparam addr_x_count_6_s0.INIT=1'b0;
  DFFRE addr_x_count_5_s0 (
    .Q(addr_x_count[5]),
    .D(n208_1),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n213_4) 
);
defparam addr_x_count_5_s0.INIT=1'b0;
  DFFRE addr_x_count_4_s0 (
    .Q(addr_x_count[4]),
    .D(n209_1),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n213_4) 
);
defparam addr_x_count_4_s0.INIT=1'b0;
  DFFRE addr_x_count_3_s0 (
    .Q(addr_x_count[3]),
    .D(n210_1),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n213_4) 
);
defparam addr_x_count_3_s0.INIT=1'b0;
  DFFRE addr_x_count_2_s0 (
    .Q(addr_x_count[2]),
    .D(n211_1),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n213_4) 
);
defparam addr_x_count_2_s0.INIT=1'b0;
  DFFRE addr_x_count_1_s0 (
    .Q(addr_x_count[1]),
    .D(n212_6),
    .CLK(sys_clock),
    .CE(line_draw_state[0]),
    .RESET(n213_4) 
);
defparam addr_x_count_1_s0.INIT=1'b0;
  DFFS line_draw_state_18_s1 (
    .Q(line_draw_state[18]),
    .D(n263_10),
    .CLK(sys_clock),
    .SET(GND) 
);
defparam line_draw_state_18_s1.INIT=1'b1;
  DFFE adc_data_addr_7_s1 (
    .Q(adc_data_addr_Z[7]),
    .D(n302_13),
    .CLK(sys_clock),
    .CE(n302_11) 
);
defparam adc_data_addr_7_s1.INIT=1'b0;
  DFFE adc_data_addr_6_s1 (
    .Q(adc_data_addr_Z[6]),
    .D(n304_11),
    .CLK(sys_clock),
    .CE(n302_11) 
);
defparam adc_data_addr_6_s1.INIT=1'b0;
  DFFE adc_data_addr_5_s1 (
    .Q(adc_data_addr_Z[5]),
    .D(n306_11),
    .CLK(sys_clock),
    .CE(n302_11) 
);
defparam adc_data_addr_5_s1.INIT=1'b0;
  DFFE adc_data_addr_4_s1 (
    .Q(adc_data_addr_Z[4]),
    .D(n308_11),
    .CLK(sys_clock),
    .CE(n302_11) 
);
defparam adc_data_addr_4_s1.INIT=1'b0;
  DFFE adc_data_addr_3_s1 (
    .Q(adc_data_addr_Z[3]),
    .D(n310_11),
    .CLK(sys_clock),
    .CE(n302_11) 
);
defparam adc_data_addr_3_s1.INIT=1'b0;
  DFFE adc_data_addr_2_s1 (
    .Q(adc_data_addr_Z[2]),
    .D(n312_11),
    .CLK(sys_clock),
    .CE(n302_11) 
);
defparam adc_data_addr_2_s1.INIT=1'b0;
  DFFE adc_data_addr_1_s1 (
    .Q(adc_data_addr_Z[1]),
    .D(n314_11),
    .CLK(sys_clock),
    .CE(n302_11) 
);
defparam adc_data_addr_1_s1.INIT=1'b0;
  DFFE adc_data_addr_0_s1 (
    .Q(adc_data_addr_Z[0]),
    .D(line_draw_state[15]),
    .CLK(sys_clock),
    .CE(n302_11) 
);
defparam adc_data_addr_0_s1.INIT=1'b0;
  DFFE addr_x_value_7_s1 (
    .Q(addr_x_value[7]),
    .D(n382_13),
    .CLK(sys_clock),
    .CE(n480_21) 
);
defparam addr_x_value_7_s1.INIT=1'b0;
  DFFE addr_x_value_6_s1 (
    .Q(addr_x_value[6]),
    .D(n385_11),
    .CLK(sys_clock),
    .CE(n480_21) 
);
defparam addr_x_value_6_s1.INIT=1'b0;
  DFFE addr_x_value_5_s1 (
    .Q(addr_x_value[5]),
    .D(n388_11),
    .CLK(sys_clock),
    .CE(n480_21) 
);
defparam addr_x_value_5_s1.INIT=1'b0;
  DFFE addr_x_value_4_s1 (
    .Q(addr_x_value[4]),
    .D(n391_11),
    .CLK(sys_clock),
    .CE(n480_21) 
);
defparam addr_x_value_4_s1.INIT=1'b0;
  DFFE addr_x_value_3_s1 (
    .Q(addr_x_value[3]),
    .D(n394_11),
    .CLK(sys_clock),
    .CE(n480_21) 
);
defparam addr_x_value_3_s1.INIT=1'b0;
  DFFE addr_x_value_2_s1 (
    .Q(addr_x_value[2]),
    .D(n397_11),
    .CLK(sys_clock),
    .CE(n480_21) 
);
defparam addr_x_value_2_s1.INIT=1'b0;
  DFFE addr_x_value_1_s1 (
    .Q(addr_x_value[1]),
    .D(n400_11),
    .CLK(sys_clock),
    .CE(n480_21) 
);
defparam addr_x_value_1_s1.INIT=1'b0;
  DFFE addr_x_value_0_s1 (
    .Q(addr_x_value[0]),
    .D(n403_11),
    .CLK(sys_clock),
    .CE(n480_21) 
);
defparam addr_x_value_0_s1.INIT=1'b0;
  DFFE addr_y_value_6_s1 (
    .Q(addr_y_value[6]),
    .D(n406_15),
    .CLK(sys_clock),
    .CE(n406_13) 
);
defparam addr_y_value_6_s1.INIT=1'b0;
  DFFE addr_y_value_5_s1 (
    .Q(addr_y_value[5]),
    .D(n409_13),
    .CLK(sys_clock),
    .CE(n406_13) 
);
defparam addr_y_value_5_s1.INIT=1'b0;
  DFFE addr_y_value_4_s1 (
    .Q(addr_y_value[4]),
    .D(n412_13),
    .CLK(sys_clock),
    .CE(n406_13) 
);
defparam addr_y_value_4_s1.INIT=1'b0;
  DFFE addr_y_value_3_s1 (
    .Q(addr_y_value[3]),
    .D(n415_13),
    .CLK(sys_clock),
    .CE(n406_13) 
);
defparam addr_y_value_3_s1.INIT=1'b0;
  DFFE addr_y_value_2_s1 (
    .Q(addr_y_value[2]),
    .D(n418_13),
    .CLK(sys_clock),
    .CE(n406_13) 
);
defparam addr_y_value_2_s1.INIT=1'b0;
  DFFE addr_y_value_1_s1 (
    .Q(addr_y_value[1]),
    .D(n421_13),
    .CLK(sys_clock),
    .CE(n406_13) 
);
defparam addr_y_value_1_s1.INIT=1'b0;
  DFFE addr_y_value_0_s1 (
    .Q(addr_y_value[0]),
    .D(n424_13),
    .CLK(sys_clock),
    .CE(n406_13) 
);
defparam addr_y_value_0_s1.INIT=1'b0;
  DFFE line_draw_state_next_12_s1 (
    .Q(line_draw_state_next[12]),
    .D(n98_9),
    .CLK(sys_clock),
    .CE(line_draw_state_next_18_10) 
);
defparam line_draw_state_next_12_s1.INIT=1'b0;
  DFFE line_draw_state_next_11_s1 (
    .Q(line_draw_state_next[11]),
    .D(n448_26),
    .CLK(sys_clock),
    .CE(line_draw_state_next_11_10) 
);
defparam line_draw_state_next_11_s1.INIT=1'b0;
  DFFE line_draw_state_next_10_s1 (
    .Q(line_draw_state_next[10]),
    .D(n451_24),
    .CLK(sys_clock),
    .CE(line_draw_state_next_10_10) 
);
defparam line_draw_state_next_10_s1.INIT=1'b0;
  DFFE line_draw_state_next_0_s2 (
    .Q(line_draw_state_next[0]),
    .D(n480_16),
    .CLK(sys_clock),
    .CE(n480_21) 
);
defparam line_draw_state_next_0_s2.INIT=1'b0;
  DFFE addr_y_value_mult_14_s1 (
    .Q(addr_y_value_mult[14]),
    .D(n512_19),
    .CLK(sys_clock),
    .CE(n512_22) 
);
defparam addr_y_value_mult_14_s1.INIT=1'b0;
  DFFE addr_y_value_mult_13_s1 (
    .Q(addr_y_value_mult[13]),
    .D(n514_13),
    .CLK(sys_clock),
    .CE(n512_22) 
);
defparam addr_y_value_mult_13_s1.INIT=1'b0;
  DFFE addr_y_value_mult_12_s1 (
    .Q(addr_y_value_mult[12]),
    .D(n516_13),
    .CLK(sys_clock),
    .CE(n512_22) 
);
defparam addr_y_value_mult_12_s1.INIT=1'b0;
  DFFE addr_y_value_mult_11_s1 (
    .Q(addr_y_value_mult[11]),
    .D(n518_13),
    .CLK(sys_clock),
    .CE(n512_22) 
);
defparam addr_y_value_mult_11_s1.INIT=1'b0;
  DFFE addr_y_value_mult_10_s1 (
    .Q(addr_y_value_mult[10]),
    .D(n520_13),
    .CLK(sys_clock),
    .CE(n512_22) 
);
defparam addr_y_value_mult_10_s1.INIT=1'b0;
  DFFE addr_y_value_mult_9_s1 (
    .Q(addr_y_value_mult[9]),
    .D(n522_13),
    .CLK(sys_clock),
    .CE(n512_22) 
);
defparam addr_y_value_mult_9_s1.INIT=1'b0;
  DFFE addr_y_value_mult_8_s1 (
    .Q(addr_y_value_mult[8]),
    .D(n524_13),
    .CLK(sys_clock),
    .CE(n512_22) 
);
defparam addr_y_value_mult_8_s1.INIT=1'b0;
  DFFE addr_y_value_mult_7_s1 (
    .Q(addr_y_value_mult[7]),
    .D(n526_13),
    .CLK(sys_clock),
    .CE(n512_22) 
);
defparam addr_y_value_mult_7_s1.INIT=1'b0;
  DFFE addr_y_value_mult_6_s1 (
    .Q(addr_y_value_mult[6]),
    .D(n528_13),
    .CLK(sys_clock),
    .CE(n512_22) 
);
defparam addr_y_value_mult_6_s1.INIT=1'b0;
  DFFE addr_y_value_mult_5_s1 (
    .Q(addr_y_value_mult[5]),
    .D(n530_15),
    .CLK(sys_clock),
    .CE(n530_17) 
);
defparam addr_y_value_mult_5_s1.INIT=1'b0;
  DFFE addr_y_value_mult_4_s1 (
    .Q(addr_y_value_mult[4]),
    .D(n532_13),
    .CLK(sys_clock),
    .CE(n530_17) 
);
defparam addr_y_value_mult_4_s1.INIT=1'b0;
  DFFE addr_y_value_mult_3_s1 (
    .Q(addr_y_value_mult[3]),
    .D(n534_13),
    .CLK(sys_clock),
    .CE(n530_17) 
);
defparam addr_y_value_mult_3_s1.INIT=1'b0;
  DFFSE line_draw_state_next_18_s3 (
    .Q(line_draw_state_next[18]),
    .D(GND),
    .CLK(sys_clock),
    .CE(line_draw_state_next_18_10),
    .SET(GND) 
);
defparam line_draw_state_next_18_s3.INIT=1'b1;
  DFFE line_draw_state_12_s2 (
    .Q(line_draw_state[12]),
    .D(n275_17),
    .CLK(sys_clock),
    .CE(line_draw_state_12_13) 
);
defparam line_draw_state_12_s2.INIT=1'b0;
  DFFE line_draw_state_11_s2 (
    .Q(line_draw_state[11]),
    .D(n277_17),
    .CLK(sys_clock),
    .CE(line_draw_state_11_13) 
);
defparam line_draw_state_11_s2.INIT=1'b0;
  DFFE line_draw_state_10_s2 (
    .Q(line_draw_state[10]),
    .D(n279_17),
    .CLK(sys_clock),
    .CE(line_draw_state_10_13) 
);
defparam line_draw_state_10_s2.INIT=1'b0;
  DFFE line_draw_state_0_s2 (
    .Q(line_draw_state[0]),
    .D(n300_17),
    .CLK(sys_clock),
    .CE(line_draw_state_0_13) 
);
defparam line_draw_state_0_s2.INIT=1'b0;
  DFF addr_y_add_value_0_s1 (
    .Q(addr_y_add_value[0]),
    .D(n165_9),
    .CLK(sys_clock) 
);
defparam addr_y_add_value_0_s1.INIT=1'b0;
  DFF addr_y_sub_value_0_s1 (
    .Q(addr_y_sub_value[0]),
    .D(n165_13),
    .CLK(sys_clock) 
);
defparam addr_y_sub_value_0_s1.INIT=1'b0;
  DFF addr_y_value_mult_2_s2 (
    .Q(addr_y_value_mult[2]),
    .D(n536_14),
    .CLK(sys_clock) 
);
defparam addr_y_value_mult_2_s2.INIT=1'b0;
  DFF addr_y_value_mult_1_s2 (
    .Q(addr_y_value_mult[1]),
    .D(n538_12),
    .CLK(sys_clock) 
);
defparam addr_y_value_mult_1_s2.INIT=1'b0;
  DFF addr_y_value_mult_0_s2 (
    .Q(addr_y_value_mult[0]),
    .D(n540_12),
    .CLK(sys_clock) 
);
defparam addr_y_value_mult_0_s2.INIT=1'b0;
  ALU n45_s14 (
    .SUM(n45_15_SUM),
    .COUT(n45_18),
    .I0(GND),
    .I1(voltage_y0[0]),
    .I3(GND),
    .CIN(voltage_y1[0]) 
);
defparam n45_s14.ALU_MODE=1;
  ALU n44_s14 (
    .SUM(n44_15_SUM),
    .COUT(n44_18),
    .I0(GND),
    .I1(voltage_y1[0]),
    .I3(GND),
    .CIN(voltage_y0[0]) 
);
defparam n44_s14.ALU_MODE=1;
  ALU n45_s15 (
    .SUM(n45_16_SUM),
    .COUT(n45_20),
    .I0(voltage_y1[1]),
    .I1(voltage_y0[1]),
    .I3(GND),
    .CIN(n45_18) 
);
defparam n45_s15.ALU_MODE=1;
  ALU n44_s15 (
    .SUM(n44_16_SUM),
    .COUT(n44_20),
    .I0(voltage_y0[1]),
    .I1(voltage_y1[1]),
    .I3(GND),
    .CIN(n44_18) 
);
defparam n44_s15.ALU_MODE=1;
  ALU n45_s16 (
    .SUM(n45_17_SUM),
    .COUT(n45_22),
    .I0(voltage_y1[2]),
    .I1(voltage_y0[2]),
    .I3(GND),
    .CIN(n45_20) 
);
defparam n45_s16.ALU_MODE=1;
  ALU n44_s16 (
    .SUM(n44_17_SUM),
    .COUT(n44_22),
    .I0(voltage_y0[2]),
    .I1(voltage_y1[2]),
    .I3(GND),
    .CIN(n44_20) 
);
defparam n44_s16.ALU_MODE=1;
  ALU n45_s17 (
    .SUM(n45_18_SUM),
    .COUT(n45_24),
    .I0(voltage_y1[3]),
    .I1(voltage_y0[3]),
    .I3(GND),
    .CIN(n45_22) 
);
defparam n45_s17.ALU_MODE=1;
  ALU n44_s17 (
    .SUM(n44_18_SUM),
    .COUT(n44_24),
    .I0(voltage_y0[3]),
    .I1(voltage_y1[3]),
    .I3(GND),
    .CIN(n44_22) 
);
defparam n44_s17.ALU_MODE=1;
  ALU n45_s18 (
    .SUM(n45_19_SUM),
    .COUT(n45_26),
    .I0(voltage_y1[4]),
    .I1(voltage_y0[4]),
    .I3(GND),
    .CIN(n45_24) 
);
defparam n45_s18.ALU_MODE=1;
  ALU n44_s18 (
    .SUM(n44_19_SUM),
    .COUT(n44_26),
    .I0(voltage_y0[4]),
    .I1(voltage_y1[4]),
    .I3(GND),
    .CIN(n44_24) 
);
defparam n44_s18.ALU_MODE=1;
  ALU n45_s19 (
    .SUM(n45_20_SUM),
    .COUT(n45_28),
    .I0(voltage_y1[5]),
    .I1(voltage_y0[5]),
    .I3(GND),
    .CIN(n45_26) 
);
defparam n45_s19.ALU_MODE=1;
  ALU n44_s19 (
    .SUM(n44_20_SUM),
    .COUT(n44_28),
    .I0(voltage_y0[5]),
    .I1(voltage_y1[5]),
    .I3(GND),
    .CIN(n44_26) 
);
defparam n44_s19.ALU_MODE=1;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(addr_y_value_mult[6]),
    .I1(addr_y_value_unsigned[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(addr_y_value_mult[7]),
    .I1(addr_y_value_unsigned[1]),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(addr_y_value_mult[8]),
    .I1(addr_y_value_unsigned[2]),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(addr_y_value_mult[9]),
    .I1(addr_y_value_unsigned[3]),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(addr_y_value_mult[10]),
    .I1(addr_y_value_unsigned[4]),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(addr_y_value_mult[11]),
    .I1(addr_y_value_unsigned[5]),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(addr_y_value_mult[12]),
    .I1(addr_y_value_unsigned[6]),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(addr_y_value_mult[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_0_COUT),
    .I0(addr_y_value_mult[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n133_s (
    .SUM(n133_1),
    .COUT(n133_2),
    .I0(addr_y_value_mult[3]),
    .I1(addr_y_value_unsigned[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n133_s.ALU_MODE=0;
  ALU n132_s (
    .SUM(n132_1),
    .COUT(n132_2),
    .I0(addr_y_value_mult[4]),
    .I1(addr_y_value_unsigned[1]),
    .I3(GND),
    .CIN(n133_2) 
);
defparam n132_s.ALU_MODE=0;
  ALU n131_s (
    .SUM(n131_1),
    .COUT(n131_2),
    .I0(addr_y_value_mult[5]),
    .I1(addr_y_value_unsigned[2]),
    .I3(GND),
    .CIN(n132_2) 
);
defparam n131_s.ALU_MODE=0;
  ALU n130_s (
    .SUM(n130_1),
    .COUT(n130_2),
    .I0(addr_y_value_mult[6]),
    .I1(addr_y_value_unsigned[3]),
    .I3(GND),
    .CIN(n131_2) 
);
defparam n130_s.ALU_MODE=0;
  ALU n129_s (
    .SUM(n129_1),
    .COUT(n129_2),
    .I0(addr_y_value_mult[7]),
    .I1(addr_y_value_unsigned[4]),
    .I3(GND),
    .CIN(n130_2) 
);
defparam n129_s.ALU_MODE=0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(addr_y_value_mult[8]),
    .I1(addr_y_value_unsigned[5]),
    .I3(GND),
    .CIN(n129_2) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(addr_y_value_mult[9]),
    .I1(addr_y_value_unsigned[6]),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(addr_y_value_mult[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(addr_y_value_mult[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(addr_y_value_mult[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(addr_y_value_mult[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(addr_y_value_mult[0]),
    .I1(addr_x_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(addr_y_value_mult[1]),
    .I1(addr_x_value[1]),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(addr_y_value_mult[2]),
    .I1(addr_x_value[2]),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(addr_y_value_mult[3]),
    .I1(addr_x_value[3]),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(addr_y_value_mult[4]),
    .I1(addr_x_value[4]),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(addr_y_value_mult[5]),
    .I1(addr_x_value[5]),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(addr_y_value_mult[6]),
    .I1(addr_x_value[6]),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(addr_y_value_mult[7]),
    .I1(addr_x_value[7]),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(addr_y_value_mult[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(addr_y_value_mult[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n139_s (
    .SUM(n139_1),
    .COUT(n139_2),
    .I0(addr_y_value_mult[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n140_2) 
);
defparam n139_s.ALU_MODE=0;
  ALU n138_s (
    .SUM(n138_1),
    .COUT(n138_2),
    .I0(addr_y_value_mult[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n139_2) 
);
defparam n138_s.ALU_MODE=0;
  ALU n137_s (
    .SUM(n137_1),
    .COUT(n137_2),
    .I0(addr_y_value_mult[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n138_2) 
);
defparam n137_s.ALU_MODE=0;
  ALU n136_s (
    .SUM(n136_1),
    .COUT(n136_2),
    .I0(addr_y_value_mult[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n137_2) 
);
defparam n136_s.ALU_MODE=0;
  ALU n135_s (
    .SUM(n135_1),
    .COUT(n135_0_COUT),
    .I0(addr_y_value_mult[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n136_2) 
);
defparam n135_s.ALU_MODE=0;
  ALU n164_s (
    .SUM(n164_1),
    .COUT(n164_2),
    .I0(addr_y_value[1]),
    .I1(addr_y_value[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n164_s.ALU_MODE=0;
  ALU n163_s (
    .SUM(n163_1),
    .COUT(n163_2),
    .I0(addr_y_value[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n164_2) 
);
defparam n163_s.ALU_MODE=0;
  ALU n162_s (
    .SUM(n162_1),
    .COUT(n162_2),
    .I0(addr_y_value[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n163_2) 
);
defparam n162_s.ALU_MODE=0;
  ALU n161_s (
    .SUM(n161_1),
    .COUT(n161_2),
    .I0(addr_y_value[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n162_2) 
);
defparam n161_s.ALU_MODE=0;
  ALU n160_s (
    .SUM(n160_1),
    .COUT(n160_2),
    .I0(addr_y_value[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n161_2) 
);
defparam n160_s.ALU_MODE=0;
  ALU n159_s (
    .SUM(n159_1),
    .COUT(n159_0_COUT),
    .I0(addr_y_value[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n160_2) 
);
defparam n159_s.ALU_MODE=0;
  ALU n191_s (
    .SUM(n191_1),
    .COUT(n191_2),
    .I0(addr_y_value[1]),
    .I1(VCC),
    .I3(GND),
    .CIN(addr_y_value[0]) 
);
defparam n191_s.ALU_MODE=0;
  ALU n190_s (
    .SUM(n190_1),
    .COUT(n190_2),
    .I0(addr_y_value[2]),
    .I1(VCC),
    .I3(GND),
    .CIN(n191_2) 
);
defparam n190_s.ALU_MODE=0;
  ALU n189_s (
    .SUM(n189_1),
    .COUT(n189_2),
    .I0(addr_y_value[3]),
    .I1(VCC),
    .I3(GND),
    .CIN(n190_2) 
);
defparam n189_s.ALU_MODE=0;
  ALU n188_s (
    .SUM(n188_1),
    .COUT(n188_2),
    .I0(addr_y_value[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n189_2) 
);
defparam n188_s.ALU_MODE=0;
  ALU n187_s (
    .SUM(n187_1),
    .COUT(n187_2),
    .I0(addr_y_value[5]),
    .I1(VCC),
    .I3(GND),
    .CIN(n188_2) 
);
defparam n187_s.ALU_MODE=0;
  ALU n186_s (
    .SUM(n186_1),
    .COUT(n186_0_COUT),
    .I0(addr_y_value[6]),
    .I1(VCC),
    .I3(GND),
    .CIN(n187_2) 
);
defparam n186_s.ALU_MODE=0;
  ALU n211_s (
    .SUM(n211_1),
    .COUT(n211_2),
    .I0(addr_x_count[2]),
    .I1(addr_x_count[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam n211_s.ALU_MODE=0;
  ALU n210_s (
    .SUM(n210_1),
    .COUT(n210_2),
    .I0(addr_x_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n211_2) 
);
defparam n210_s.ALU_MODE=0;
  ALU n209_s (
    .SUM(n209_1),
    .COUT(n209_2),
    .I0(addr_x_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n210_2) 
);
defparam n209_s.ALU_MODE=0;
  ALU n208_s (
    .SUM(n208_1),
    .COUT(n208_2),
    .I0(addr_x_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n209_2) 
);
defparam n208_s.ALU_MODE=0;
  ALU n207_s (
    .SUM(n207_1),
    .COUT(n207_2),
    .I0(addr_x_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n208_2) 
);
defparam n207_s.ALU_MODE=0;
  ALU n206_s (
    .SUM(n206_1),
    .COUT(n206_0_COUT),
    .I0(addr_x_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n207_2) 
);
defparam n206_s.ALU_MODE=0;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(voltage_y0[0]),
    .I1(voltage_y1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(voltage_y0[1]),
    .I1(voltage_y1[1]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(voltage_y0[2]),
    .I1(voltage_y1[2]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(voltage_y0[3]),
    .I1(voltage_y1[3]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(voltage_y0[4]),
    .I1(voltage_y1[4]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(voltage_y0[5]),
    .I1(voltage_y1[5]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(voltage_y0[6]),
    .I1(voltage_y1[6]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n150_s0 (
    .SUM(n150_1_SUM),
    .COUT(n150_3),
    .I0(addr_y_value[0]),
    .I1(voltage_y1[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n150_s0.ALU_MODE=3;
  ALU n151_s0 (
    .SUM(n151_1_SUM),
    .COUT(n151_3),
    .I0(addr_y_value[1]),
    .I1(voltage_y1[1]),
    .I3(GND),
    .CIN(n150_3) 
);
defparam n151_s0.ALU_MODE=3;
  ALU n152_s0 (
    .SUM(n152_1_SUM),
    .COUT(n152_3),
    .I0(addr_y_value[2]),
    .I1(voltage_y1[2]),
    .I3(GND),
    .CIN(n151_3) 
);
defparam n152_s0.ALU_MODE=3;
  ALU n153_s0 (
    .SUM(n153_1_SUM),
    .COUT(n153_3),
    .I0(addr_y_value[3]),
    .I1(voltage_y1[3]),
    .I3(GND),
    .CIN(n152_3) 
);
defparam n153_s0.ALU_MODE=3;
  ALU n154_s0 (
    .SUM(n154_1_SUM),
    .COUT(n154_3),
    .I0(addr_y_value[4]),
    .I1(voltage_y1[4]),
    .I3(GND),
    .CIN(n153_3) 
);
defparam n154_s0.ALU_MODE=3;
  ALU n155_s0 (
    .SUM(n155_1_SUM),
    .COUT(n155_3),
    .I0(addr_y_value[5]),
    .I1(voltage_y1[5]),
    .I3(GND),
    .CIN(n154_3) 
);
defparam n155_s0.ALU_MODE=3;
  ALU n156_s0 (
    .SUM(n156_1_SUM),
    .COUT(n157_2),
    .I0(addr_y_value[6]),
    .I1(voltage_y1[6]),
    .I3(GND),
    .CIN(n155_3) 
);
defparam n156_s0.ALU_MODE=3;
  INV n620_s3 (
    .O(n620_6),
    .I(line_draw_state[0]) 
);
  INV n212_s2 (
    .O(n212_6),
    .I(addr_x_count[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* line_drawer */
module top_level (
  CLOCK_IN,
  LCD_CLOCK,
  LCD_HSYNC,
  LCD_VSYNC,
  LCD_DEN,
  LCD_R,
  LCD_G,
  LCD_B,
  ADC_DATA,
  ADC_RD,
  ADC_INT
)
;
input CLOCK_IN;
output LCD_CLOCK;
output LCD_HSYNC;
output LCD_VSYNC;
output LCD_DEN;
output [4:0] LCD_R;
output [5:0] LCD_G;
output [4:0] LCD_B;
input [7:0] ADC_DATA;
output ADC_RD;
input ADC_INT;
wire CLOCK_IN_d;
wire adc_interrupt_Z;
wire LCD_CLOCK_d;
wire sys_clock;
wire rst_bram_complete_Z;
wire LCD_DEN_d;
wire lcd_r_1_3;
wire sig_hsync_5;
wire sig_vsync_5;
wire rst_bram_start_Z;
wire start_drawing_Z;
wire ADC_RD_d;
wire frame_bram_din;
wire finished_drawing_Z;
wire adc_data_wren_Z;
wire [7:0] ADC_DATA_d;
wire [0:0] bram_qout;
wire [6:0] adc_data_out;
wire [14:0] frame_bram_addr_Z;
wire [7:0] adc_data_addr_Z;
wire VCC;
wire GND;
  IBUF CLOCK_IN_ibuf (
    .O(CLOCK_IN_d),
    .I(CLOCK_IN) 
);
  IBUF ADC_DATA_0_ibuf (
    .O(ADC_DATA_d[0]),
    .I(ADC_DATA[0]) 
);
  IBUF ADC_DATA_1_ibuf (
    .O(ADC_DATA_d[1]),
    .I(ADC_DATA[1]) 
);
  IBUF ADC_DATA_2_ibuf (
    .O(ADC_DATA_d[2]),
    .I(ADC_DATA[2]) 
);
  IBUF ADC_DATA_3_ibuf (
    .O(ADC_DATA_d[3]),
    .I(ADC_DATA[3]) 
);
  IBUF ADC_DATA_4_ibuf (
    .O(ADC_DATA_d[4]),
    .I(ADC_DATA[4]) 
);
  IBUF ADC_DATA_5_ibuf (
    .O(ADC_DATA_d[5]),
    .I(ADC_DATA[5]) 
);
  IBUF ADC_DATA_6_ibuf (
    .O(ADC_DATA_d[6]),
    .I(ADC_DATA[6]) 
);
  IBUF ADC_DATA_7_ibuf (
    .O(ADC_DATA_d[7]),
    .I(ADC_DATA[7]) 
);
  IBUF ADC_INT_ibuf (
    .O(adc_interrupt_Z),
    .I(ADC_INT) 
);
  OBUF LCD_CLOCK_obuf (
    .O(LCD_CLOCK),
    .I(LCD_CLOCK_d) 
);
  OBUF LCD_HSYNC_obuf (
    .O(LCD_HSYNC),
    .I(sig_hsync_5) 
);
  OBUF LCD_VSYNC_obuf (
    .O(LCD_VSYNC),
    .I(sig_vsync_5) 
);
  OBUF LCD_DEN_obuf (
    .O(LCD_DEN),
    .I(LCD_DEN_d) 
);
  OBUF LCD_R_0_obuf (
    .O(LCD_R[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_R_1_obuf (
    .O(LCD_R[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_R_2_obuf (
    .O(LCD_R[2]),
    .I(GND) 
);
  OBUF LCD_R_3_obuf (
    .O(LCD_R[3]),
    .I(GND) 
);
  OBUF LCD_R_4_obuf (
    .O(LCD_R[4]),
    .I(GND) 
);
  OBUF LCD_G_0_obuf (
    .O(LCD_G[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_G_1_obuf (
    .O(LCD_G[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_G_2_obuf (
    .O(LCD_G[2]),
    .I(GND) 
);
  OBUF LCD_G_3_obuf (
    .O(LCD_G[3]),
    .I(GND) 
);
  OBUF LCD_G_4_obuf (
    .O(LCD_G[4]),
    .I(GND) 
);
  OBUF LCD_G_5_obuf (
    .O(LCD_G[5]),
    .I(bram_qout[0]) 
);
  OBUF LCD_B_0_obuf (
    .O(LCD_B[0]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_B_1_obuf (
    .O(LCD_B[1]),
    .I(lcd_r_1_3) 
);
  OBUF LCD_B_2_obuf (
    .O(LCD_B[2]),
    .I(GND) 
);
  OBUF LCD_B_3_obuf (
    .O(LCD_B[3]),
    .I(GND) 
);
  OBUF LCD_B_4_obuf (
    .O(LCD_B[4]),
    .I(GND) 
);
  OBUF ADC_RD_obuf (
    .O(ADC_RD),
    .I(ADC_RD_d) 
);
  Gowin_rPLL pll_clock (
    .CLOCK_IN_d(CLOCK_IN_d),
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .sys_clock(sys_clock)
);
  vga_controller display (
    .LCD_CLOCK_d(LCD_CLOCK_d),
    .sys_clock(sys_clock),
    .frame_bram_din(frame_bram_din),
    .rst_bram_start_Z(rst_bram_start_Z),
    .frame_bram_addr_Z(frame_bram_addr_Z[14:0]),
    .rst_bram_complete_Z(rst_bram_complete_Z),
    .LCD_DEN_d(LCD_DEN_d),
    .lcd_r_1_3(lcd_r_1_3),
    .sig_hsync_5(sig_hsync_5),
    .sig_vsync_5(sig_vsync_5),
    .bram_qout(bram_qout[0])
);
  adc_controller adc (
    .sys_clock(sys_clock),
    .adc_interrupt_Z(adc_interrupt_Z),
    .finished_drawing_Z(finished_drawing_Z),
    .rst_bram_complete_Z(rst_bram_complete_Z),
    .adc_data_wren_Z(adc_data_wren_Z),
    .ADC_DATA_d(ADC_DATA_d[7:0]),
    .adc_data_addr_Z(adc_data_addr_Z[7:0]),
    .rst_bram_start_Z(rst_bram_start_Z),
    .start_drawing_Z(start_drawing_Z),
    .ADC_RD_d(ADC_RD_d),
    .adc_data_out(adc_data_out[6:0])
);
  line_drawer line_draw (
    .sys_clock(sys_clock),
    .start_drawing_Z(start_drawing_Z),
    .adc_data_out(adc_data_out[6:0]),
    .frame_bram_din(frame_bram_din),
    .finished_drawing_Z(finished_drawing_Z),
    .adc_data_wren_Z(adc_data_wren_Z),
    .frame_bram_addr_Z(frame_bram_addr_Z[14:0]),
    .adc_data_addr_Z(adc_data_addr_Z[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top_level */
