Analysis & Synthesis report for orpsoc_top
Sat Feb 27 18:18:54 2016
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_xfer_trig:sd_data_xfer_trig0|state
 11. State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|state
 12. State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:sd_data_master0|state
 13. State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|state
 14. State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|state
 15. State Machine - |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface|wbstate
 16. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|sdram_state
 17. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_state
 18. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|sdram_state
 19. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|wb_state
 20. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state
 21. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state
 22. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state
 23. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state
 24. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state
 25. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state
 26. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state
 27. State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state
 28. State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state
 29. State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state
 30. State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg
 31. State Machine - |orpsoc_top|or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core|state
 32. State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state
 33. State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_start_pulse_gen:delayed_start_pulse|state
 34. State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state
 35. Registers Removed During Synthesis
 36. Removed Registers Triggering Further Register Optimizations
 37. General Register Statistics
 38. Inverted Register Statistics
 39. Registers Added for RAM Pass-Through Logic
 40. Registers Packed Into Inferred Megafunctions
 41. Multiplexer Restructuring Statistics (Restructuring Performed)
 42. Source assignments for Top-level Entity: |orpsoc_top
 43. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated
 44. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated
 45. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated
 46. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated
 47. Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated
 48. Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated
 49. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_d9e1:auto_generated
 50. Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated
 51. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_p9e1:auto_generated
 52. Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_pce1:auto_generated
 53. Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_99e1:auto_generated
 54. Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated
 55. Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_10e1:auto_generated
 56. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v9e1:auto_generated
 57. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated
 58. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v9e1:auto_generated
 59. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated
 60. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v9e1:auto_generated
 61. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated
 62. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v9e1:auto_generated
 63. Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_p6e1:auto_generated
 64. Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated
 65. Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated
 66. Source assignments for uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated
 67. Source assignments for sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_g3d1:auto_generated
 68. Source assignments for sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_g3d1:auto_generated
 69. Source assignments for uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated
 70. Parameter Settings for User Entity Instance: Top-level Entity: |orpsoc_top
 71. Parameter Settings for User Entity Instance: clkgen:clkgen0|pll:pll0|altpll:altpll_component
 72. Parameter Settings for User Entity Instance: arbiter_ibus:arbiter_ibus0
 73. Parameter Settings for User Entity Instance: arbiter_dbus:arbiter_dbus0
 74. Parameter Settings for User Entity Instance: arbiter_bytebus:arbiter_bytebus0
 75. Parameter Settings for User Entity Instance: altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component
 76. Parameter Settings for User Entity Instance: or1200_top:or1200_top0
 77. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:iwb_biu
 78. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:dwb_biu
 79. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top
 80. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb
 81. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram
 82. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram
 83. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top
 84. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram
 85. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0
 86. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag
 87. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0
 88. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu
 89. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc
 90. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_start_pulse_gen:delayed_start_pulse
 91. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|or1200_pulse_gen:or1200_secure_start_pulse
 92. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|or1200_pulse_gen:or1200_secure_end_pulse
 93. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ack_fsm:or1200_ack_load
 94. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ack_fsm:or1200_ack_store
 95. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm
 96. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq
 97. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|or1200_pulse_gen:done_pulse_gen
 98. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|or1200_pulse_gen:or1200_start_pulse_gen
 99. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|or1200_pulse_gen:or1200_ofb_pulse_gen
100. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm
101. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq
102. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|or1200_pulse_gen:done_pulse_gen
103. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|or1200_pulse_gen:or1200_start_pulse_gen
104. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|or1200_pulse_gen:or1200_ofb_pulse_gen
105. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf
106. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a
107. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b
108. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes
109. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu
110. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu
111. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac
112. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs
113. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu
114. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg
115. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem
116. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux
117. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|seed_cache_init:seed_cache_init
118. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top
119. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb
120. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram
121. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram
122. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top
123. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram
124. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram
125. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag
126. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0
127. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1
128. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|or1200_pulse_gen:ld_pulse_gen
129. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2
130. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|or1200_pulse_gen:ld_pulse_gen
131. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram
132. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram
133. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag
134. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0
135. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top
136. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core
137. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_sb:or1200_sb
138. Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_du:or1200_du
139. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0
140. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl
141. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter
142. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port
143. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram
144. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
145. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
146. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo
147. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port
148. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram
149. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
150. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
151. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo
152. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port
153. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram
154. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
155. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
156. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo
157. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port
158. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram
159. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
160. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
161. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|dual_clock_fifo:wrfifo
162. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port
163. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram
164. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera
165. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component
166. Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo
167. Parameter Settings for User Entity Instance: rom:rom0
168. Parameter Settings for User Entity Instance: uart16550:uart16550_0
169. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter
170. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx
171. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo
172. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops
173. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver
174. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx
175. Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo
176. Parameter Settings for User Entity Instance: simple_spi:spi0
177. Parameter Settings for User Entity Instance: simple_spi:spi0|fifo4:rfifo
178. Parameter Settings for User Entity Instance: simple_spi:spi0|fifo4:wfifo
179. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0
180. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0
181. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_data_master:sd_data_master0
182. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0
183. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0
184. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0
185. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1
186. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0
187. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_data_xfer_trig:sd_data_xfer_trig0
188. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0
189. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:argument_r
190. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:command_r
191. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:reset_r
192. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_timeout_r
193. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_timeout_r
194. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_size_r
195. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:controll_r
196. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_int_r
197. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:clock_d_r
198. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_int_r
199. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_count_r
200. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:dma_addr_r
201. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:argument_reg_cross
202. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:command_reg_cross
203. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:response_0_reg_cross
204. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:response_1_reg_cross
205. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:response_2_reg_cross
206. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross
207. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:software_reset_reg_cross
208. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:cmd_timeout_reg_cross
209. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:data_timeout_reg_cross
210. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:block_size_reg_cross
211. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:controll_setting_reg_cross
212. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:cmd_int_status_reg_cross
213. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:clock_divider_reg_cross
214. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:block_count_reg_cross
215. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:dma_addr_reg_cross
216. Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:data_int_status_reg_cross
217. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0
218. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0
219. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0
220. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0
221. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0
222. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0
223. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0
224. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0
225. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0
226. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0
227. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0
228. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0
229. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0
230. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0
231. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0
232. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0
233. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0
234. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0
235. Parameter Settings for Inferred Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0
236. Parameter Settings for Inferred Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0
237. Parameter Settings for Inferred Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0
238. Parameter Settings for Inferred Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0
239. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0
240. Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0
241. Parameter Settings for Inferred Entity Instance: sdc_controller:sdc_controller_0|lpm_mult:Mult0
242. altpll Parameter Settings by Entity Instance
243. altsyncram Parameter Settings by Entity Instance
244. lpm_mult Parameter Settings by Entity Instance
245. Port Connectivity Checks: "sdc_controller:sdc_controller_0|edge_detect:cmd_int_rst_edge"
246. Port Connectivity Checks: "sdc_controller:sdc_controller_0|edge_detect:data_int_rst_edge"
247. Port Connectivity Checks: "sdc_controller:sdc_controller_0|edge_detect:cmd_start_edge"
248. Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1"
249. Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0"
250. Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0"
251. Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0"
252. Port Connectivity Checks: "sdc_controller:sdc_controller_0"
253. Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"
254. Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops"
255. Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"
256. Port Connectivity Checks: "uart16550:uart16550_0|uart_wb:wb_interface"
257. Port Connectivity Checks: "uart16550:uart16550_0"
258. Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
259. Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
260. Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0"
261. Port Connectivity Checks: "adv_dbg_if:dbg_if0"
262. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag"
263. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|or1200_cypherdb_start:cl_enc_indicator"
264. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2"
265. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1"
266. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top"
267. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"
268. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"
269. Port Connectivity Checks: "or1200_top:or1200_top0|seed_cache_init:seed_cache_init"
270. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except"
271. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu"
272. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf"
273. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_reg_ce:or1200_enc_pad_store"
274. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_reg_ce:or1200_enc_pad_load"
275. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store"
276. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load"
277. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm"
278. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm"
279. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top"
280. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_start_pulse_gen:delayed_start_pulse"
281. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"
282. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cypherdb_start:or1200_cypherdb_secure_exec"
283. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu"
284. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_wb_biu:dwb_biu"
285. Port Connectivity Checks: "or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"
286. Port Connectivity Checks: "or1200_top:or1200_top0"
287. Port Connectivity Checks: "altera_virtual_jtag:jtag_tap0"
288. Port Connectivity Checks: "arbiter_bytebus:arbiter_bytebus0"
289. Port Connectivity Checks: "arbiter_dbus:arbiter_dbus0"
290. Port Connectivity Checks: "arbiter_ibus:arbiter_ibus0"
291. Port Connectivity Checks: "clkgen:clkgen0|pll:pll0"
292. Port Connectivity Checks: "clkgen:clkgen0"
293. Virtual JTAG Settings
294. Post-Synthesis Netlist Statistics for Top Partition
295. Elapsed Time Per Partition
296. Analysis & Synthesis Messages
297. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 27 18:18:53 2016      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; orpsoc_top                                 ;
; Top-level Entity Name              ; orpsoc_top                                 ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 37,265                                     ;
;     Total combinational functions  ; 32,675                                     ;
;     Dedicated logic registers      ; 10,606                                     ;
; Total registers                    ; 10606                                      ;
; Total pins                         ; 53                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 1,471,104                                  ;
; Embedded Multiplier 9-bit elements ; 10                                         ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; orpsoc_top         ; orpsoc_top         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+---------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                              ; Library ;
+---------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v   ;         ;
; ../rtl/verilog/or1200/cypherdb_start_pulse_gen.v        ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cypherdb_start_pulse_gen.v        ;         ;
; ../rtl/verilog/or1200/seed_vector_init.v                ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_vector_init.v                ;         ;
; ../rtl/verilog/or1200/seed_ram_init_core.v              ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_ram_init_core.v              ;         ;
; ../rtl/verilog/or1200/seed_cache_init.v                 ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_cache_init.v                 ;         ;
; ../rtl/verilog/or1200/cl_aes_cipher_wrapper.v           ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_aes_cipher_wrapper.v           ;         ;
; ../rtl/verilog/or1200/smc_check_top.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/smc_check_top.v                   ;         ;
; ../rtl/verilog/or1200/or1200_cypherdb_start.v           ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cypherdb_start.v           ;         ;
; ../rtl/verilog/or1200/or1200_wbmux.v                    ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wbmux.v                    ;         ;
; ../rtl/verilog/or1200/or1200_wb_biu.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v                   ;         ;
; ../rtl/verilog/or1200/or1200_tt.v                       ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_tt.v                       ;         ;
; ../rtl/verilog/or1200/or1200_top.v                      ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v                      ;         ;
; ../rtl/verilog/or1200/or1200_sprs.v                     ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sprs.v                     ;         ;
; ../rtl/verilog/or1200/or1200_spram_32_bw.v              ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_32_bw.v              ;         ;
; ../rtl/verilog/or1200/or1200_spram.v                    ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram.v                    ;         ;
; ../rtl/verilog/or1200/or1200_sb.v                       ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sb.v                       ;         ;
; ../rtl/verilog/or1200/or1200_rf.v                       ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_rf.v                       ;         ;
; ../rtl/verilog/or1200/or1200_reg_ce.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_reg_ce.v                   ;         ;
; ../rtl/verilog/or1200/or1200_reg2mem.v                  ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_reg2mem.v                  ;         ;
; ../rtl/verilog/or1200/or1200_qmem_top.v                 ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_qmem_top.v                 ;         ;
; ../rtl/verilog/or1200/or1200_pulse_gen.v                ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pulse_gen.v                ;         ;
; ../rtl/verilog/or1200/or1200_pm.v                       ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pm.v                       ;         ;
; ../rtl/verilog/or1200/or1200_pic.v                      ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pic.v                      ;         ;
; ../rtl/verilog/or1200/or1200_operandmuxes.v             ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_operandmuxes.v             ;         ;
; ../rtl/verilog/or1200/or1200_mult_mac.v                 ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mult_mac.v                 ;         ;
; ../rtl/verilog/or1200/or1200_mem2reg.v                  ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mem2reg.v                  ;         ;
; ../rtl/verilog/or1200/or1200_lsu_encEngine.v            ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu_encEngine.v            ;         ;
; ../rtl/verilog/or1200/or1200_lsu.v                      ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu.v                      ;         ;
; ../rtl/verilog/or1200/or1200_immu_top.v                 ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_top.v                 ;         ;
; ../rtl/verilog/or1200/or1200_immu_tlb.v                 ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_tlb.v                 ;         ;
; ../rtl/verilog/or1200/or1200_if.v                       ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_if.v                       ;         ;
; ../rtl/verilog/or1200/or1200_ic_top.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_top.v                   ;         ;
; ../rtl/verilog/or1200/or1200_ic_tag.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_tag.v                   ;         ;
; ../rtl/verilog/or1200/or1200_ic_ram.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_ram.v                   ;         ;
; ../rtl/verilog/or1200/or1200_ic_fsm.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_fsm.v                   ;         ;
; ../rtl/verilog/or1200/or1200_gmultp2_32x32.v            ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_gmultp2_32x32.v            ;         ;
; ../rtl/verilog/or1200/or1200_genpc.v                    ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_genpc.v                    ;         ;
; ../rtl/verilog/or1200/or1200_freeze.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_freeze.v                   ;         ;
; ../rtl/verilog/or1200/or1200_fpu.v                      ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu.v                      ;         ;
; ../rtl/verilog/or1200/or1200_first_enc_pad_detector.v   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_first_enc_pad_detector.v   ;         ;
; ../rtl/verilog/or1200/or1200_except.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_except.v                   ;         ;
; ../rtl/verilog/or1200/or1200_encryption_fsm.v           ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_encryption_fsm.v           ;         ;
; ../rtl/verilog/or1200/or1200_enc_pad_shift.v            ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v            ;         ;
; ../rtl/verilog/or1200/or1200_enc_fsm_top.v              ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v              ;         ;
; ../rtl/verilog/or1200/or1200_du.v                       ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_du.v                       ;         ;
; ../rtl/verilog/or1200/or1200_dpram.v                    ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram.v                    ;         ;
; ../rtl/verilog/or1200/or1200_dmmu_top.v                 ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_top.v                 ;         ;
; ../rtl/verilog/or1200/or1200_dmmu_tlb.v                 ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_tlb.v                 ;         ;
; ../rtl/verilog/or1200/or1200_dc_top.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v                   ;         ;
; ../rtl/verilog/or1200/or1200_dc_tag.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_tag.v                   ;         ;
; ../rtl/verilog/or1200/or1200_dc_ram.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_ram.v                   ;         ;
; ../rtl/verilog/or1200/or1200_dc_fsm.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v                   ;         ;
; ../rtl/verilog/or1200/or1200_ctrl.v                     ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v                     ;         ;
; ../rtl/verilog/or1200/or1200_cpu.v                      ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v                      ;         ;
; ../rtl/verilog/or1200/or1200_cl_enc_top.v               ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cl_enc_top.v               ;         ;
; ../rtl/verilog/or1200/or1200_cfgr.v                     ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cfgr.v                     ;         ;
; ../rtl/verilog/or1200/or1200_alu.v                      ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_alu.v                      ;         ;
; ../rtl/verilog/or1200/or1200_ack_fsm.v                  ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ack_fsm.v                  ;         ;
; ../rtl/verilog/or1200/aes_sbox.v                        ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_sbox.v                        ;         ;
; ../rtl/verilog/or1200/aes_rcon.v                        ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_rcon.v                        ;         ;
; ../rtl/verilog/or1200/aes_key_expand_128.v              ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_key_expand_128.v              ;         ;
; ../rtl/verilog/or1200/aes_cipher_top.v                  ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_top.v                  ;         ;
; ../rtl/verilog/sdc_controller/sdc_controller.v          ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v          ;         ;
; ../rtl/verilog/sdc_controller/sd_wb_sel_ctrl.v          ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_wb_sel_ctrl.v          ;         ;
; ../rtl/verilog/sdc_controller/sd_fifo_filler.v          ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_fifo_filler.v          ;         ;
; ../rtl/verilog/sdc_controller/sd_data_xfer_trig.v       ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_xfer_trig.v       ;         ;
; ../rtl/verilog/sdc_controller/sd_data_serial_host.v     ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v     ;         ;
; ../rtl/verilog/sdc_controller/sd_data_master.v          ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_master.v          ;         ;
; ../rtl/verilog/sdc_controller/sd_crc_16.v               ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_crc_16.v               ;         ;
; ../rtl/verilog/sdc_controller/sd_crc_7.v                ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_crc_7.v                ;         ;
; ../rtl/verilog/sdc_controller/sd_controller_wb.v        ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v        ;         ;
; ../rtl/verilog/sdc_controller/sd_cmd_serial_host.v      ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v      ;         ;
; ../rtl/verilog/sdc_controller/sd_cmd_master.v           ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v           ;         ;
; ../rtl/verilog/sdc_controller/sd_clock_divider.v        ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v        ;         ;
; ../rtl/verilog/sdc_controller/monostable_domain_cross.v ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/monostable_domain_cross.v ;         ;
; ../rtl/verilog/sdc_controller/generic_fifo_dc_gray.v    ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_fifo_dc_gray.v    ;         ;
; ../rtl/verilog/sdc_controller/generic_dpram.v           ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_dpram.v           ;         ;
; ../rtl/verilog/sdc_controller/edge_detect.v             ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/edge_detect.v             ;         ;
; ../rtl/verilog/sdc_controller/byte_en_reg.v             ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/byte_en_reg.v             ;         ;
; ../rtl/verilog/sdc_controller/bistable_domain_cross.v   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/bistable_domain_cross.v   ;         ;
; ../rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v            ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v            ;         ;
; ../rtl/verilog/wb_sdram_ctrl/wb_port.v                  ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v                  ;         ;
; ../rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v               ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v               ;         ;
; ../rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v          ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v          ;         ;
; ../rtl/verilog/wb_sdram_ctrl/dpram_altera.v             ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v             ;         ;
; ../rtl/verilog/wb_sdram_ctrl/bufram.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v                   ;         ;
; ../rtl/verilog/wb_sdram_ctrl/arbiter.v                  ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v                  ;         ;
; ../rtl/verilog/uart16550/uart_wb.v                      ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_wb.v                      ;         ;
; ../rtl/verilog/uart16550/uart_transmitter.v             ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_transmitter.v             ;         ;
; ../rtl/verilog/uart16550/uart_tfifo.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_tfifo.v                   ;         ;
; ../rtl/verilog/uart16550/uart_sync_flops.v              ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_sync_flops.v              ;         ;
; ../rtl/verilog/uart16550/uart_rfifo.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_rfifo.v                   ;         ;
; ../rtl/verilog/uart16550/uart_regs.v                    ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v                    ;         ;
; ../rtl/verilog/uart16550/uart_receiver.v                ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_receiver.v                ;         ;
; ../rtl/verilog/uart16550/uart16550.v                    ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart16550.v                    ;         ;
; ../rtl/verilog/uart16550/raminfr.v                      ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/raminfr.v                      ;         ;
; ../rtl/verilog/simple_spi/simple_spi.v                  ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/simple_spi.v                  ;         ;
; ../rtl/verilog/simple_spi/fifo4.v                       ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/fifo4.v                       ;         ;
; ../rtl/verilog/rom/rom.v                                ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/rom/rom.v                                ;         ;
; ../rtl/verilog/orpsoc_top/orpsoc_top.v                  ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v                  ;         ;
; ../rtl/verilog/clkgen/clkgen.v                          ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/clkgen/clkgen.v                          ;         ;
; ../rtl/verilog/arbiter/arbiter_ibus.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_ibus.v                   ;         ;
; ../rtl/verilog/arbiter/arbiter_dbus.v                   ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_dbus.v                   ;         ;
; ../rtl/verilog/arbiter/arbiter_bytebus.v                ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_bytebus.v                ;         ;
; ../rtl/verilog/adv_debugsys/adv_dbg_if.v                ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v                ;         ;
; ../rtl/verilog/adv_debugsys/adbg_wb_module.v            ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v            ;         ;
; ../rtl/verilog/adv_debugsys/adbg_wb_biu.v               ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v               ;         ;
; ../rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v      ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v      ;         ;
; ../rtl/verilog/adv_debugsys/adbg_or1k_module.v          ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v          ;         ;
; ../rtl/verilog/adv_debugsys/adbg_or1k_biu.v             ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_biu.v             ;         ;
; ../rtl/verilog/adv_debugsys/adbg_crc32.v                ; yes             ; User Verilog HDL File        ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_crc32.v                ;         ;
; ../rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd        ; yes             ; User VHDL File               ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd        ;         ;
; ../backend/rtl/verilog/pll.v                            ; yes             ; User Wizard-Generated File   ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/backend/rtl/verilog/pll.v                            ;         ;
; timescale.v                                             ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/timescale.v                                      ;         ;
; or1200_defines.v                                        ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/or1200_defines.v                 ;         ;
; dbg_defines.v                                           ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/dbg_defines.v                    ;         ;
; adbg_defines.v                                          ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/adbg_defines.v                   ;         ;
; sd_defines.h                                            ; yes             ; Auto-Found Unspecified File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/sd_defines.h                     ;         ;
; orpsoc-defines.v                                        ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/orpsoc-defines.v                 ;         ;
; synthesis-defines.v                                     ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/synthesis-defines.v                              ;         ;
; orpsoc-params.v                                         ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/orpsoc-params.v                  ;         ;
; uart_defines.v                                          ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/uart_defines.v                   ;         ;
; adbg_or1k_defines.v                                     ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/adbg_or1k_defines.v              ;         ;
; adbg_wb_defines.v                                       ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/include/adbg_wb_defines.v                ;         ;
; bootrom.v                                               ; yes             ; Auto-Found Verilog HDL File  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/sw/bootrom/bootrom.v                                 ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altpll.tdf                                      ;         ;
; aglobal140.inc                                          ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/aglobal140.inc                                  ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/stratix_pll.inc                                 ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/stratixii_pll.inc                               ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/cycloneii_pll.inc                               ;         ;
; db/pll_altpll.v                                         ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/pll_altpll.v                                  ;         ;
; sld_virtual_jtag.v                                      ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/sld_virtual_jtag.v                              ;         ;
; sld_virtual_jtag_basic.v                                ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                        ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                                              ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                                              ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_jti2.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_jti2.tdf                           ;         ;
; sld_hub.vhd                                             ; yes             ; Encrypted Megafunction       ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/sld_hub.vhd                                     ;         ;
; sld_jtag_hub.vhd                                        ; yes             ; Encrypted Megafunction       ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                ;         ;
; sld_rom_sr.vhd                                          ; yes             ; Encrypted Megafunction       ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/sld_rom_sr.vhd                                  ;         ;
; db/altsyncram_50e1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_50e1.tdf                           ;         ;
; db/altsyncram_d9e1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_d9e1.tdf                           ;         ;
; db/altsyncram_30e1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_30e1.tdf                           ;         ;
; db/altsyncram_p9e1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_p9e1.tdf                           ;         ;
; db/altsyncram_pce1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_pce1.tdf                           ;         ;
; db/decode_d0b.tdf                                       ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/decode_d0b.tdf                                ;         ;
; db/decode_6ca.tdf                                       ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/decode_6ca.tdf                                ;         ;
; db/mux_asb.tdf                                          ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/mux_asb.tdf                                   ;         ;
; db/altsyncram_99e1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_99e1.tdf                           ;         ;
; db/altsyncram_10e1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_10e1.tdf                           ;         ;
; db/altsyncram_v9e1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_v9e1.tdf                           ;         ;
; db/mux_tqb.tdf                                          ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/mux_tqb.tdf                                   ;         ;
; db/altsyncram_p6e1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_p6e1.tdf                           ;         ;
; db/altsyncram_nvd1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_nvd1.tdf                           ;         ;
; db/altsyncram_odc1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_odc1.tdf                           ;         ;
; db/altsyncram_g3d1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_g3d1.tdf                           ;         ;
; lpm_add_sub.tdf                                         ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/lpm_add_sub.tdf                                 ;         ;
; addcore.inc                                             ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/addcore.inc                                     ;         ;
; look_add.inc                                            ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/look_add.inc                                    ;         ;
; bypassff.inc                                            ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/bypassff.inc                                    ;         ;
; altshift.inc                                            ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/altshift.inc                                    ;         ;
; alt_stratix_add_sub.inc                                 ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                         ;         ;
; db/add_sub_j3j.tdf                                      ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/add_sub_j3j.tdf                               ;         ;
; lpm_mult.tdf                                            ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/lpm_mult.tdf                                    ;         ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;         ;
; multcore.inc                                            ; yes             ; Megafunction                 ; /home/bony/Program/Altera/Quartus14.0-Web/quartus/libraries/megafunctions/multcore.inc                                    ;         ;
; db/mult_u9t.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/mult_u9t.tdf                                  ;         ;
; db/mult_sgt.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/mult_sgt.tdf                                  ;         ;
; db/altsyncram_vce1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_vce1.tdf                           ;         ;
; db/mux_esb.tdf                                          ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/mux_esb.tdf                                   ;         ;
; db/altsyncram_9ae1.tdf                                  ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/altsyncram_9ae1.tdf                           ;         ;
; db/decode_g0b.tdf                                       ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/decode_g0b.tdf                                ;         ;
; db/decode_9ca.tdf                                       ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/decode_9ca.tdf                                ;         ;
; db/mux_0rb.tdf                                          ; yes             ; Auto-Generated Megafunction  ; /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/db/mux_0rb.tdf                                   ;         ;
+---------------------------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                           ;
+--------------------------+--------------------------------------------------------------------------------------------+
; Resource                 ; Usage                                                                                      ;
+--------------------------+--------------------------------------------------------------------------------------------+
; I/O pins                 ; 53                                                                                         ;
; Total memory bits        ; 1471104                                                                                    ;
; DSP block 9-bit elements ; 10                                                                                         ;
; Total PLLs               ; 1                                                                                          ;
;     -- PLLs              ; 1                                                                                          ;
;                          ;                                                                                            ;
; Maximum fan-out node     ; clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out          ; 9397                                                                                       ;
; Total fan-out            ; 162680                                                                                     ;
; Average fan-out          ; 3.70                                                                                       ;
+--------------------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |orpsoc_top                                                               ; 32675 (1)         ; 10606 (0)    ; 1471104     ; 10           ; 0       ; 5         ; 0         ; 53   ; 0            ; |orpsoc_top                                                                                                                                                                                                                                                        ; work         ;
;    |adv_dbg_if:dbg_if0|                                                   ; 582 (52)          ; 582 (55)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0                                                                                                                                                                                                                                     ; work         ;
;       |adbg_or1k_module:i_dbg_cpu_or1k|                                   ; 218 (167)         ; 244 (98)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k                                                                                                                                                                                                     ; work         ;
;          |adbg_crc32:or1k_crc_i|                                          ; 35 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i                                                                                                                                                                               ; work         ;
;          |adbg_or1k_biu:or1k_biu_i|                                       ; 12 (12)           ; 107 (107)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i                                                                                                                                                                            ; work         ;
;          |adbg_or1k_status_reg:or1k_statusreg_i|                          ; 4 (4)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i                                                                                                                                                               ; work         ;
;       |adbg_wb_module:i_dbg_wb|                                           ; 312 (175)         ; 283 (135)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb                                                                                                                                                                                                             ; work         ;
;          |adbg_crc32:wb_crc_i|                                            ; 35 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i                                                                                                                                                                                         ; work         ;
;          |adbg_wb_biu:wb_biu_i|                                           ; 102 (102)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i                                                                                                                                                                                        ; work         ;
;    |altera_virtual_jtag:jtag_tap0|                                        ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|altera_virtual_jtag:jtag_tap0                                                                                                                                                                                                                          ; work         ;
;       |sld_virtual_jtag:sld_virtual_jtag_component|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component                                                                                                                                                                              ; work         ;
;          |sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst                                                                                                                           ; work         ;
;    |arbiter_bytebus:arbiter_bytebus0|                                     ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|arbiter_bytebus:arbiter_bytebus0                                                                                                                                                                                                                       ; work         ;
;    |arbiter_dbus:arbiter_dbus0|                                           ; 231 (231)         ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|arbiter_dbus:arbiter_dbus0                                                                                                                                                                                                                             ; work         ;
;    |arbiter_ibus:arbiter_ibus0|                                           ; 75 (75)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|arbiter_ibus:arbiter_ibus0                                                                                                                                                                                                                             ; work         ;
;    |clkgen:clkgen0|                                                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0                                                                                                                                                                                                                                         ; work         ;
;       |pll:pll0|                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0|pll:pll0                                                                                                                                                                                                                                ; work         ;
;          |altpll:altpll_component|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0|pll:pll0|altpll:altpll_component                                                                                                                                                                                                        ; work         ;
;             |pll_altpll:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                              ; work         ;
;    |or1200_top:or1200_top0|                                               ; 25832 (34)        ; 5311 (0)     ; 1469056     ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0                                                                                                                                                                                                                                 ; work         ;
;       |or1200_cpu:or1200_cpu|                                             ; 15228 (70)        ; 3166 (65)    ; 2048        ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu                                                                                                                                                                                                           ; work         ;
;          |or1200_ack_fsm:or1200_ack_load|                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ack_fsm:or1200_ack_load                                                                                                                                                                            ; work         ;
;          |or1200_ack_fsm:or1200_ack_store|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ack_fsm:or1200_ack_store                                                                                                                                                                           ; work         ;
;          |or1200_alu:or1200_alu|                                          ; 705 (640)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu                                                                                                                                                                                     ; work         ;
;             |lpm_add_sub:Add0|                                            ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0                                                                                                                                                                    ; work         ;
;                |add_sub_j3j:auto_generated|                               ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0|add_sub_j3j:auto_generated                                                                                                                                         ; work         ;
;          |or1200_cfgr:or1200_cfgr|                                        ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr                                                                                                                                                                                   ; work         ;
;          |or1200_ctrl:or1200_ctrl|                                        ; 294 (283)         ; 149 (128)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl                                                                                                                                                                                   ; work         ;
;             |cypherdb_start_pulse_gen:delayed_start_pulse|                ; 9 (9)             ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_start_pulse_gen:delayed_start_pulse                                                                                                                                      ; work         ;
;             |or1200_pulse_gen:or1200_secure_end_pulse|                    ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|or1200_pulse_gen:or1200_secure_end_pulse                                                                                                                                          ; work         ;
;             |or1200_pulse_gen:or1200_secure_start_pulse|                  ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|or1200_pulse_gen:or1200_secure_start_pulse                                                                                                                                        ; work         ;
;          |or1200_cypherdb_start:or1200_cypherdb_secure_exec|              ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cypherdb_start:or1200_cypherdb_secure_exec                                                                                                                                                         ; work         ;
;          |or1200_enc_fsm_top:or1200_enc_fsm_top|                          ; 11044 (40)        ; 2056 (0)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top                                                                                                                                                                     ; work         ;
;             |or1200_enc_pad_shift:or1200_shift_load|                      ; 502 (502)         ; 136 (136)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load                                                                                                                              ; work         ;
;             |or1200_enc_pad_shift:or1200_shift_store|                     ; 490 (490)         ; 136 (136)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store                                                                                                                             ; work         ;
;             |or1200_encryption_fsm:or1200_enc_load_fsm|                   ; 5004 (166)        ; 890 (90)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm                                                                                                                           ; work         ;
;                |aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq| ; 4835 (14)         ; 796 (264)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq                                                                  ; work         ;
;                   |aes_cipher_top:aes_cipher_top|                         ; 4820 (520)        ; 530 (390)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top                                    ; work         ;
;                      |aes_key_expand_128:u0|                              ; 972 (128)         ; 140 (128)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0              ; work         ;
;                         |aes_rcon:r0|                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0  ; work         ;
;                         |aes_sbox:u0|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u0  ; work         ;
;                         |aes_sbox:u1|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u1  ; work         ;
;                         |aes_sbox:u2|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u2  ; work         ;
;                         |aes_sbox:u3|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u3  ; work         ;
;                      |aes_sbox:us00|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us00                      ; work         ;
;                      |aes_sbox:us01|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us01                      ; work         ;
;                      |aes_sbox:us02|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us02                      ; work         ;
;                      |aes_sbox:us03|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us03                      ; work         ;
;                      |aes_sbox:us10|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us10                      ; work         ;
;                      |aes_sbox:us11|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us11                      ; work         ;
;                      |aes_sbox:us12|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us12                      ; work         ;
;                      |aes_sbox:us13|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us13                      ; work         ;
;                      |aes_sbox:us20|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us20                      ; work         ;
;                      |aes_sbox:us21|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us21                      ; work         ;
;                      |aes_sbox:us22|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us22                      ; work         ;
;                      |aes_sbox:us23|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us23                      ; work         ;
;                      |aes_sbox:us30|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us30                      ; work         ;
;                      |aes_sbox:us31|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us31                      ; work         ;
;                      |aes_sbox:us32|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us32                      ; work         ;
;                      |aes_sbox:us33|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us33                      ; work         ;
;                   |or1200_pulse_gen:done_pulse_gen|                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|or1200_pulse_gen:done_pulse_gen                                  ; work         ;
;                |or1200_pulse_gen:or1200_ofb_pulse_gen|                    ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|or1200_pulse_gen:or1200_ofb_pulse_gen                                                                                     ; work         ;
;                |or1200_pulse_gen:or1200_start_pulse_gen|                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|or1200_pulse_gen:or1200_start_pulse_gen                                                                                   ; work         ;
;             |or1200_encryption_fsm:or1200_enc_store_fsm|                  ; 5004 (166)        ; 890 (90)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm                                                                                                                          ; work         ;
;                |aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq| ; 4835 (14)         ; 796 (264)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq                                                                 ; work         ;
;                   |aes_cipher_top:aes_cipher_top|                         ; 4820 (520)        ; 530 (390)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top                                   ; work         ;
;                      |aes_key_expand_128:u0|                              ; 972 (128)         ; 140 (128)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0             ; work         ;
;                         |aes_rcon:r0|                                     ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0 ; work         ;
;                         |aes_sbox:u0|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u0 ; work         ;
;                         |aes_sbox:u1|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u1 ; work         ;
;                         |aes_sbox:u2|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u2 ; work         ;
;                         |aes_sbox:u3|                                     ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u3 ; work         ;
;                      |aes_sbox:us00|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us00                     ; work         ;
;                      |aes_sbox:us01|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us01                     ; work         ;
;                      |aes_sbox:us02|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us02                     ; work         ;
;                      |aes_sbox:us03|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us03                     ; work         ;
;                      |aes_sbox:us10|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us10                     ; work         ;
;                      |aes_sbox:us11|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us11                     ; work         ;
;                      |aes_sbox:us12|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us12                     ; work         ;
;                      |aes_sbox:us13|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us13                     ; work         ;
;                      |aes_sbox:us20|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us20                     ; work         ;
;                      |aes_sbox:us21|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us21                     ; work         ;
;                      |aes_sbox:us22|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us22                     ; work         ;
;                      |aes_sbox:us23|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us23                     ; work         ;
;                      |aes_sbox:us30|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us30                     ; work         ;
;                      |aes_sbox:us31|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us31                     ; work         ;
;                      |aes_sbox:us32|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us32                     ; work         ;
;                      |aes_sbox:us33|                                      ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_sbox:us33                     ; work         ;
;                   |or1200_pulse_gen:done_pulse_gen|                       ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|or1200_pulse_gen:done_pulse_gen                                 ; work         ;
;                |or1200_pulse_gen:or1200_ofb_pulse_gen|                    ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|or1200_pulse_gen:or1200_ofb_pulse_gen                                                                                    ; work         ;
;                |or1200_pulse_gen:or1200_start_pulse_gen|                  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|or1200_pulse_gen:or1200_start_pulse_gen                                                                                  ; work         ;
;             |or1200_first_enc_pad_detector:or1200_detect_new_seed_load|   ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_first_enc_pad_detector:or1200_detect_new_seed_load                                                                                                           ; work         ;
;             |or1200_first_enc_pad_detector:or1200_detect_new_seed_store|  ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_first_enc_pad_detector:or1200_detect_new_seed_store                                                                                                          ; work         ;
;          |or1200_except:or1200_except|                                    ; 449 (449)         ; 232 (232)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except                                                                                                                                                                               ; work         ;
;          |or1200_freeze:or1200_freeze|                                    ; 24 (24)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze                                                                                                                                                                               ; work         ;
;          |or1200_genpc:or1200_genpc|                                      ; 223 (223)         ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc                                                                                                                                                                                 ; work         ;
;          |or1200_if:or1200_if|                                            ; 162 (162)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if                                                                                                                                                                                       ; work         ;
;          |or1200_lsu:or1200_lsu|                                          ; 363 (79)          ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu                                                                                                                                                                                     ; work         ;
;             |or1200_lsu_encEngine:or1200_lsu_load_enc|                    ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_lsu_encEngine:or1200_lsu_load_enc                                                                                                                                            ; work         ;
;             |or1200_lsu_encEngine:or1200_lsu_store_enc|                   ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_lsu_encEngine:or1200_lsu_store_enc                                                                                                                                           ; work         ;
;             |or1200_mem2reg:or1200_mem2reg|                               ; 118 (118)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg                                                                                                                                                       ; work         ;
;             |or1200_reg2mem:or1200_reg2mem|                               ; 48 (48)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem                                                                                                                                                       ; work         ;
;          |or1200_mult_mac:or1200_mult_mac|                                ; 602 (510)         ; 340 (212)    ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac                                                                                                                                                                           ; work         ;
;             |or1200_gmultp2_32x32:or1200_gmultp2_32x32|                   ; 92 (46)           ; 128 (128)    ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32                                                                                                                                 ; work         ;
;                |lpm_mult:Mult0|                                           ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0                                                                                                                  ; work         ;
;                   |mult_u9t:auto_generated|                               ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0|mult_u9t:auto_generated                                                                                          ; work         ;
;          |or1200_operandmuxes:or1200_operandmuxes|                        ; 128 (128)         ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes                                                                                                                                                                   ; work         ;
;          |or1200_rf:or1200_rf|                                            ; 119 (70)          ; 93 (7)       ; 2048        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf                                                                                                                                                                                       ; work         ;
;             |or1200_dpram:rf_a|                                           ; 31 (31)           ; 43 (43)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a                                                                                                                                                                     ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0                                                                                                                                                ; work         ;
;                   |altsyncram_nvd1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated                                                                                                                 ; work         ;
;             |or1200_dpram:rf_b|                                           ; 18 (18)           ; 43 (43)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b                                                                                                                                                                     ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0                                                                                                                                                ; work         ;
;                   |altsyncram_nvd1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated                                                                                                                 ; work         ;
;          |or1200_sprs:or1200_sprs|                                        ; 522 (522)         ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs                                                                                                                                                                                   ; work         ;
;          |or1200_wbmux:or1200_wbmux|                                      ; 506 (506)         ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux                                                                                                                                                                                 ; work         ;
;       |or1200_dc_top:or1200_dc_top|                                       ; 9665 (458)        ; 1493 (36)    ; 903168      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top                                                                                                                                                                                                     ; work         ;
;          |or1200_cl_enc_top:or1200_cl_enc_top|                            ; 8568 (1)          ; 979 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top                                                                                                                                                                 ; work         ;
;             |cl_aes_cipher_wrapper:cl_aes_cipher1|                        ; 4797 (1)          ; 594 (129)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1                                                                                                                            ; work         ;
;                |aes_cipher_top:aes_cipher_top|                            ; 4795 (494)        ; 464 (324)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top                                                                                              ; work         ;
;                   |aes_key_expand_128:u0|                                 ; 973 (129)         ; 140 (128)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0                                                                        ; work         ;
;                      |aes_rcon:r0|                                        ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0                                                            ; work         ;
;                      |aes_sbox:u0|                                        ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u0                                                            ; work         ;
;                      |aes_sbox:u1|                                        ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u1                                                            ; work         ;
;                      |aes_sbox:u2|                                        ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u2                                                            ; work         ;
;                      |aes_sbox:u3|                                        ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u3                                                            ; work         ;
;                   |aes_sbox:us00|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us00                                                                                ; work         ;
;                   |aes_sbox:us01|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us01                                                                                ; work         ;
;                   |aes_sbox:us02|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us02                                                                                ; work         ;
;                   |aes_sbox:us03|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us03                                                                                ; work         ;
;                   |aes_sbox:us10|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us10                                                                                ; work         ;
;                   |aes_sbox:us11|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us11                                                                                ; work         ;
;                   |aes_sbox:us12|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us12                                                                                ; work         ;
;                   |aes_sbox:us13|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us13                                                                                ; work         ;
;                   |aes_sbox:us20|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us20                                                                                ; work         ;
;                   |aes_sbox:us21|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us21                                                                                ; work         ;
;                   |aes_sbox:us22|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us22                                                                                ; work         ;
;                   |aes_sbox:us23|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us23                                                                                ; work         ;
;                   |aes_sbox:us30|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us30                                                                                ; work         ;
;                   |aes_sbox:us31|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us31                                                                                ; work         ;
;                   |aes_sbox:us32|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us32                                                                                ; work         ;
;                   |aes_sbox:us33|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_sbox:us33                                                                                ; work         ;
;                |or1200_pulse_gen:ld_pulse_gen|                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|or1200_pulse_gen:ld_pulse_gen                                                                                              ; work         ;
;             |cl_aes_cipher_wrapper:cl_aes_cipher2|                        ; 3770 (0)          ; 385 (128)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2                                                                                                                            ; work         ;
;                |aes_cipher_top:aes_cipher_top|                            ; 3770 (442)        ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top                                                                                              ; work         ;
;                   |aes_sbox:us00|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us00                                                                                ; work         ;
;                   |aes_sbox:us01|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us01                                                                                ; work         ;
;                   |aes_sbox:us02|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us02                                                                                ; work         ;
;                   |aes_sbox:us03|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us03                                                                                ; work         ;
;                   |aes_sbox:us10|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us10                                                                                ; work         ;
;                   |aes_sbox:us11|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us11                                                                                ; work         ;
;                   |aes_sbox:us12|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us12                                                                                ; work         ;
;                   |aes_sbox:us13|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us13                                                                                ; work         ;
;                   |aes_sbox:us20|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us20                                                                                ; work         ;
;                   |aes_sbox:us21|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us21                                                                                ; work         ;
;                   |aes_sbox:us22|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us22                                                                                ; work         ;
;                   |aes_sbox:us23|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us23                                                                                ; work         ;
;                   |aes_sbox:us30|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us30                                                                                ; work         ;
;                   |aes_sbox:us31|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us31                                                                                ; work         ;
;                   |aes_sbox:us32|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us32                                                                                ; work         ;
;                   |aes_sbox:us33|                                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_sbox:us33                                                                                ; work         ;
;                |or1200_pulse_gen:ld_pulse_gen|                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|or1200_pulse_gen:ld_pulse_gen                                                                                              ; work         ;
;          |or1200_dc_fsm:or1200_dc_fsm|                                    ; 361 (361)         ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm                                                                                                                                                                         ; work         ;
;          |or1200_dc_ram:or1200_dc_ram|                                    ; 124 (0)           ; 160 (0)      ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram                                                                                                                                                                         ; work         ;
;             |or1200_spram_32_bw:dc_ram|                                   ; 124 (108)         ; 160 (148)    ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram                                                                                                                                               ; work         ;
;                |altsyncram:mem0_rtl_0|                                    ; 4 (0)             ; 3 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0                                                                                                                         ; work         ;
;                   |altsyncram_v9e1:auto_generated|                        ; 4 (2)             ; 3 (3)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v9e1:auto_generated                                                                                          ; work         ;
;                      |decode_d0b:decode2|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v9e1:auto_generated|decode_d0b:decode2                                                                       ; work         ;
;                |altsyncram:mem1_rtl_0|                                    ; 4 (0)             ; 3 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0                                                                                                                         ; work         ;
;                   |altsyncram_v9e1:auto_generated|                        ; 4 (2)             ; 3 (3)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v9e1:auto_generated                                                                                          ; work         ;
;                      |decode_d0b:decode2|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v9e1:auto_generated|decode_d0b:decode2                                                                       ; work         ;
;                |altsyncram:mem2_rtl_0|                                    ; 4 (0)             ; 3 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0                                                                                                                         ; work         ;
;                   |altsyncram_v9e1:auto_generated|                        ; 4 (2)             ; 3 (3)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v9e1:auto_generated                                                                                          ; work         ;
;                      |decode_d0b:decode2|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v9e1:auto_generated|decode_d0b:decode2                                                                       ; work         ;
;                |altsyncram:mem3_rtl_0|                                    ; 4 (0)             ; 3 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0                                                                                                                         ; work         ;
;                   |altsyncram_v9e1:auto_generated|                        ; 4 (2)             ; 3 (3)        ; 131072      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v9e1:auto_generated                                                                                          ; work         ;
;                      |decode_d0b:decode2|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v9e1:auto_generated|decode_d0b:decode2                                                                       ; work         ;
;          |or1200_dc_ram:or1200_seed_ram|                                  ; 38 (0)            ; 140 (0)      ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram                                                                                                                                                                       ; work         ;
;             |or1200_spram_32_bw:dc_ram|                                   ; 38 (38)           ; 140 (140)    ; 262144      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram                                                                                                                                             ; work         ;
;                |altsyncram:mem0_rtl_0|                                    ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0                                                                                                                       ; work         ;
;                   |altsyncram_p6e1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_p6e1:auto_generated                                                                                        ; work         ;
;                |altsyncram:mem1_rtl_0|                                    ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0                                                                                                                       ; work         ;
;                   |altsyncram_p6e1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated                                                                                        ; work         ;
;                |altsyncram:mem2_rtl_0|                                    ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0                                                                                                                       ; work         ;
;                   |altsyncram_p6e1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated                                                                                        ; work         ;
;                |altsyncram:mem3_rtl_0|                                    ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0                                                                                                                       ; work         ;
;                   |altsyncram_p6e1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated                                                                                        ; work         ;
;          |or1200_dc_tag:or1200_dc_tag|                                    ; 28 (0)            ; 42 (0)       ; 38912       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag                                                                                                                                                                         ; work         ;
;             |or1200_spram:dc_tag0|                                        ; 28 (28)           ; 42 (42)      ; 38912       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0                                                                                                                                                    ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 38912       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0                                                                                                                               ; work         ;
;                   |altsyncram_d9e1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 38912       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_d9e1:auto_generated                                                                                                ; work         ;
;          |or1200_dc_tag:or1200_seed_tag|                                  ; 24 (0)            ; 44 (0)       ; 77824       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag                                                                                                                                                                       ; work         ;
;             |or1200_spram:dc_tag0|                                        ; 24 (24)           ; 44 (44)      ; 77824       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0                                                                                                                                                  ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 77824       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0                                                                                                                             ; work         ;
;                   |altsyncram_p9e1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 77824       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_p9e1:auto_generated                                                                                              ; work         ;
;          |smc_check_top:smc_check_vaddr|                                  ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|smc_check_top:smc_check_vaddr                                                                                                                                                                       ; work         ;
;       |or1200_dmmu_top:or1200_dmmu_top|                                   ; 101 (39)          ; 65 (1)       ; 2432        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top                                                                                                                                                                                                 ; work         ;
;          |or1200_dmmu_tlb:or1200_dmmu_tlb|                                ; 62 (19)           ; 64 (0)       ; 2432        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb                                                                                                                                                                 ; work         ;
;             |or1200_spram:dtlb_ram|                                       ; 19 (19)           ; 27 (27)      ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram                                                                                                                                           ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0                                                                                                                      ; work         ;
;                   |altsyncram_30e1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated                                                                                       ; work         ;
;             |or1200_spram:dtlb_tr_ram|                                    ; 24 (24)           ; 37 (37)      ; 1536        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram                                                                                                                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0                                                                                                                   ; work         ;
;                   |altsyncram_50e1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated                                                                                    ; work         ;
;       |or1200_du:or1200_du|                                               ; 82 (82)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_du:or1200_du                                                                                                                                                                                                             ; work         ;
;       |or1200_ic_top:or1200_ic_top|                                       ; 268 (176)         ; 144 (0)      ; 559104      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top                                                                                                                                                                                                     ; work         ;
;          |or1200_ic_fsm:or1200_ic_fsm|                                    ; 68 (68)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm                                                                                                                                                                         ; work         ;
;          |or1200_ic_ram:or1200_ic_ram|                                    ; 14 (0)            ; 64 (0)       ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram                                                                                                                                                                         ; work         ;
;             |or1200_spram:ic_ram0|                                        ; 14 (10)           ; 64 (61)      ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0                                                                                                                                                    ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 4 (0)             ; 3 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0                                                                                                                               ; work         ;
;                   |altsyncram_pce1:auto_generated|                        ; 4 (2)             ; 3 (3)        ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_pce1:auto_generated                                                                                                ; work         ;
;                      |decode_d0b:decode2|                                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_pce1:auto_generated|decode_d0b:decode2                                                                             ; work         ;
;          |or1200_ic_tag:or1200_ic_tag|                                    ; 10 (0)            ; 40 (0)       ; 34816       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag                                                                                                                                                                         ; work         ;
;             |or1200_spram:ic_tag0|                                        ; 10 (10)           ; 40 (40)      ; 34816       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0                                                                                                                                                    ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 34816       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0                                                                                                                               ; work         ;
;                   |altsyncram_99e1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 34816       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_99e1:auto_generated                                                                                                ; work         ;
;       |or1200_immu_top:or1200_immu_top|                                   ; 189 (141)         ; 138 (76)     ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top                                                                                                                                                                                                 ; work         ;
;          |or1200_immu_tlb:or1200_immu_tlb|                                ; 48 (23)           ; 62 (0)       ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb                                                                                                                                                                 ; work         ;
;             |or1200_spram:itlb_mr_ram|                                    ; 19 (19)           ; 27 (27)      ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram                                                                                                                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0                                                                                                                   ; work         ;
;                   |altsyncram_30e1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated                                                                                    ; work         ;
;             |or1200_spram:itlb_tr_ram|                                    ; 6 (6)             ; 35 (35)      ; 1408        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram                                                                                                                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0                                                                                                                   ; work         ;
;                   |altsyncram_10e1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_10e1:auto_generated                                                                                    ; work         ;
;       |or1200_pic:or1200_pic|                                             ; 18 (18)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_pic:or1200_pic                                                                                                                                                                                                           ; work         ;
;       |or1200_tt:or1200_tt|                                               ; 59 (59)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_tt:or1200_tt                                                                                                                                                                                                             ; work         ;
;       |or1200_wb_biu:dwb_biu|                                             ; 56 (56)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu                                                                                                                                                                                                           ; work         ;
;       |or1200_wb_biu:iwb_biu|                                             ; 38 (38)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu                                                                                                                                                                                                           ; work         ;
;       |seed_cache_init:seed_cache_init|                                   ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|seed_cache_init:seed_cache_init                                                                                                                                                                                                 ; work         ;
;       |seed_ram_init_core:seed_ram_init_core|                             ; 77 (77)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core                                                                                                                                                                                           ; work         ;
;    |rom:rom0|                                                             ; 119 (119)         ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|rom:rom0                                                                                                                                                                                                                                               ; work         ;
;    |sdc_controller:sdc_controller_0|                                      ; 2396 (40)         ; 1786 (0)     ; 1024        ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0                                                                                                                                                                                                                        ; work         ;
;       |bistable_domain_cross:argument_reg_cross|                          ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:argument_reg_cross                                                                                                                                                                               ; work         ;
;       |bistable_domain_cross:block_count_reg_cross|                       ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:block_count_reg_cross                                                                                                                                                                            ; work         ;
;       |bistable_domain_cross:block_size_reg_cross|                        ; 9 (9)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:block_size_reg_cross                                                                                                                                                                             ; work         ;
;       |bistable_domain_cross:clock_divider_reg_cross|                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:clock_divider_reg_cross                                                                                                                                                                          ; work         ;
;       |bistable_domain_cross:cmd_int_status_reg_cross|                    ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:cmd_int_status_reg_cross                                                                                                                                                                         ; work         ;
;       |bistable_domain_cross:cmd_timeout_reg_cross|                       ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:cmd_timeout_reg_cross                                                                                                                                                                            ; work         ;
;       |bistable_domain_cross:command_reg_cross|                           ; 0 (0)             ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:command_reg_cross                                                                                                                                                                                ; work         ;
;       |bistable_domain_cross:controll_setting_reg_cross|                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:controll_setting_reg_cross                                                                                                                                                                       ; work         ;
;       |bistable_domain_cross:data_int_status_reg_cross|                   ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:data_int_status_reg_cross                                                                                                                                                                        ; work         ;
;       |bistable_domain_cross:data_timeout_reg_cross|                      ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:data_timeout_reg_cross                                                                                                                                                                           ; work         ;
;       |bistable_domain_cross:dma_addr_reg_cross|                          ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:dma_addr_reg_cross                                                                                                                                                                               ; work         ;
;       |bistable_domain_cross:response_0_reg_cross|                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:response_0_reg_cross                                                                                                                                                                             ; work         ;
;       |bistable_domain_cross:response_1_reg_cross|                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:response_1_reg_cross                                                                                                                                                                             ; work         ;
;       |bistable_domain_cross:response_2_reg_cross|                        ; 0 (0)             ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:response_2_reg_cross                                                                                                                                                                             ; work         ;
;       |bistable_domain_cross:response_3_reg_cross|                        ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross                                                                                                                                                                             ; work         ;
;       |bistable_domain_cross:software_reset_reg_cross|                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|bistable_domain_cross:software_reset_reg_cross                                                                                                                                                                         ; work         ;
;       |edge_detect:cmd_int_rst_edge|                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|edge_detect:cmd_int_rst_edge                                                                                                                                                                                           ; work         ;
;       |edge_detect:cmd_start_edge|                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|edge_detect:cmd_start_edge                                                                                                                                                                                             ; work         ;
;       |edge_detect:data_int_rst_edge|                                     ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|edge_detect:data_int_rst_edge                                                                                                                                                                                          ; work         ;
;       |lpm_mult:Mult0|                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|lpm_mult:Mult0                                                                                                                                                                                                         ; work         ;
;          |mult_sgt:auto_generated|                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|lpm_mult:Mult0|mult_sgt:auto_generated                                                                                                                                                                                 ; work         ;
;       |monostable_domain_cross:cmd_int_rst_cross|                         ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|monostable_domain_cross:cmd_int_rst_cross                                                                                                                                                                              ; work         ;
;       |monostable_domain_cross:cmd_start_cross|                           ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|monostable_domain_cross:cmd_start_cross                                                                                                                                                                                ; work         ;
;       |monostable_domain_cross:data_int_rst_cross|                        ; 2 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|monostable_domain_cross:data_int_rst_cross                                                                                                                                                                             ; work         ;
;       |sd_clock_divider:clock_divider0|                                   ; 14 (14)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider0                                                                                                                                                                                        ; work         ;
;       |sd_cmd_master:sd_cmd_master0|                                      ; 107 (107)         ; 222 (222)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0                                                                                                                                                                                           ; work         ;
;       |sd_cmd_serial_host:cmd_serial_host0|                               ; 983 (981)         ; 384 (377)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0                                                                                                                                                                                    ; work         ;
;          |sd_crc_7:CRC_7|                                                 ; 2 (2)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|sd_crc_7:CRC_7                                                                                                                                                                     ; work         ;
;       |sd_controller_wb:sd_controller_wb0|                                ; 275 (264)         ; 210 (36)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0                                                                                                                                                                                     ; work         ;
;          |byte_en_reg:argument_r|                                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:argument_r                                                                                                                                                              ; work         ;
;          |byte_en_reg:block_count_r|                                      ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_count_r                                                                                                                                                           ; work         ;
;          |byte_en_reg:block_size_r|                                       ; 9 (9)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_size_r                                                                                                                                                            ; work         ;
;          |byte_en_reg:clock_d_r|                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:clock_d_r                                                                                                                                                               ; work         ;
;          |byte_en_reg:cmd_int_r|                                          ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_int_r                                                                                                                                                               ; work         ;
;          |byte_en_reg:cmd_timeout_r|                                      ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_timeout_r                                                                                                                                                           ; work         ;
;          |byte_en_reg:command_r|                                          ; 0 (0)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:command_r                                                                                                                                                               ; work         ;
;          |byte_en_reg:controll_r|                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:controll_r                                                                                                                                                              ; work         ;
;          |byte_en_reg:data_int_r|                                         ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_int_r                                                                                                                                                              ; work         ;
;          |byte_en_reg:data_timeout_r|                                     ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_timeout_r                                                                                                                                                          ; work         ;
;          |byte_en_reg:dma_addr_r|                                         ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:dma_addr_r                                                                                                                                                              ; work         ;
;          |byte_en_reg:reset_r|                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:reset_r                                                                                                                                                                 ; work         ;
;       |sd_data_master:sd_data_master0|                                    ; 105 (105)         ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:sd_data_master0                                                                                                                                                                                         ; work         ;
;       |sd_data_serial_host:sd_data_serial_host0|                          ; 646 (634)         ; 193 (129)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0                                                                                                                                                                               ; work         ;
;          |sd_crc_16:CRC_16_gen[0].CRC_16_i|                               ; 3 (3)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|sd_crc_16:CRC_16_gen[0].CRC_16_i                                                                                                                                              ; work         ;
;          |sd_crc_16:CRC_16_gen[1].CRC_16_i|                               ; 3 (3)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|sd_crc_16:CRC_16_gen[1].CRC_16_i                                                                                                                                              ; work         ;
;          |sd_crc_16:CRC_16_gen[2].CRC_16_i|                               ; 3 (3)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|sd_crc_16:CRC_16_gen[2].CRC_16_i                                                                                                                                              ; work         ;
;          |sd_crc_16:CRC_16_gen[3].CRC_16_i|                               ; 3 (3)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|sd_crc_16:CRC_16_gen[3].CRC_16_i                                                                                                                                              ; work         ;
;       |sd_data_xfer_trig:sd_data_xfer_trig0|                              ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_xfer_trig:sd_data_xfer_trig0                                                                                                                                                                                   ; work         ;
;       |sd_fifo_filler:sd_fifo_filler0|                                    ; 130 (36)          ; 96 (32)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0                                                                                                                                                                                         ; work         ;
;          |generic_fifo_dc_gray:generic_fifo_dc_gray0|                     ; 48 (48)           ; 34 (34)      ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0                                                                                                                                              ; work         ;
;             |generic_dpram:u0|                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0                                                                                                                             ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0                                                                                                        ; work         ;
;                   |altsyncram_g3d1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_g3d1:auto_generated                                                                         ; work         ;
;          |generic_fifo_dc_gray:generic_fifo_dc_gray1|                     ; 46 (46)           ; 30 (30)      ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1                                                                                                                                              ; work         ;
;             |generic_dpram:u0|                                            ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0                                                                                                                             ; work         ;
;                |altsyncram:mem_rtl_0|                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0                                                                                                        ; work         ;
;                   |altsyncram_g3d1:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_g3d1:auto_generated                                                                         ; work         ;
;       |sd_wb_sel_ctrl:sd_wb_sel_ctrl0|                                    ; 71 (71)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_wb_sel_ctrl:sd_wb_sel_ctrl0                                                                                                                                                                                         ; work         ;
;    |simple_spi:spi0|                                                      ; 159 (97)          ; 132 (58)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi0                                                                                                                                                                                                                                        ; work         ;
;       |fifo4:rfifo|                                                       ; 32 (32)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi0|fifo4:rfifo                                                                                                                                                                                                                            ; work         ;
;       |fifo4:wfifo|                                                       ; 30 (30)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|simple_spi:spi0|fifo4:wfifo                                                                                                                                                                                                                            ; work         ;
;    |sld_hub:auto_hub|                                                     ; 110 (1)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub                                                                                                                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                      ; 109 (74)          ; 78 (50)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                        ; 18 (18)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                ; work         ;
;    |uart16550:uart16550_0|                                                ; 597 (0)           ; 342 (0)      ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0                                                                                                                                                                                                                                  ; work         ;
;       |uart_regs:regs|                                                    ; 575 (199)         ; 317 (112)    ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs                                                                                                                                                                                                                   ; work         ;
;          |uart_receiver:receiver|                                         ; 273 (125)         ; 142 (54)     ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver                                                                                                                                                                                            ; work         ;
;             |uart_rfifo:fifo_rx|                                          ; 148 (146)         ; 88 (62)      ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx                                                                                                                                                                         ; work         ;
;                |raminfr:rfifo|                                            ; 2 (2)             ; 26 (26)      ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo                                                                                                                                                           ; work         ;
;                   |altsyncram:ram_rtl_0|                                  ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                                                                                                                      ; work         ;
;                      |altsyncram_odc1:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated                                                                                                       ; work         ;
;          |uart_sync_flops:i_uart_sync_flops|                              ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops                                                                                                                                                                                 ; work         ;
;          |uart_transmitter:transmitter|                                   ; 102 (55)          ; 61 (22)      ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter                                                                                                                                                                                      ; work         ;
;             |uart_tfifo:fifo_tx|                                          ; 47 (32)           ; 39 (13)      ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx                                                                                                                                                                   ; work         ;
;                |raminfr:tfifo|                                            ; 15 (15)           ; 26 (26)      ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo                                                                                                                                                     ; work         ;
;                   |altsyncram:ram_rtl_0|                                  ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                                                                                                                                ; work         ;
;                      |altsyncram_odc1:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated                                                                                                 ; work         ;
;       |uart_wb:wb_interface|                                              ; 22 (22)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface                                                                                                                                                                                                             ; work         ;
;    |wb_sdram_ctrl:wb_sdram_ctrl0|                                         ; 2536 (0)          ; 2270 (0)     ; 768         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0                                                                                                                                                                                                                           ; work         ;
;       |arbiter:arbiter|                                                   ; 2029 (350)        ; 2038 (211)   ; 768         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter                                                                                                                                                                                                           ; work         ;
;          |wb_port:wbports[0].wb_port|                                     ; 11 (5)            ; 7 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port                                                                                                                                                                                ; work         ;
;             |dual_clock_fifo:wrfifo|                                      ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                         ; work         ;
;          |wb_port:wbports[1].wb_port|                                     ; 646 (314)         ; 804 (240)    ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port                                                                                                                                                                                ; work         ;
;             |bufram:bufram|                                               ; 1 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram                                                                                                                                                                  ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                   ; 1 (1)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                           ; work         ;
;                   |altsyncram:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                           ; work         ;
;                      |altsyncram_jti2:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated                                                            ; work         ;
;             |dual_clock_fifo:wrfifo|                                      ; 331 (331)         ; 564 (564)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                         ; work         ;
;          |wb_port:wbports[2].wb_port|                                     ; 11 (5)            ; 7 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port                                                                                                                                                                                ; work         ;
;             |dual_clock_fifo:wrfifo|                                      ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                         ; work         ;
;          |wb_port:wbports[3].wb_port|                                     ; 725 (393)         ; 804 (240)    ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port                                                                                                                                                                                ; work         ;
;             |bufram:bufram|                                               ; 1 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram                                                                                                                                                                  ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                   ; 1 (1)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                           ; work         ;
;                   |altsyncram:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                           ; work         ;
;                      |altsyncram_jti2:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated                                                            ; work         ;
;             |dual_clock_fifo:wrfifo|                                      ; 331 (331)         ; 564 (564)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                         ; work         ;
;          |wb_port:wbports[4].wb_port|                                     ; 286 (279)         ; 205 (201)    ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port                                                                                                                                                                                ; work         ;
;             |bufram:bufram|                                               ; 1 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram                                                                                                                                                                  ; work         ;
;                |dpram_altera:dpram_altera.dpram_altera|                   ; 1 (1)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera                                                                                                                           ; work         ;
;                   |altsyncram:altsyncram_component|                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component                                                                                           ; work         ;
;                      |altsyncram_jti2:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated                                                            ; work         ;
;             |dual_clock_fifo:wrfifo|                                      ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo                                                                                                                                                         ; work         ;
;       |sdram_ctrl:sdram_ctrl|                                             ; 507 (507)         ; 232 (232)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v9e1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v9e1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v9e1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v9e1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_p6e1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_d9e1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 2048         ; 19           ; 2048         ; 19           ; 38912  ; None ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_p9e1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; 4096         ; 19           ; 4096         ; 19           ; 77824  ; None ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896    ; None ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536   ; None ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_pce1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_99e1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; 2048         ; 17           ; 2048         ; 17           ; 34816  ; None ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; 896    ; None ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_10e1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 22           ; 64           ; 22           ; 1408   ; None ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_g3d1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_g3d1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ALTSYNCRAM                                            ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16           ; 32           ; 16           ; 32           ; 512    ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 5           ;
; Simple Multipliers (36-bit)           ; 0           ;
; Multiply Accumulators (18-bit)        ; 0           ;
; Two-Multipliers Adders (9-bit)        ; 0           ;
; Two-Multipliers Adders (18-bit)       ; 0           ;
; Four-Multipliers Adders (9-bit)       ; 0           ;
; Four-Multipliers Adders (18-bit)      ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_xfer_trig:sd_data_xfer_trig0|state ;
+------------------------+------------+--------------------+---------------------------------------------+
; Name                   ; state.IDLE ; state.TRIGGER_XFER ; state.WAIT_FOR_CMD_INT                      ;
+------------------------+------------+--------------------+---------------------------------------------+
; state.IDLE             ; 0          ; 0                  ; 0                                           ;
; state.WAIT_FOR_CMD_INT ; 1          ; 0                  ; 1                                           ;
; state.TRIGGER_XFER     ; 1          ; 1                  ; 0                                           ;
+------------------------+------------+--------------------+---------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|state              ;
+------------------+----------------+-----------------+------------------+-----------------+-----------------+------------+
; Name             ; state.READ_DAT ; state.READ_WAIT ; state.WRITE_BUSY ; state.WRITE_CRC ; state.WRITE_DAT ; state.IDLE ;
+------------------+----------------+-----------------+------------------+-----------------+-----------------+------------+
; state.IDLE       ; 0              ; 0               ; 0                ; 0               ; 0               ; 0          ;
; state.WRITE_DAT  ; 0              ; 0               ; 0                ; 0               ; 1               ; 1          ;
; state.WRITE_CRC  ; 0              ; 0               ; 0                ; 1               ; 0               ; 1          ;
; state.WRITE_BUSY ; 0              ; 0               ; 1                ; 0               ; 0               ; 1          ;
; state.READ_WAIT  ; 0              ; 1               ; 0                ; 0               ; 0               ; 1          ;
; state.READ_DAT   ; 1              ; 0               ; 0                ; 0               ; 0               ; 1          ;
+------------------+----------------+-----------------+------------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_master:sd_data_master0|state   ;
+---------------------+------------+---------------------+---------------------+---------------------+
; Name                ; state.IDLE ; state.DATA_TRANSFER ; state.START_RX_FIFO ; state.START_TX_FIFO ;
+---------------------+------------+---------------------+---------------------+---------------------+
; state.IDLE          ; 0          ; 0                   ; 0                   ; 0                   ;
; state.START_TX_FIFO ; 1          ; 0                   ; 0                   ; 1                   ;
; state.START_RX_FIFO ; 1          ; 0                   ; 1                   ; 0                   ;
; state.DATA_TRANSFER ; 1          ; 1                   ; 0                   ; 0                   ;
+---------------------+------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|state                                        ;
+-----------------+------------+-----------------+-----------------+------------+-----------------+-------------+-----------------+------------+
; Name            ; state.INIT ; state.FINISH_WO ; state.FINISH_WR ; state.READ ; state.READ_WAIT ; state.WRITE ; state.SETUP_CRC ; state.IDLE ;
+-----------------+------------+-----------------+-----------------+------------+-----------------+-------------+-----------------+------------+
; state.INIT      ; 0          ; 0               ; 0               ; 0          ; 0               ; 0           ; 0               ; 0          ;
; state.IDLE      ; 1          ; 0               ; 0               ; 0          ; 0               ; 0           ; 0               ; 1          ;
; state.SETUP_CRC ; 1          ; 0               ; 0               ; 0          ; 0               ; 0           ; 1               ; 0          ;
; state.WRITE     ; 1          ; 0               ; 0               ; 0          ; 0               ; 1           ; 0               ; 0          ;
; state.READ_WAIT ; 1          ; 0               ; 0               ; 0          ; 1               ; 0           ; 0               ; 0          ;
; state.READ      ; 1          ; 0               ; 0               ; 1          ; 0               ; 0           ; 0               ; 0          ;
; state.FINISH_WR ; 1          ; 0               ; 1               ; 0          ; 0               ; 0           ; 0               ; 0          ;
; state.FINISH_WO ; 1          ; 1               ; 0               ; 0          ; 0               ; 0           ; 0               ; 0          ;
+-----------------+------------+-----------------+-----------------+------------+-----------------+-------------+-----------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|state ;
+------------------+------------+------------------+---------------------------------------------+
; Name             ; state.IDLE ; state.BUSY_CHECK ; state.EXECUTE                               ;
+------------------+------------+------------------+---------------------------------------------+
; state.IDLE       ; 0          ; 0                ; 0                                           ;
; state.EXECUTE    ; 1          ; 0                ; 1                                           ;
; state.BUSY_CHECK ; 1          ; 1                ; 0                                           ;
+------------------+------------+------------------+---------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface|wbstate ;
+------------+------------+------------+------------+----------------------------+
; Name       ; wbstate.11 ; wbstate.10 ; wbstate.01 ; wbstate.00                 ;
+------------+------------+------------+------------+----------------------------+
; wbstate.00 ; 0          ; 0          ; 0          ; 0                          ;
; wbstate.01 ; 0          ; 0          ; 1          ; 1                          ;
; wbstate.10 ; 0          ; 1          ; 0          ; 1                          ;
; wbstate.11 ; 1          ; 0          ; 0          ; 1                          ;
+------------+------------+------------+------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|sdram_state ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                     ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                    ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                    ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                    ;
+-------------------+------------------+-------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                           ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                       ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                       ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                       ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                       ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|sdram_state ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                     ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                    ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                    ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                    ;
+-------------------+------------------+-------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                           ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                       ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                       ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                       ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                       ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                     ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                    ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                    ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                    ;
+-------------------+------------------+-------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                           ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                       ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                       ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                       ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                       ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                     ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                    ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                    ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                    ;
+-------------------+------------------+-------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                           ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                       ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                       ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                       ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                       ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; Name              ; sdram_state.IDLE ; sdram_state.WRITE ; sdram_state.READ                                     ;
+-------------------+------------------+-------------------+------------------------------------------------------+
; sdram_state.IDLE  ; 0                ; 0                 ; 0                                                    ;
; sdram_state.READ  ; 1                ; 0                 ; 1                                                    ;
; sdram_state.WRITE ; 1                ; 1                 ; 0                                                    ;
+-------------------+------------------+-------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; Name            ; wb_state.REFILL ; wb_state.WRITE ; wb_state.READ ; wb_state.IDLE                           ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+
; wb_state.IDLE   ; 0               ; 0              ; 0             ; 0                                       ;
; wb_state.READ   ; 0               ; 0              ; 1             ; 1                                       ;
; wb_state.WRITE  ; 0               ; 1              ; 0             ; 1                                       ;
; wb_state.REFILL ; 1               ; 0              ; 0             ; 1                                       ;
+-----------------+-----------------+----------------+---------------+-----------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state      ;
+---------------------+-----------------+-----------------+----------------+---------------------+
; Name                ; next_state.READ ; next_state.IDLE ; next_state.PRE ; next_state.ACTIVATE ;
+---------------------+-----------------+-----------------+----------------+---------------------+
; next_state.IDLE     ; 0               ; 0               ; 0              ; 0                   ;
; next_state.READ     ; 1               ; 1               ; 0              ; 0                   ;
; next_state.ACTIVATE ; 0               ; 1               ; 0              ; 1                   ;
; next_state.PRE      ; 0               ; 1               ; 1              ; 0                   ;
+---------------------+-----------------+-----------------+----------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state                                                                                                              ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; Name                ; state.REF ; state.PRE_ALL ; state.PRE ; state.ACTIVATE ; state.WRITE ; state.READ ; state.IDLE ; state.INIT_PGM_MODE ; state.INIT_REF ; state.INIT_PRE ; state.INIT_POWERUP ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+
; state.INIT_POWERUP  ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 0                  ;
; state.INIT_PRE      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 1              ; 1                  ;
; state.INIT_REF      ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 1              ; 0              ; 1                  ;
; state.INIT_PGM_MODE ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 1                   ; 0              ; 0              ; 1                  ;
; state.IDLE          ; 0         ; 0             ; 0         ; 0              ; 0           ; 0          ; 1          ; 0                   ; 0              ; 0              ; 1                  ;
; state.READ          ; 0         ; 0             ; 0         ; 0              ; 0           ; 1          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.WRITE         ; 0         ; 0             ; 0         ; 0              ; 1           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.ACTIVATE      ; 0         ; 0             ; 0         ; 1              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE           ; 0         ; 0             ; 1         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.PRE_ALL       ; 0         ; 1             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
; state.REF           ; 1         ; 0             ; 0         ; 0              ; 0           ; 0          ; 0          ; 0                   ; 0              ; 0              ; 1                  ;
+---------------------+-----------+---------------+-----------+----------------+-------------+------------+------------+---------------------+----------------+----------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state                                                                                                                                                                       ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; module_state.1011 ; module_state.1010 ; module_state.1001 ; module_state.1000 ; module_state.0111 ; module_state.0110 ; module_state.0101 ; module_state.0100 ; module_state.0011 ; module_state.0010 ; module_state.0001 ; module_state.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; module_state.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; module_state.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; module_state.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; module_state.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; module_state.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state                                                                                                                                                                               ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; module_state.1011 ; module_state.1010 ; module_state.1001 ; module_state.1000 ; module_state.0111 ; module_state.0110 ; module_state.0101 ; module_state.0100 ; module_state.0011 ; module_state.0010 ; module_state.0001 ; module_state.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; module_state.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; module_state.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; module_state.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; module_state.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; module_state.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; module_state.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg                                  ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; sel_reg.1111 ; sel_reg.1100 ; sel_reg.1000 ; sel_reg.0100 ; sel_reg.0011 ; sel_reg.0010 ; sel_reg.0001 ; sel_reg.0000 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; sel_reg.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; sel_reg.0001 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; sel_reg.0010 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; sel_reg.0011 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; sel_reg.0100 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; sel_reg.1000 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; sel_reg.1100 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; sel_reg.1111 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core|state ;
+----------+----------+----------+---------------------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                                      ;
+----------+----------+----------+---------------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                                             ;
; state.01 ; 1        ; 0        ; 1                                                             ;
; state.10 ; 1        ; 1        ; 0                                                             ;
+----------+----------+----------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state                                                       ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1011 ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1011 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_start_pulse_gen:delayed_start_pulse|state ;
+-----------------------+------------+-----------------------+----------------------------------------------------------------------------------------+
; Name                  ; state.IDLE ; state.WAIT_FOR_TOGGLE ; state.DELAY                                                                            ;
+-----------------------+------------+-----------------------+----------------------------------------------------------------------------------------+
; state.IDLE            ; 0          ; 0                     ; 0                                                                                      ;
; state.DELAY           ; 1          ; 0                     ; 1                                                                                      ;
; state.WAIT_FOR_TOGGLE ; 1          ; 1                     ; 0                                                                                      ;
+-----------------------+------------+-----------------------+----------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------+
; State Machine - |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|state ;
+----------+----------+----------+---------------------------------------------------------------------------------+
; Name     ; state.00 ; state.10 ; state.01                                                                        ;
+----------+----------+----------+---------------------------------------------------------------------------------+
; state.00 ; 0        ; 0        ; 0                                                                               ;
; state.01 ; 1        ; 0        ; 1                                                                               ;
; state.10 ; 1        ; 1        ; 0                                                                               ;
+----------+----------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rd_clr                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rd_clr_r                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wr_clr                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wr_clr_r                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rd_clr                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rd_clr_r                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wr_clr                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wr_clr_r                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|data_cycles[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|resp_len[7..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|cmd_o[39]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_cycle_r[0,2]                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[6]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[6]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[5]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[5]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[4]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[4]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[3]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[3]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[2]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[1]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_ack_o                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[0]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[0]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wrfifo_wrreq                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_write_bufram                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][0]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][1]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][2]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][3]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][4]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][5]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][6]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][7]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][8]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][9]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][10]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][11]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][12]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][13]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][14]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][15]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][16]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][17]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][18]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][19]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[2][2]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[2][1]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[2][0]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[2][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][2]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][3]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][4]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[2][3]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_we[2]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][19]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][18]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][17]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][16]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][15]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][14]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][13]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][12]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][11]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][10]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][9]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][8]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][7]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][6]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][5]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_write_bufram                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[6]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[5]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[4]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[3]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[2]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[1]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_ack_o                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[0]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wrfifo_wrreq                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_write_bufram                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][0]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][1]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][2]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][3]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][4]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][5]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][6]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][7]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][8]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][9]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][10]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][11]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][12]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][13]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][14]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][15]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][16]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][17]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][18]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][19]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[0][2]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[0][1]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[0][0]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_dat[0][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][2]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][3]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][4]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[0][3]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_we[0]                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][31]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][30]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][29]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][28]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][27]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][26]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][25]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][24]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][23]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][22]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][21]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][20]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][19]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][18]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][17]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][16]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][15]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][14]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][13]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][12]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][11]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][10]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][9]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][8]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][7]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][6]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][5]                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_write_bufram                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                     ;
; or1200_top:or1200_top0|or1200_du:or1200_du|dmr1[0..21,24]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[0]                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[65..127]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[0..23]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[0,65..127]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[0..23]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[0..23] ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[0..23]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[1]                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_ack_cnt                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_err_cnt                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|biu_ack_cnt                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|biu_err_cnt                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[1]                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_we_o                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_sel_o[0..3]                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_ack_cnt                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_err_cnt                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|biu_ack_cnt                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|biu_err_cnt                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; arbiter_bytebus:arbiter_bytebus0|watchdog_err                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|cmd_buff[39]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_cycle_r[4]                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wrfifo_wrreq                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_write_bufram                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4..35]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0..65]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0..65]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_bte_o[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_bte_o[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0..3,36..65]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_sel[0..3]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|full_o                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0..2]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1,2]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0..2]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr[0..2]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_adr[5]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dat_r[16..31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0..7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_adr[6..31]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_sel[0..3]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_dat[0..31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_adr[26..31]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|first_req                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|full_o                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0..2]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1,2]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0..2]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr[0..2]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[5]                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dat_r[16..31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0..7]                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_adr[6..31]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_sel[0..3]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_dat[0..31]                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[26..31]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|first_req                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[0..2]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1,2]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0..2]                                                                                                                                              ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[0..2]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|response_3_o[0..7]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|adr_o_r[1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1,2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|adr_o_r[1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1,2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|adr_o_r[1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[1]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1,2]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|counter[0..2]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|counter[0..2]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][7]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][6]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][5]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][4]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][2]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][1]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1,2]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1,2]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1,2]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][7]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][6]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][5]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][4]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][2]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][1]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1,2]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1,2]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1,2]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|dual_clock_fifo:wrfifo|rd_data_o[60..65]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_data_o[60..65]                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|resp_len[0]                                                                                                                                                                                   ; Merged with sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|resp_len[1]                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|resp_len[1]                                                                                                                                                                                   ; Merged with sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|resp_len[2]                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|resp_len[2]                                                                                                                                                                                   ; Merged with sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|resp_len[5]                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rp_bin[4]                                                                                                                                               ; Merged with sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rp_gray[4]                                                                                ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wp_bin[4]                                                                                                                                               ; Merged with sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wp_gray[4]                                                                                ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rp_bin[4]                                                                                                                                               ; Merged with sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rp_gray[4]                                                                                ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wp_bin[4]                                                                                                                                               ; Merged with sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wp_gray[4]                                                                                ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|resp_len[3,4]                                                                                                                                                                                 ; Merged with sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|resp_len[6]                                                                                                                     ;
; rom:rom0|wb_dat_o[20]                                                                                                                                                                                                                                             ; Merged with rom:rom0|wb_dat_o[25]                                                                                                                                                                               ;
; rom:rom0|wb_dat_o[7]                                                                                                                                                                                                                                              ; Merged with rom:rom0|wb_dat_o[10]                                                                                                                                                                               ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_dat[1..31]                                                                                                                                                                             ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_dat[0]                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                                                         ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                      ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_adr[3..9,15..25]                                                                                                                                                                       ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_adr[2]                                                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_adr[11..14]                                                                                                                                                                            ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_adr[10]                                                                                                                  ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[2]                                                                                                                                                         ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[2]                                                                                      ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr[2]                                                                                                                                                         ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]                                                                                      ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[3..25]                                                                                                                                                                             ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[2]                                                                                                                   ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|or1200_pulse_gen:ld_pulse_gen|state                                                                                                   ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|or1200_pulse_gen:ld_pulse_gen|state                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|cache_done                                                                                                                            ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|state                                                                   ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|saved_b                                                                                                                                                                      ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|saved_a                                                                                                        ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|state                                                                      ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|cache_done   ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|state                                                                       ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|cache_done    ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ack_fsm:or1200_ack_store|delayed_ack_o                                                                                                                                                                        ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ack_fsm:or1200_ack_store|state                                                                                                                  ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ack_fsm:or1200_ack_load|delayed_ack_o                                                                                                                                                                         ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ack_fsm:or1200_ack_load|state                                                                                                                   ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cypherdb_start:or1200_cypherdb_secure_exec|fsm_secure_exec                                                                                                                                                    ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cypherdb_start:or1200_cypherdb_secure_exec|state                                                                                                ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_reg[2..5,8..11]                                                                                                                                                                                    ; Merged with or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_reg[12]                                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|dual_clock_fifo:wrfifo|wr_addr[2]                                                                                                                                                         ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2]                                                                                      ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_adr[10]                                                                                                                                                                                ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_adr[2]                                                                                                                   ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[0]                                                                                                                                                                                    ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[1]                                                                                                                      ;
; uart16550:uart16550_0|uart_wb:wb_interface|wb_stb_is                                                                                                                                                                                                              ; Merged with uart16550:uart16550_0|uart_wb:wb_interface|wb_cyc_is                                                                                                                                                ;
; sdc_controller:sdc_controller_0|sd_data_master:sd_data_master0|tx_cycle                                                                                                                                                                                           ; Merged with sdc_controller:sdc_controller_0|sd_data_master:sd_data_master0|start_tx_fifo_o                                                                                                                      ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[2,3,5..9,11..25]                                                                                                                                                                  ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[10]                                                                                                                 ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[2,3,5..9,11..25]                                                                                                                                                                  ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[10]                                                                                                                 ;
; or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core|cnt[1]                                                                                                                                                                                               ; Merged with or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core|cnt[0]                                                                                                                                 ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[17..31]                                                                                                                                                                              ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_simm[16]                                                                                                                    ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[1]                                                                                                                                                                             ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[0]                                                                                                               ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_cnt[1]                                                                                                                                                                        ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_cnt[0]                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|sr_reg_bit_eph_select                                                                                                                                                                        ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_select                                                                                                                 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_adr_select                                                                                                                                                                                            ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_select                                                                                                                 ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[1]                                                                                                                                                                                 ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[0]                                                                                                                   ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[1]                                                                                                                                                                                 ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[0]                                                                                                                   ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[1]                                                                                                                                                                           ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[0]                                                                                                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|done                                                                                                    ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|done                                      ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|shifted_value[1,2]                                                                                                                     ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|shifted_value[0]                                                         ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_addr_r[1]                                                                                                                                                                     ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_addr_r[0]                                                                                                       ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wr_rst                                                                                                                                                  ; Merged with sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rd_rst                                                                                    ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|shifted_value[1,2]                                                                                                                      ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|shifted_value[0]                                                          ;
; uart16550:uart16550_0|uart_regs:regs|msr[1..3]                                                                                                                                                                                                                    ; Merged with uart16550:uart16550_0|uart_regs:regs|msr[0]                                                                                                                                                         ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[1]                                                                                                                                                                                 ; Merged with or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[0]                                                                                                                   ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|dcnt[1]                                                                                                 ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|dcnt[1]                                   ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|dcnt[2]                                                                                                 ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|dcnt[2]                                   ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|dcnt[3]                                                                                                 ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|dcnt[3]                                   ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|dcnt[0]                                                                                                 ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|dcnt[0]                                   ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|or1200_pulse_gen:ld_pulse_gen|pulse                                                                                                   ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|or1200_pulse_gen:ld_pulse_gen|pulse                                     ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rd_rst                                                                                                                                                  ; Merged with sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wr_rst                                                                                    ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wr_rst_r                                                                                                                                                ; Merged with sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rd_rst_r                                                                                  ;
; uart16550:uart16550_0|uart_regs:regs|delayed_modem_signals[1..3]                                                                                                                                                                                                  ; Merged with uart16550:uart16550_0|uart_regs:regs|delayed_modem_signals[0]                                                                                                                                       ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rd_rst_r                                                                                                                                                ; Merged with sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wr_rst_r                                                                                  ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[31]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[31] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[30]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[30] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[29]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[29] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[28]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[28] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[27]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[27] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[26]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[26] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[25]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[25] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[24]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|out[24] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|rcnt[3]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|rcnt[3] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|rcnt[2]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|rcnt[2] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|rcnt[1]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|rcnt[1] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|rcnt[0]                                                               ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0|rcnt[0] ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|ld_r                                                                                                    ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|ld_r                                      ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[56]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[56]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[57]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[57]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[58]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[58]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[59]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[59]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[60]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[60]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[61]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[61]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[62]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[62]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[63]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[63]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[24]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[24]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[25]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[25]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[26]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[26]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[27]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[27]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[28]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[28]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[29]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[29]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[30]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[30]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[31]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[31]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[48]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[48]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[49]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[49]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[50]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[50]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[51]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[51]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[52]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[52]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[53]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[53]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[54]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[54]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[55]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[55]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[16]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[16]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[17]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[17]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[18]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[18]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[19]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[19]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[20]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[20]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[21]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[21]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[22]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[22]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[23]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[23]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[40]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[40]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[41]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[41]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[42]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[42]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[43]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[43]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[44]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[44]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[45]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[45]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[46]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[46]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[47]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[47]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[8]                                                                                            ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[8]                              ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[9]                                                                                            ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[9]                              ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[10]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[10]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[11]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[11]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[12]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[12]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[13]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[13]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[14]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[14]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[15]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[15]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[1]                                                                                            ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[1]                              ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[2]                                                                                            ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[2]                              ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[3]                                                                                            ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[3]                              ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[4]                                                                                            ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[4]                              ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[5]                                                                                            ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[5]                              ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[6]                                                                                            ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[6]                              ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[7]                                                                                            ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[7]                              ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[64]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[64]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[32]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[32]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[34]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[33]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[33,34]                                                                                        ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[33]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[35]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[35]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[36]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[36]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[37]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[37]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[38]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[38]                             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|text_in_r[39]                                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[39]                             ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_dat[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_adr[2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|shifted_value[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|shifted_value[0]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|rfwb_op[3]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[1]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_reg[12]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[10]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[10]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_bte_o[1]                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[0]                                                                                                                                                                                                          ; Merged with or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_cti_o[2]                                                                                                                                            ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[0]                                                                                                                                                                                                          ; Merged with or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[2]                                                                                                                                            ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req_wb                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_wb                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req_sdram                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_sdram                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core|cnt[0]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; simple_spi:spi0|spcr[4]                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_state.WRITE                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.IDLE                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.READ                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.WRITE                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.READ                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.WRITE                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|state~11                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|state~12                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|state~13                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; uart16550:uart16550_0|uart_wb:wb_interface|wbstate~8                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                     ;
; uart16550:uart16550_0|uart_wb:wb_interface|wbstate~9                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|sdram_state~5                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_state~6                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_state~7                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_state~8                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|sdram_state~5                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|wb_state~6                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|wb_state~7                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|wb_state~8                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state~5                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state~6                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state~7                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state~8                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state~5                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state~6                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state~7                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state~8                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state~5                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state~6                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state~7                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state~8                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state~6                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state~9                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~10                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~11                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~12                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state~13                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~4                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~5                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~6                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state~7                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~4                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~5                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~6                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state~7                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~12                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~13                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~14                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                     ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|sel_reg~15                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state~6                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state~7                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state~8                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|state~9                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; uart16550:uart16550_0|uart_wb:wb_interface|wbstate.11                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|module_state.1000                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|module_state.1000                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done_ack                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.REFILL                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][0]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][0]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][0]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][0]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][0]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][0]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][0]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][0]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][1]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][1]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][1]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][1]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][1]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][1]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][1]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][1]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][2]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][2]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][2]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][2]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][2]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][2]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][2]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][2]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][3]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][3]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][3]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][3]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][3]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][3]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][3]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][3]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][4]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][4]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][4]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][4]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][4]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][4]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][4]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][4]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][5]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][5]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][5]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][5]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][5]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][5]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][5]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][5]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][6]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][6]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][6]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][6]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][6]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][6]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][6]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][6]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][7]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][7]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][7]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][7]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][7]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][7]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][7]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][7]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][8]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][8]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][8]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][8]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][8]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][8]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][8]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][8]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][9]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][9]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][9]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][9]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][9]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][9]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][9]                                                                           ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][9]             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][10]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][10]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][10]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][10]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][10]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][10]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][10]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][10]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][11]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][11]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][11]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][11]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][11]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][11]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][11]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][11]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][12]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][12]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][12]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][12]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][12]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][12]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][12]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][12]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][13]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][13]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][13]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][13]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][13]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][13]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][13]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][13]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][14]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][14]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][14]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][14]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][14]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][14]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][14]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][14]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][15]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][15]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][15]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][15]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][15]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][15]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][15]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][15]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][16]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][16]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][16]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][16]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][16]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][16]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][16]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][16]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][17]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][17]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][17]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][17]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][17]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][17]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][17]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][17]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][18]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][18]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][18]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][18]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][18]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][18]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][18]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][18]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][19]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][19]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][19]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][19]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][19]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][19]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][19]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][19]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][20]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][20]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][20]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][20]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][20]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][20]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][20]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][20]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][21]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][21]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][21]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][21]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][21]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][21]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][21]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][21]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][22]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][22]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][22]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][22]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][22]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][22]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][22]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][22]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][23]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][23]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][23]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][23]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][23]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][23]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][23]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][23]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][24]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][24]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][24]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][24]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][24]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][24]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][24]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][24]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][25]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][25]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][25]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][25]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][25]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][25]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][25]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][25]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][26]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][26]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][26]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][26]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][26]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][26]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][26]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][26]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][27]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][27]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][27]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][27]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][27]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][27]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][27]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][27]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][28]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][28]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][28]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][28]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][28]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][28]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][28]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][28]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][29]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][29]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][29]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][29]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][29]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][29]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][29]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][29]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][30]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][30]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][30]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][30]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][30]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][30]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][30]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][30]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][31]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[3][31]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][31]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[2][31]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][31]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[1][31]            ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][31]                                                                          ; Merged with or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|w[0][31]            ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4]                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4]                                                                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[0]                                                                                                                                                                            ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[0]                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[1]                                                                                                                                                                            ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[1]                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[2]                                                                                                                                                                            ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[2]                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[3]                                                                                                                                                                            ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[3]                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[4]                                                                                                                                                                            ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[4]                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[5]                                                                                                                                                                            ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[5]                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[6]                                                                                                                                                                            ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[6]                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[7]                                                                                                                                                                            ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[7]                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[8]                                                                                                                                                                            ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[8]                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[9]                                                                                                                                                                            ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[9]                                                                                                              ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[10]                                                                                                                                                                           ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[10]                                                                                                             ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[11]                                                                                                                                                                           ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[11]                                                                                                             ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[12]                                                                                                                                                                           ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[12]                                                                                                             ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[13]                                                                                                                                                                           ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[13]                                                                                                             ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[14]                                                                                                                                                                           ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[14]                                                                                                             ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[15]                                                                                                                                                                           ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                                                                                                             ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[16]                                                                                                                                                                           ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[16]                                                                                                             ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[17]                                                                                                                                                                           ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[17]                                                                                                             ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[18]                                                                                                                                                                           ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[18]                                                                                                             ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[19]                                                                                                                                                                           ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[19]                                                                                                             ;
; uart16550:uart16550_0|uart_wb:wb_interface|wbstate.01                                                                                                                                                                                                             ; Merged with uart16550:uart16550_0|uart_wb:wb_interface|wb_ack_o                                                                                                                                                 ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_cnt[0]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.IDLE                                                                                                                                                                          ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.WRITE                                                                                                           ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.IDLE                                                                                                                                                                          ; Merged with wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.WRITE                                                                                                           ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[0..31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[0..19]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[20..31]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[20..31]                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[0..31]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[0]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|multicycle_cnt[2]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_addr_r[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[33]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; Total Number of Removed Registers = 1619                                                                                                                                                                                                                          ;                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wrfifo_wrreq                             ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3],                                                            ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[5],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[7],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_data_o[8],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[2],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[0],                                                              ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr[1],                                                              ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0],                                                         ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1],                                                         ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2],                                                         ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[2]                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wrfifo_wrreq                             ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3],                                                            ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[4],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[5],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[6],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[7],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_data_o[8],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[2],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr[0],                                                              ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr[1],                                                              ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0],                                                         ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1],                                                         ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2],                                                         ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[2]                                                     ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_we_o                                                             ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wrfifo_wrreq,                                                                                   ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_write_bufram,                                                                                ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_sel[0],                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_sel[1],                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_sel[2],                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_sel[3],                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[0],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[1],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr_r[2],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[0],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[1],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray_wr[2],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr[0],                                                              ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr[1],                                                              ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[0],                                                         ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[0],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1],                                                         ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[2],                                                         ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[0],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[1],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd[2],                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[1],                                                    ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray_rd_r[2]                                                     ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_write_bufram                          ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[2][2],                                                                                                          ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[2][1],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[2][0],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][2],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][3],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[2][4],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[2][3],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_we[2],                                                                                                              ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_write_bufram,                                                                             ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_sel[0],                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_sel[1],                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_sel[2],                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_sel[3]                                                                                       ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_write_bufram                          ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[0][2],                                                                                                          ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[0][1],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[0][0],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][2],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][3],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_adr[0][4],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_sel[0][3],                                                                                                          ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|p_bufw_we[0],                                                                                                              ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_write_bufram,                                                                             ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_sel[0],                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_sel[1],                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_sel[2],                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_sel[3]                                                                                       ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_ack_cnt                                                          ; Stuck at GND              ; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|biu_ack_cnt,                                                                                                               ;
;                                                                                                                  ; due to stuck port data_in ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|counter[0],                                  ;
;                                                                                                                  ;                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|counter[2],                                  ;
;                                                                                                                  ;                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|counter[1],                                  ;
;                                                                                                                  ;                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|counter[0],                                   ;
;                                                                                                                  ;                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|counter[2],                                   ;
;                                                                                                                  ;                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|counter[1],                                   ;
;                                                                                                                  ;                           ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[1],                                                                                  ;
;                                                                                                                  ;                           ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[0],                                                                                  ;
;                                                                                                                  ;                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|shifted_value[0],                            ;
;                                                                                                                  ;                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|shifted_value[0]                              ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_sel_o[3]                                                         ; Stuck at VCC              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_data_o[3],                                                            ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_data_o[2],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_data_o[1],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_data_o[0],                                                            ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_data_o[36],                                                           ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_data_o[37],                                                           ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_data_o[38],                                                           ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_data_o[39],                                                           ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_data_o[40]                                                            ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state.READ                         ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[0],                                                                                 ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[1],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[1],                                                                                   ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[2]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.IDLE                            ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done,                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_done_ack,                                                                                  ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_state.REFILL                                                                                 ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.IDLE                            ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done,                                                                                      ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_done_ack,                                                                                  ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_state.REFILL                                                                                 ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_adr[2]                                ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[10],                                                                                    ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|adr_o_r[4],                                                                                     ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[0]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_adr[2]                                ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[10],                                                                                    ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|adr_o_r[4],                                                                                     ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[0]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[7]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[7],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[7]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[6]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[6],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[6]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[5]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[5],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[5]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[4]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[4],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[4]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[3]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[3],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[3]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[2]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[2],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[2]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[0]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[0],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[0]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[7]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[7],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[7]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[6]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[6],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[6]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[5]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[5],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[5]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[3]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[3],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[3]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[2]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[2],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[2]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[1]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[1],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[1]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[0]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[0],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[0]                                                                                    ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_wb[1]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean_r[1],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|buf_clean[1]                                                                                    ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_ack_cnt                                                          ; Stuck at GND              ; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|biu_ack_cnt,                                                                                                               ;
;                                                                                                                  ; due to stuck port data_in ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[0]                                                                                   ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_wb[4]                          ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean_r[4],                                                                                 ;
;                                                                                                                  ;                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|buf_clean[4]                                                                                    ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_err_cnt                                                          ; Stuck at GND              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[1],                                                                                         ;
;                                                                                                                  ; due to stuck port data_in ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_pc[0]                                                                                       ;
; sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|response_3_o[7]                                     ; Stuck at GND              ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][7],                                                                            ;
;                                                                                                                  ; due to stuck port data_in ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][7]                                                                             ;
; sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|response_3_o[6]                                     ; Stuck at GND              ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][6],                                                                            ;
;                                                                                                                  ; due to stuck port data_in ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][6]                                                                             ;
; sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|response_3_o[5]                                     ; Stuck at GND              ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][5],                                                                            ;
;                                                                                                                  ; due to stuck port data_in ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][5]                                                                             ;
; sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|response_3_o[4]                                     ; Stuck at GND              ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][4],                                                                            ;
;                                                                                                                  ; due to stuck port data_in ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][4]                                                                             ;
; sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|response_3_o[3]                                     ; Stuck at GND              ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][3],                                                                            ;
;                                                                                                                  ; due to stuck port data_in ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][3]                                                                             ;
; sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|response_3_o[2]                                     ; Stuck at GND              ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][2],                                                                            ;
;                                                                                                                  ; due to stuck port data_in ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][2]                                                                             ;
; sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|response_3_o[1]                                     ; Stuck at GND              ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][1],                                                                            ;
;                                                                                                                  ; due to stuck port data_in ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][1]                                                                             ;
; sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|response_3_o[0]                                     ; Stuck at GND              ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[0][0],                                                                            ;
;                                                                                                                  ; due to stuck port data_in ; sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross|sync_clk_b[1][0]                                                                             ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req_wb                              ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req,                                                                                       ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|read_req_sdram                                                                                  ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_wb                              ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req,                                                                                       ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|read_req_sdram                                                                                  ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state.READ                         ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[1],                                                                                   ;
;                                                                                                                  ; due to stuck port data_in ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[2]                                                                                    ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_cnt[0]                       ; Stuck at GND              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_addr_r[0],                                                                          ;
;                                                                                                                  ; due to stuck port data_in ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|text_in_r[33] ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_cycle_r[2]                                                       ; Stuck at GND              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_cycle_r[4]                                                                                                              ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                         ;
; sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0|cmd_o[39]                                           ; Stuck at GND              ; sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|cmd_buff[39]                                                                                        ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                         ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|spr_dat_ppc[0]                          ; Stuck at GND              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|dl_pc[0]                                                                                       ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                         ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|wb_ack_o                                 ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|full_o                                                                   ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rd_clr ; Stuck at GND              ; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rd_clr_r                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                         ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wr_clr ; Stuck at GND              ; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wr_clr_r                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                         ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rd_clr ; Stuck at GND              ; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rd_clr_r                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                         ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wr_clr ; Stuck at GND              ; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wr_clr_r                                                      ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                         ;
; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|wb_ack_o                                 ; Lost Fanouts              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|full_o                                                                   ;
; or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_cti_o[1]                                                         ; Stuck at VCC              ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|full_o                                                                   ;
;                                                                                                                  ; due to stuck port data_in ;                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10606 ;
; Number of registers using Synchronous Clear  ; 858   ;
; Number of registers using Synchronous Load   ; 934   ;
; Number of registers using Asynchronous Clear ; 4867  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6287  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                ;
+-----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------+---------+
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[3]                     ; 3       ;
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[4]                     ; 3       ;
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[5]                     ; 3       ;
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[6]                     ; 3       ;
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[7]                     ; 3       ;
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[8]                     ; 3       ;
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[9]                     ; 3       ;
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[10]                    ; 3       ;
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[11]                    ; 3       ;
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[12]                    ; 3       ;
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[13]                    ; 3       ;
; or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[14]                    ; 3       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[0]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[1]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[2]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[3]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[4]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[5]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[6]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[9]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[0]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[1]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[2]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[3]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[4]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[7]          ; 2       ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp       ; 4       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|rdy_o             ; 6       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[0]             ; 3       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[1]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[2]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[3]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[4]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[5]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[6]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[7]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[8]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[9]             ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[10]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[11]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[12]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[13]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[14]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[15]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[16]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[18]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[19]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[20]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[21]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[22]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[23]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[24]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[25]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[27]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[28]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[29]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[30]            ; 2       ;
; adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[31]            ; 3       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i|rdy_o ; 5       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[0]   ; 3       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[1]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[2]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[3]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[4]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[5]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[6]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[8]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[9]   ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[10]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[11]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[12]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[13]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[14]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[16]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[17]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[18]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[19]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[20]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[21]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[22]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[23]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[24]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[25]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[26]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[27]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[28]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[29]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[30]  ; 2       ;
; adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[31]  ; 3       ;
; clkgen:clkgen0|sdram_rst_shr[15]                                                  ; 200     ;
; clkgen:clkgen0|wb_rst_shr[15]                                                     ; 3531    ;
; uart16550:uart16550_0|uart_wb:wb_interface|wre                                    ; 2       ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_insn[28]  ; 29      ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[3]                          ; 2       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[1]                          ; 2       ;
; or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_sel_o[2]                          ; 2       ;
; Total number of inverted registers = 200*                                         ;         ;
+-----------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                        ; RAM Name                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[0]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[1]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[2]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[3]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[4]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[5]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[6]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[7]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[8]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[9]  ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[10] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[11] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[12] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[13] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[14] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[15] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[16] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[17] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[18] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[19] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[20] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[21] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[22] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[23] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[24] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[25] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[26] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[27] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[28] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[29] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[30] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[31] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[32] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[33] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[34] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[35] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0_bypass[36] ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[0]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[1]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[2]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[3]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[4]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[5]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[6]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[7]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[8]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[9]              ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[10]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[11]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[12]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[13]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[14]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[15]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[16]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[17]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[18]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[19]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[20]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[21]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[22]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[23]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[24]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[25]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[26]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[27]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[28]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[29]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[30]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[31]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[32]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[33]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[34]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[35]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[36]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[37]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[38]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[39]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[40]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[41]             ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[0]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[1]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[2]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[3]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[4]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[5]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[6]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[7]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[8]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[9]     ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[10]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[11]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[12]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[13]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[14]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[15]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[16]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[17]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[18]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[19]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[20]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[21]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[22]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[23]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[24]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[25]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0_bypass[26]    ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0    ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[0]            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[1]            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[2]            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[3]            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[4]            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[5]            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[6]            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[7]            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[8]            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[9]            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[10]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[11]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[12]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[13]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[14]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[15]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[16]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[17]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[18]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[19]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[20]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[21]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[22]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[23]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[24]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[25]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[26]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[27]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[28]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[29]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[30]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[31]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[32]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[33]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[34]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[35]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[36]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[37]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[38]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[39]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[40]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[41]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[42]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0_bypass[43]           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0           ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[0]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[1]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[2]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[3]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[5]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[6]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[7]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[8]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[9]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[10]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[11]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[12]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[13]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[14]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[15]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[16]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[17]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[18]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[19]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[20]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[21]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[22]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[23]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[24]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[25]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[26]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[27]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[28]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[29]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[30]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[31]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[32]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[33]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[34]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[35]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[36]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[37]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[38]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[39]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[40]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[41]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[42]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[43]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[44]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[45]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[46]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[47]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[48]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[49]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[50]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[51]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[52]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[53]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[54]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[55]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[56]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[57]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[58]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[59]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0_bypass[60]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[0]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[1]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[2]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[3]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[4]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[5]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[6]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[7]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[8]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[9]              ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[10]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[11]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[12]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[13]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[14]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[15]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[16]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[17]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[18]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[19]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[20]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[21]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[22]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[23]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[24]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[25]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[26]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[27]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[28]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[29]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[30]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[31]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[32]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[33]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[34]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[35]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[36]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[37]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[38]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0_bypass[39]             ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0             ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[0]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[1]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[2]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[3]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[4]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[5]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[6]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[7]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[8]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[9]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[10] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[11] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[12] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[13] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[14] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[15] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[16] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[17] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[18] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[19] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[20] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[21] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[22] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[23] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[24] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[25] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0_bypass[26] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[0]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[1]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[2]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[3]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[4]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[5]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[6]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[7]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[8]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[9]  ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[10] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[11] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[12] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[13] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[14] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[15] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[16] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[17] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[18] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[19] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[20] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[21] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[22] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[23] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[24] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[25] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[26] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[27] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[28] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[29] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[30] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[31] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[32] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[33] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0_bypass[34] ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0 ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[29]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[30]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[31]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[32]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[33]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[34]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[35]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[36]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[0]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[1]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[2]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[3]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[4]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[5]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[6]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[7]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[8]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[9]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[10]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[11]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[12]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[13]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[14]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[15]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[16]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[17]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[18]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[19]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[20]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[21]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[22]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[23]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[24]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[25]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[26]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[27]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[28]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[29]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[30]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[31]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[32]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[33]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0_bypass[34]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[29]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[30]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[31]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[32]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[33]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[34]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[35]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[36]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[0]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[1]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[2]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[3]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[4]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[5]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[6]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[7]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[8]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[9]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[10]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[11]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[12]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[13]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[14]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[15]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[16]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[17]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[18]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[19]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[20]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[21]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[22]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[23]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[24]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[25]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[26]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[27]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[28]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[29]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[30]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[31]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[32]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[33]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0_bypass[34]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[29]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[30]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[31]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[32]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[33]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[34]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[35]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[36]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[0]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[1]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[2]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[3]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[4]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[5]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[6]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[7]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[8]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[9]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[10]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[11]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[12]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[13]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[14]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[15]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[16]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[17]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[18]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[19]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[20]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[21]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[22]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[23]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[24]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[25]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[26]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[27]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[28]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[29]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[30]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[31]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[32]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[33]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0_bypass[34]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[0]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[1]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[2]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[3]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[4]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[5]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[6]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[7]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[8]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[9]        ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[10]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[11]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[12]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[13]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[14]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[15]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[16]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[17]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[18]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[19]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[20]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[21]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[22]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[23]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[24]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[25]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[26]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[27]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[28]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[29]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[30]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[31]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[32]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[33]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[34]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[35]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[36]       ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0       ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[0]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[1]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[2]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[3]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[4]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[5]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[6]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[7]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[8]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[9]      ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[10]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[11]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[12]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[13]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[14]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[15]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[16]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[17]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[18]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[19]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[20]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[21]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[22]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[23]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[24]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[25]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[26]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[27]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[28]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[29]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[30]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[31]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[32]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[33]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0_bypass[34]     ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0     ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[0]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[1]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[2]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[3]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[4]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[5]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[6]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[7]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[8]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[9]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[10]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[11]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[12]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[13]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[14]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[15]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[16]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[17]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[18]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[19]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[20]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[21]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[22]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[23]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[24]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[25]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[26]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[27]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[28]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[29]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[30]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[31]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[32]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[33]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[34]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[35]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[36]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[37]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[38]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[39]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[40]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[41]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0_bypass[42]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[0]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[1]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[2]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[3]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[4]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[5]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[6]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[7]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[8]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[9]                               ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[10]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[11]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[12]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[13]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[14]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[15]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[16]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[17]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[18]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[19]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[20]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[21]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[22]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[23]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[24]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[25]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[26]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[27]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[28]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[29]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[30]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[31]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[32]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[33]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[34]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[35]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[36]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[37]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[38]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[39]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[40]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[41]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0_bypass[42]                              ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[0]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[1]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[2]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[3]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[4]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[5]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[6]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[7]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[8]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[9]               ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[10]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[11]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[12]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[13]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[16]              ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0              ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[9]                     ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[10]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[11]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[12]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[13]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[14]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[15]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[16]                    ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0                    ;
+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                       ; Megafunction                                                                                                                         ; Type ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------+
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|addr_reg[0..5]      ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0            ; RAM  ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|addr_reg[0..10]                 ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0                        ; RAM  ;
; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|addr_reg[0..5]         ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0               ; RAM  ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|addr_reg[0..11]               ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0                      ; RAM  ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|addr_reg[0..13]                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0                        ; RAM  ;
; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|addr_reg[0..10]                 ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0                        ; RAM  ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|addr_reg[0..5]      ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0            ; RAM  ;
; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|addr_reg[0..5]      ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0            ; RAM  ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|addr_reg[0..13]            ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0                  ; RAM  ;
; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|addr_reg[0..12]          ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0                ; RAM  ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|addr_a_reg[0..4]                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0                                         ; RAM  ;
; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|addr_a_reg[0..4]                                 ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0                                         ; RAM  ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|ra[0..3] ; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|mem_rtl_0 ; RAM  ;
; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|ra[0..3] ; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|mem_rtl_0 ; RAM  ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_adr[6]                                                                                                                                            ;
; 3:1                ; 66 bits   ; 132 LEs       ; 66 LEs               ; 66 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|wb_dat[23]                                                                                                                                           ;
; 3:1                ; 66 bits   ; 132 LEs       ; 66 LEs               ; 66 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_dat[4]                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|data_int_rst                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|shifted_value[7]                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|shifted_value[4]                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|shifted_value[7]                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|shifted_value[5]                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sig_syscall                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|bit_count[0]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|bit_count[1]                                                                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|wp_bin[3]                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo|rd_addr[1]                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_sel[2]                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|burst_len[0]                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:iwb_biu|wb_adr_o[4]                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|dual_clock_fifo:wrfifo|rd_addr_gray[1]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|wbm_cyc_o                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[3]                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|burst_len[1]                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|rp_bin[1]                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo|rd_addr[0]                                                                                                                    ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|heap_top[28]                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze|multicycle_cnt[2]                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|fifo4:wfifo|wp[1]                                                                                                                                                                                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|wp_gray[3]                                                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|rp_gray[2]                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1]                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|wr_addr_gray[1]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|iir[3]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|fifo4:rfifo|wp[1]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|fifo4:rfifo|rp[0]                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[8]                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|block_cnt[2]                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|block_cnt[3]                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[6]                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|db[0]                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|tb[1]                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|col[0]                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|row[2]                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|db[0]                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|tb[2]                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|col[4]                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|row[1]                                                                                          ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_pc[7]                                                                                                                                            ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op2[2]                                                                                                                                              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_imm[10]                                                                                                                                        ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|wbm_adr_o[23]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[0]                                                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|ack_count[16]                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|cycle_count[16]                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|ack_count[11]                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|cycle_count[9]                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|ack_count[26]                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|cycle_count[17]                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|ack_count[0]                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|cycle_count[26]                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|ack_count[22]                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|cycle_count[15]                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|dat_o[4]                                                                                                                                                                                                     ;
; 8:1                ; 5 bits    ; 25 LEs        ; 15 LEs               ; 10 LEs                 ; Yes        ; |orpsoc_top|simple_spi:spi0|dat_o[2]                                                                                                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|spcr[6]                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|sper[7]                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|data_out_shift_reg[4]                                                                                                                                                             ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[22]                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|data_out_shift_reg[0]                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_adr_o[2]                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|cnt[4]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|cnt[2]                                ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[23]                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[0]                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[16]                                                                                                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|div_cntr[3]                                                                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|div_quot_r[23]                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[0]                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_mac_op[1]                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|aes_cipher_top:aes_cipher_top|dcnt[0]                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|tcnt[1]                                                                                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|dcnt[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|dcnt[3]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|ex_exceptflags[2]                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|delayed1_ex_dslot                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|err_saved[0]                                                                                                                                                ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|addr_saved[28]                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_tt:or1200_tt|ttcr[14]                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_out_reg[7]                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|enc_pad_buf[2]                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|enc_pad_buf[2]                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|id_exceptflags[0]                                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_b[4]                                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|esr[9]                                                                                                                                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i|data_in_reg[7]                                                                                                                                               ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|watchdog_timer[8]                                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mac_r[48]                                                                                                                                       ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|div_quot_r[47]                                                                                                                                  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |orpsoc_top|arbiter_ibus:arbiter_ibus0|watchdog_timer[6]                                                                                                                                                                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|internal_reg_error[4]                                                                                                                                                             ;
; 5:1                ; 28 bits   ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[20]                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|simple_spi:spi0|bcnt[0]                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |orpsoc_top|simple_spi:spi0|treg[2]                                                                                                                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[2]                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|rf_addrw[3]                                                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[3]                                                                                                                                        ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|counter[9]                                                                                                                                               ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_cycle_count[2]                                                                                                                                                       ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_imm[1]                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|port_enc[1]                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|counter[2]                                                                                                                                                 ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state_count[2]                                                                                                                                                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[3]                                                                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[2]                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|crc_status[2]                                                                                                                                       ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|operand_a[2]                                                                                                                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|except_type[0]                                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|counter[4]                                                                                                                                                 ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|mac_r[6]                                                                                                                                        ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rshift[3]                                                                                                                                                        ;
; 11:1               ; 8 bits    ; 56 LEs        ; 8 LEs                ; 48 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|shift_out[1]                                                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|transf_cnt[8]                                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|cnt[4]                                                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][1]                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][2]                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][1]                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][2]                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][2]                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][0]                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][2]                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][2]                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][0]                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][1]                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][2]                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][2]                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][1]                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][0]                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][2]                                                                                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][0]                                                                                                                                    ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rcounter16[0]                                                                                                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface|wb_dat_o[4]                                                                                                                                                                       ;
; 19:1               ; 9 bits    ; 108 LEs       ; 9 LEs                ; 99 LEs                 ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|rf_data_in[10]                                                                                                                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|state[0]                                                                                                                                            ;
; 66:1               ; 3 bits    ; 132 LEs       ; 45 LEs               ; 87 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|alu_op[3]                                                                                                                                               ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 32 LEs               ; 1328 LEs               ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[27]                                                                                                                                              ;
; 256:1              ; 8 bits    ; 1360 LEs      ; 48 LEs               ; 1312 LEs               ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[18]                                                                                                                                              ;
; 256:1              ; 2 bits    ; 340 LEs       ; 16 LEs               ; 324 LEs                ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[15]                                                                                                                                              ;
; 256:1              ; 3 bits    ; 510 LEs       ; 24 LEs               ; 486 LEs                ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[6]                                                                                                                                               ;
; 256:1              ; 4 bits    ; 680 LEs       ; 48 LEs               ; 632 LEs                ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[3]                                                                                                                                               ;
; 256:1              ; 2 bits    ; 340 LEs       ; 14 LEs               ; 326 LEs                ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[13]                                                                                                                                              ;
; 256:1              ; 4 bits    ; 680 LEs       ; 40 LEs               ; 640 LEs                ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|wb_dat_o[8]                                                                                                                                               ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|crc_in[0]                                                                                                                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|last_din[0]                                                                                                                                         ;
; 9:1                ; 18 bits   ; 108 LEs       ; 18 LEs               ; 90 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|blkcnt_reg[4]                                                                                                                                       ;
; 9:1                ; 30 bits   ; 180 LEs       ; 90 LEs               ; 90 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|eear[26]                                                                                                                                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface|wb_dat_o[2]                                                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|data_index[1]                                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|data_index[3]                                                                                                                                       ;
; 11:1               ; 11 bits   ; 77 LEs        ; 0 LEs                ; 77 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[15]                                                                                                                              ;
; 11:1               ; 3 bits    ; 21 LEs        ; 3 LEs                ; 18 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[3]                                                                                                                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|ba[0]                                                                                                                                                                     ;
; 12:1               ; 11 bits   ; 88 LEs        ; 11 LEs               ; 77 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[15]                                                                                                                                    ;
; 9:1                ; 16 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|saved_addr_r[25]                                                                                                                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|enc_pad_buf[13]                                                                                   ;
; 12:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|enc_pad_buf[25]                                                                                   ;
; 12:1               ; 96 bits   ; 768 LEs       ; 384 LEs              ; 384 LEs                ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store|enc_pad_buf[62]                                                                                   ;
; 12:1               ; 8 bits    ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|enc_pad_buf[9]                                                                                     ;
; 12:1               ; 16 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|enc_pad_buf[28]                                                                                    ;
; 12:1               ; 96 bits   ; 768 LEs       ; 384 LEs              ; 384 LEs                ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load|enc_pad_buf[106]                                                                                   ;
; 12:1               ; 3 bits    ; 24 LEs        ; 3 LEs                ; 21 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|adr_o[3]                                                                                                                                                                  ;
; 13:1               ; 3 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[2]                                                                                                                                     ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|crc_c[4]                                                                                                                                            ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|is_store                                                                                                                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[0]                                                                                                                                     ;
; 16:1               ; 16 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|addr_r[22]                                                                                                                                    ;
; 15:1               ; 32 bits   ; 320 LEs       ; 64 LEs               ; 256 LEs                ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|cycle_count[3]                                                                                                                                                            ;
; 15:1               ; 10 bits   ; 100 LEs       ; 10 LEs               ; 90 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_addr_r[3]                                                                                                                                ;
; 15:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_addr_r[13]                                                                                                                               ;
; 18:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|cnt[2]                                                                                                                                        ;
; 18:1               ; 3 bits    ; 36 LEs        ; 3 LEs                ; 33 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_addr_r[30]                                                                                                                               ;
; 18:1               ; 14 bits   ; 168 LEs       ; 28 LEs               ; 140 LEs                ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|seed_addr_r[16]                                                                                                                               ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dqm_o[0]                                                                                                                                                                  ;
; 17:1               ; 30 bits   ; 330 LEs       ; 120 LEs              ; 210 LEs                ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except|epcr[5]                                                                                                                                             ;
; 21:1               ; 6 bits    ; 84 LEs        ; 12 LEs               ; 72 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[1]                                                                                                                                                                      ;
; 23:1               ; 6 bits    ; 90 LEs        ; 36 LEs               ; 54 LEs                 ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|a[4]                                                                                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|seed_cache_init:seed_cache_init|cnt[8]                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[2]                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_t[9]                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[0]                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|counter_b[4]                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|ex_insn[26]                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|id_insn[28]                                                                                                                                             ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[7]                                                                                                                                              ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_crc32:or1k_crc_i|crc[15]                                                                                                                                             ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[17]                                                                                                                                                       ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |orpsoc_top|adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i|crc[26]                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|pcreg_default[4]                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_start_pulse_gen:delayed_start_pulse|counter[0]                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|insn_saved[28]                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |orpsoc_top|or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core|cnt[21]                                                                                                                                                         ;
; 24:1               ; 3 bits    ; 48 LEs        ; 39 LEs               ; 9 LEs                  ; Yes        ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|DAT_dat_o[3]                                                                                                                                        ;
; 17:1               ; 16 bits   ; 176 LEs       ; 64 LEs               ; 112 LEs                ; Yes        ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|dq_o[15]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|uart16550:uart16550_0|uart_wb:wb_interface|wbstate                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|dcpu_tag_o[3]                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|dcsb_sel_mux[0]                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftLeft1                                                                                                                                                ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftLeft1                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_bufram_addr[0]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|sel_b[0]                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|x[27]                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|y[30]                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|wb_bufram_we[1]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|icpu_tag_o[3]                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|rf_addra[0]                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_bufram_we[0]                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_bufram_addr[2]                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|resp_idx                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem|memdata[21]                                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|icqmem_dat_o[23]                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|Mux51                                                                                                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg|Mux29                                                                                                                       ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if|if_insn[19]                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|to_sr[2]                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|to_sr[14]                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|arbiter_bytebus:arbiter_bytebus0|wbs0_dat_i[0]                                                                                                                                                                               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|Mux8                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|dcqmem_dat_o[14]                                                                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|last_din                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|wb_bufram_addr[2]                                                                                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_lsu_encEngine:or1200_lsu_store_enc|Selector3                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_lsu_encEngine:or1200_lsu_store_enc|Selector9                                                                                                       ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core|cnt                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes|Selector30                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|sr_reg                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                                                                                                                               ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|Mux15                                                                                                                                               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg|Mux7                                                                                                                        ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|last_din                                                                                                                                            ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|Mux63                                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom                                                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |orpsoc_top|uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem|Selector5                                                                                                                   ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|spr_dat_o[14]                                                                                                                                                         ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|wbs0_dat_i[30]                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|ShiftRight0                                                                                                                                               ;
; 6:1                ; 27 bits   ; 108 LEs       ; 54 LEs               ; 54 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|dc_addr[21]                                                                                                                                   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|dc_addr[4]                                                                                                                                    ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg|Mux3                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg|Mux47                                                                                                                       ;
; 8:1                ; 17 bits   ; 85 LEs        ; 68 LEs               ; 17 LEs                 ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|Mux12                                                                                                                                                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg|Mux43                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|wbm0_dat_i[30]                                                                                                                                                                                    ;
; 129:1              ; 8 bits    ; 688 LEs       ; 16 LEs               ; 672 LEs                ; No         ; |orpsoc_top|arbiter_bytebus:arbiter_bytebus0|wbm_dat_byte_i[0]                                                                                                                                                                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|sdram_state                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|sdram_state                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|next_state                                                                                                                                                                ;
; 35:1               ; 7 bits    ; 161 LEs       ; 42 LEs               ; 119 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux27                                                                                                                                                   ;
; 35:1               ; 2 bits    ; 46 LEs        ; 12 LEs               ; 34 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux22                                                                                                                                                   ;
; 35:1               ; 2 bits    ; 46 LEs        ; 12 LEs               ; 34 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux24                                                                                                                                                   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|wbm0_dat_i[23]                                                                                                                                                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|sdram_state                                                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|sdram_state                                                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|sdram_state                                                                                                                                          ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|wbm0_dat_i[13]                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |orpsoc_top|arbiter_dbus:arbiter_dbus0|wbm0_dat_i[0]                                                                                                                                                                                     ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|wb_state                                                                                                                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm|Selector2                                                                                                                                     ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|Mux0                                                                                                                                                  ;
; 11:1               ; 4 bits    ; 28 LEs        ; 20 LEs               ; 8 LEs                  ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|wb_state                                                                                                                                             ;
; 13:1               ; 22 bits   ; 176 LEs       ; 88 LEs               ; 88 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|Mux24                                                                                                                                                 ;
; 13:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc|Mux20                                                                                                                                                 ;
; 37:1               ; 10 bits   ; 240 LEs       ; 80 LEs               ; 160 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux5                                                                                                                                                    ;
; 12:1               ; 4 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|wb_state                                                                                                                                             ;
; 38:1               ; 6 bits    ; 150 LEs       ; 48 LEs               ; 102 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux12                                                                                                                                                   ;
; 15:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Mux8                                                                                                                                                    ;
; 16:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|Selector8                                                                                                                                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm|Selector7                                                                                                                                     ;
; 71:1               ; 8 bits    ; 376 LEs       ; 112 LEs              ; 264 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux11                                                                                                                                                 ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; No         ; |orpsoc_top|wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|state                                                                                                                                                                     ;
; 72:1               ; 4 bits    ; 192 LEs       ; 56 LEs               ; 136 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux6                                                                                                                                                  ;
; 76:1               ; 8 bits    ; 400 LEs       ; 96 LEs               ; 304 LEs                ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux16                                                                                                                                                 ;
; 76:1               ; 2 bits    ; 100 LEs       ; 26 LEs               ; 74 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux24                                                                                                                                                 ;
; 73:1               ; 2 bits    ; 96 LEs        ; 30 LEs               ; 66 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux3                                                                                                                                                  ;
; 74:1               ; 2 bits    ; 98 LEs        ; 30 LEs               ; 68 LEs                 ; No         ; |orpsoc_top|or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux|Mux1                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Source assignments for Top-level Entity: |orpsoc_top ;
+------------------------------+-------+------+--------+
; Assignment                   ; Value ; From ; To     ;
+------------------------------+-------+------+--------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; wb_clk ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; wb_clk ;
+------------------------------+-------+------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_50e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_d9e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0|altsyncram_p9e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0|altsyncram_pce1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0|altsyncram_99e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0|altsyncram_30e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0|altsyncram_10e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_v9e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0|altsyncram_p6e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_v9e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0|altsyncram_p6e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_v9e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0|altsyncram_p6e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_v9e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0|altsyncram_p6e1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0|altsyncram_nvd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_g3d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0|altsyncram_g3d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_odc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |orpsoc_top            ;
+----------------------------------+----------------------------------+-----------------+
; Parameter Name                   ; Value                            ; Type            ;
+----------------------------------+----------------------------------+-----------------+
; spi0_ss_width                    ; 1                                ; Signed Integer  ;
; spi0_wb_adr                      ; 10110000                         ; Unsigned Binary ;
; wbs_d_spi0_data_width            ; 8                                ; Signed Integer  ;
; spi0_wb_adr_width                ; 3                                ; Signed Integer  ;
; spi1_ss_width                    ; 1                                ; Signed Integer  ;
; spi1_wb_adr                      ; 10110001                         ; Unsigned Binary ;
; spi1_wb_adr_width                ; 3                                ; Signed Integer  ;
; wbs_d_spi1_data_width            ; 8                                ; Signed Integer  ;
; spi2_ss_width                    ; 1                                ; Signed Integer  ;
; spi2_wb_adr                      ; 10110010                         ; Unsigned Binary ;
; spi2_wb_adr_width                ; 3                                ; Signed Integer  ;
; wbs_d_spi2_data_width            ; 8                                ; Signed Integer  ;
; HV0_SADR                         ; 01000100                         ; Unsigned Binary ;
; HV1_SADR                         ; 01000101                         ; Unsigned Binary ;
; HV2_SADR                         ; 01000110                         ; Unsigned Binary ;
; HV3_SADR                         ; 01000111                         ; Unsigned Binary ;
; i2c_0_wb_adr                     ; 10100000                         ; Unsigned Binary ;
; i2c_0_wb_adr_width               ; 3                                ; Signed Integer  ;
; wbs_d_i2c0_data_width            ; 8                                ; Signed Integer  ;
; i2c_1_wb_adr                     ; 10100001                         ; Unsigned Binary ;
; i2c_1_wb_adr_width               ; 3                                ; Signed Integer  ;
; wbs_d_i2c1_data_width            ; 8                                ; Signed Integer  ;
; i2c_2_wb_adr                     ; 10100010                         ; Unsigned Binary ;
; i2c_2_wb_adr_width               ; 3                                ; Signed Integer  ;
; wbs_d_i2c2_data_width            ; 8                                ; Signed Integer  ;
; i2c_3_wb_adr                     ; 10100011                         ; Unsigned Binary ;
; i2c_3_wb_adr_width               ; 3                                ; Signed Integer  ;
; wbs_d_i2c3_data_width            ; 8                                ; Signed Integer  ;
; wbs_d_gpio0_data_width           ; 8                                ; Signed Integer  ;
; gpio0_wb_adr_width               ; 3                                ; Signed Integer  ;
; gpio0_io_width                   ; 8                                ; Signed Integer  ;
; gpio0_wb_adr                     ; 10010001                         ; Unsigned Binary ;
; gpio0_dir_reset_val              ; 0                                ; Signed Integer  ;
; gpio0_o_reset_val                ; 0                                ; Signed Integer  ;
; wbs_d_uart0_data_width           ; 8                                ; Signed Integer  ;
; uart0_wb_adr                     ; 10010000                         ; Unsigned Binary ;
; uart0_data_width                 ; 8                                ; Signed Integer  ;
; uart0_addr_width                 ; 3                                ; Signed Integer  ;
; wbs_d_usb0_data_width            ; 8                                ; Signed Integer  ;
; wbs_d_usb0_adr_width             ; 8                                ; Signed Integer  ;
; usb0_wb_adr                      ; 10011100                         ; Unsigned Binary ;
; wbs_d_usb1_data_width            ; 8                                ; Signed Integer  ;
; wbs_d_usb1_adr_width             ; 8                                ; Signed Integer  ;
; usb1_wb_adr                      ; 10011101                         ; Unsigned Binary ;
; flashrom_wb_data_width           ; 8                                ; Signed Integer  ;
; flashrom_wb_adr_width            ; 7                                ; Signed Integer  ;
; flashrom_wb_adr                  ; 11001111                         ; Unsigned Binary ;
; wbs_i_rom0_data_width            ; 32                               ; Signed Integer  ;
; wbs_i_rom0_addr_width            ; 6                                ; Signed Integer  ;
; rom0_wb_adr                      ; 1111                             ; Unsigned Binary ;
; wbs_i_mc0_data_width             ; 32                               ; Signed Integer  ;
; wbs_d_mc0_data_width             ; 32                               ; Signed Integer  ;
; eth0_wb_adr                      ; 10010010                         ; Unsigned Binary ;
; wbs_d_eth0_data_width            ; 32                               ; Signed Integer  ;
; wbs_d_eth0_addr_width            ; 12                               ; Signed Integer  ;
; wbm_eth0_data_width              ; 32                               ; Signed Integer  ;
; wbm_eth0_addr_width              ; 32                               ; Signed Integer  ;
; sdc_wb_adr                       ; 10011110                         ; Unsigned Binary ;
; wbs_d_sdc_data_width             ; 32                               ; Signed Integer  ;
; wbm_sdc_data_width               ; 32                               ; Signed Integer  ;
; wbm_sdc_addr_width               ; 32                               ; Signed Integer  ;
; vga0_wb_adr                      ; 10010111                         ; Unsigned Binary ;
; wbs_d_vga0_data_width            ; 32                               ; Signed Integer  ;
; wbs_d_vga0_addr_width            ; 12                               ; Signed Integer  ;
; wbm_vga0_data_width              ; 32                               ; Signed Integer  ;
; wbm_vga0_addr_width              ; 32                               ; Signed Integer  ;
; ps2_0_wb_adr                     ; 10010100                         ; Unsigned Binary ;
; ps2_0_wb_adr_width               ; 1                                ; Signed Integer  ;
; wbs_d_ps20_data_width            ; 8                                ; Signed Integer  ;
; ps2_1_wb_adr                     ; 10010101                         ; Unsigned Binary ;
; ps2_1_wb_adr_width               ; 1                                ; Signed Integer  ;
; wbs_d_ps21_data_width            ; 8                                ; Signed Integer  ;
; mc1_wb_adr                       ; 11100000                         ; Unsigned Binary ;
; wbs_d_mc1_data_width             ; 32                               ; Signed Integer  ;
; internal_sram_mem_span           ; 00000000100000000000000000000000 ; Unsigned Binary ;
; internal_sram_adr_width_for_span ; 23                               ; Signed Integer  ;
; wb_dw                            ; 32                               ; Signed Integer  ;
; wb_aw                            ; 32                               ; Signed Integer  ;
; ibus_arb_addr_match_width        ; 4                                ; Signed Integer  ;
; ibus_arb_slave0_adr              ; 1111                             ; Unsigned Binary ;
; ibus_arb_slave1_adr              ; 0000                             ; Unsigned Binary ;
; dbus_arb_wb_addr_match_width     ; 8                                ; Signed Integer  ;
; dbus_arb_wb_num_slaves           ; 6                                ; Signed Integer  ;
; dbus_arb_slave0_adr              ; 0000                             ; Unsigned Binary ;
; dbus_arb_slave1_adr              ; 10010010                         ; Unsigned Binary ;
; dbus_arb_slave2_adr              ; 10011110                         ; Unsigned Binary ;
; dbus_arb_slave3_adr              ; 10010111                         ; Unsigned Binary ;
; dbus_arb_slave4_adr              ; 11100000                         ; Unsigned Binary ;
; bbus_arb_wb_addr_match_width     ; 8                                ; Signed Integer  ;
; bbus_arb_wb_num_slaves           ; 14                               ; Signed Integer  ;
; bbus_arb_slave0_adr              ; 10010000                         ; Unsigned Binary ;
; bbus_arb_slave1_adr              ; 10010001                         ; Unsigned Binary ;
; bbus_arb_slave2_adr              ; 10011100                         ; Unsigned Binary ;
; bbus_arb_slave3_adr              ; 10100000                         ; Unsigned Binary ;
; bbus_arb_slave4_adr              ; 10100001                         ; Unsigned Binary ;
; bbus_arb_slave5_adr              ; 10100010                         ; Unsigned Binary ;
; bbus_arb_slave6_adr              ; 10100011                         ; Unsigned Binary ;
; bbus_arb_slave7_adr              ; 10110000                         ; Unsigned Binary ;
; bbus_arb_slave8_adr              ; 10110001                         ; Unsigned Binary ;
; bbus_arb_slave9_adr              ; 10110010                         ; Unsigned Binary ;
; bbus_arb_slave10_adr             ; 11001111                         ; Unsigned Binary ;
; bbus_arb_slave11_adr             ; 10011101                         ; Unsigned Binary ;
; bbus_arb_slave12_adr             ; 10010100                         ; Unsigned Binary ;
; bbus_arb_slave13_adr             ; 10010101                         ; Unsigned Binary ;
; bbus_arb_slave14_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave15_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave16_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave17_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave18_adr             ; 0                                ; Signed Integer  ;
; bbus_arb_slave19_adr             ; 0                                ; Signed Integer  ;
+----------------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:clkgen0|pll:pll0|altpll:altpll_component ;
+-------------------------------+-----------------------+--------------------------------------+
; Parameter Name                ; Value                 ; Type                                 ;
+-------------------------------+-----------------------+--------------------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                              ;
; PLL_TYPE                      ; AUTO                  ; Untyped                              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                              ;
; COMPENSATE_CLOCK              ; CLK1                  ; Untyped                              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer                       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                              ;
; LOCK_HIGH                     ; 1                     ; Untyped                              ;
; LOCK_LOW                      ; 1                     ; Untyped                              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                              ;
; SKIP_VCO                      ; OFF                   ; Untyped                              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                              ;
; BANDWIDTH                     ; 0                     ; Untyped                              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                              ;
; DOWN_SPREAD                   ; 0                     ; Untyped                              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                              ;
; CLK3_MULTIPLY_BY              ; 4                     ; Signed Integer                       ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer                       ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer                       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer                       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                              ;
; CLK3_DIVIDE_BY                ; 1                     ; Signed Integer                       ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer                       ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer                       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer                       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                              ;
; CLK0_PHASE_SHIFT              ; -1810                 ; Untyped                              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer                       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                              ;
; DPA_DIVIDER                   ; 0                     ; Untyped                              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                              ;
; VCO_MIN                       ; 0                     ; Untyped                              ;
; VCO_MAX                       ; 0                     ; Untyped                              ;
; VCO_CENTER                    ; 0                     ; Untyped                              ;
; PFD_MIN                       ; 0                     ; Untyped                              ;
; PFD_MAX                       ; 0                     ; Untyped                              ;
; M_INITIAL                     ; 0                     ; Untyped                              ;
; M                             ; 0                     ; Untyped                              ;
; N                             ; 1                     ; Untyped                              ;
; M2                            ; 1                     ; Untyped                              ;
; N2                            ; 1                     ; Untyped                              ;
; SS                            ; 1                     ; Untyped                              ;
; C0_HIGH                       ; 0                     ; Untyped                              ;
; C1_HIGH                       ; 0                     ; Untyped                              ;
; C2_HIGH                       ; 0                     ; Untyped                              ;
; C3_HIGH                       ; 0                     ; Untyped                              ;
; C4_HIGH                       ; 0                     ; Untyped                              ;
; C5_HIGH                       ; 0                     ; Untyped                              ;
; C6_HIGH                       ; 0                     ; Untyped                              ;
; C7_HIGH                       ; 0                     ; Untyped                              ;
; C8_HIGH                       ; 0                     ; Untyped                              ;
; C9_HIGH                       ; 0                     ; Untyped                              ;
; C0_LOW                        ; 0                     ; Untyped                              ;
; C1_LOW                        ; 0                     ; Untyped                              ;
; C2_LOW                        ; 0                     ; Untyped                              ;
; C3_LOW                        ; 0                     ; Untyped                              ;
; C4_LOW                        ; 0                     ; Untyped                              ;
; C5_LOW                        ; 0                     ; Untyped                              ;
; C6_LOW                        ; 0                     ; Untyped                              ;
; C7_LOW                        ; 0                     ; Untyped                              ;
; C8_LOW                        ; 0                     ; Untyped                              ;
; C9_LOW                        ; 0                     ; Untyped                              ;
; C0_INITIAL                    ; 0                     ; Untyped                              ;
; C1_INITIAL                    ; 0                     ; Untyped                              ;
; C2_INITIAL                    ; 0                     ; Untyped                              ;
; C3_INITIAL                    ; 0                     ; Untyped                              ;
; C4_INITIAL                    ; 0                     ; Untyped                              ;
; C5_INITIAL                    ; 0                     ; Untyped                              ;
; C6_INITIAL                    ; 0                     ; Untyped                              ;
; C7_INITIAL                    ; 0                     ; Untyped                              ;
; C8_INITIAL                    ; 0                     ; Untyped                              ;
; C9_INITIAL                    ; 0                     ; Untyped                              ;
; C0_MODE                       ; BYPASS                ; Untyped                              ;
; C1_MODE                       ; BYPASS                ; Untyped                              ;
; C2_MODE                       ; BYPASS                ; Untyped                              ;
; C3_MODE                       ; BYPASS                ; Untyped                              ;
; C4_MODE                       ; BYPASS                ; Untyped                              ;
; C5_MODE                       ; BYPASS                ; Untyped                              ;
; C6_MODE                       ; BYPASS                ; Untyped                              ;
; C7_MODE                       ; BYPASS                ; Untyped                              ;
; C8_MODE                       ; BYPASS                ; Untyped                              ;
; C9_MODE                       ; BYPASS                ; Untyped                              ;
; C0_PH                         ; 0                     ; Untyped                              ;
; C1_PH                         ; 0                     ; Untyped                              ;
; C2_PH                         ; 0                     ; Untyped                              ;
; C3_PH                         ; 0                     ; Untyped                              ;
; C4_PH                         ; 0                     ; Untyped                              ;
; C5_PH                         ; 0                     ; Untyped                              ;
; C6_PH                         ; 0                     ; Untyped                              ;
; C7_PH                         ; 0                     ; Untyped                              ;
; C8_PH                         ; 0                     ; Untyped                              ;
; C9_PH                         ; 0                     ; Untyped                              ;
; L0_HIGH                       ; 1                     ; Untyped                              ;
; L1_HIGH                       ; 1                     ; Untyped                              ;
; G0_HIGH                       ; 1                     ; Untyped                              ;
; G1_HIGH                       ; 1                     ; Untyped                              ;
; G2_HIGH                       ; 1                     ; Untyped                              ;
; G3_HIGH                       ; 1                     ; Untyped                              ;
; E0_HIGH                       ; 1                     ; Untyped                              ;
; E1_HIGH                       ; 1                     ; Untyped                              ;
; E2_HIGH                       ; 1                     ; Untyped                              ;
; E3_HIGH                       ; 1                     ; Untyped                              ;
; L0_LOW                        ; 1                     ; Untyped                              ;
; L1_LOW                        ; 1                     ; Untyped                              ;
; G0_LOW                        ; 1                     ; Untyped                              ;
; G1_LOW                        ; 1                     ; Untyped                              ;
; G2_LOW                        ; 1                     ; Untyped                              ;
; G3_LOW                        ; 1                     ; Untyped                              ;
; E0_LOW                        ; 1                     ; Untyped                              ;
; E1_LOW                        ; 1                     ; Untyped                              ;
; E2_LOW                        ; 1                     ; Untyped                              ;
; E3_LOW                        ; 1                     ; Untyped                              ;
; L0_INITIAL                    ; 1                     ; Untyped                              ;
; L1_INITIAL                    ; 1                     ; Untyped                              ;
; G0_INITIAL                    ; 1                     ; Untyped                              ;
; G1_INITIAL                    ; 1                     ; Untyped                              ;
; G2_INITIAL                    ; 1                     ; Untyped                              ;
; G3_INITIAL                    ; 1                     ; Untyped                              ;
; E0_INITIAL                    ; 1                     ; Untyped                              ;
; E1_INITIAL                    ; 1                     ; Untyped                              ;
; E2_INITIAL                    ; 1                     ; Untyped                              ;
; E3_INITIAL                    ; 1                     ; Untyped                              ;
; L0_MODE                       ; BYPASS                ; Untyped                              ;
; L1_MODE                       ; BYPASS                ; Untyped                              ;
; G0_MODE                       ; BYPASS                ; Untyped                              ;
; G1_MODE                       ; BYPASS                ; Untyped                              ;
; G2_MODE                       ; BYPASS                ; Untyped                              ;
; G3_MODE                       ; BYPASS                ; Untyped                              ;
; E0_MODE                       ; BYPASS                ; Untyped                              ;
; E1_MODE                       ; BYPASS                ; Untyped                              ;
; E2_MODE                       ; BYPASS                ; Untyped                              ;
; E3_MODE                       ; BYPASS                ; Untyped                              ;
; L0_PH                         ; 0                     ; Untyped                              ;
; L1_PH                         ; 0                     ; Untyped                              ;
; G0_PH                         ; 0                     ; Untyped                              ;
; G1_PH                         ; 0                     ; Untyped                              ;
; G2_PH                         ; 0                     ; Untyped                              ;
; G3_PH                         ; 0                     ; Untyped                              ;
; E0_PH                         ; 0                     ; Untyped                              ;
; E1_PH                         ; 0                     ; Untyped                              ;
; E2_PH                         ; 0                     ; Untyped                              ;
; E3_PH                         ; 0                     ; Untyped                              ;
; M_PH                          ; 0                     ; Untyped                              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                              ;
; CLK0_COUNTER                  ; G0                    ; Untyped                              ;
; CLK1_COUNTER                  ; G0                    ; Untyped                              ;
; CLK2_COUNTER                  ; G0                    ; Untyped                              ;
; CLK3_COUNTER                  ; G0                    ; Untyped                              ;
; CLK4_COUNTER                  ; G0                    ; Untyped                              ;
; CLK5_COUNTER                  ; G0                    ; Untyped                              ;
; CLK6_COUNTER                  ; E0                    ; Untyped                              ;
; CLK7_COUNTER                  ; E1                    ; Untyped                              ;
; CLK8_COUNTER                  ; E2                    ; Untyped                              ;
; CLK9_COUNTER                  ; E3                    ; Untyped                              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                              ;
; M_TIME_DELAY                  ; 0                     ; Untyped                              ;
; N_TIME_DELAY                  ; 0                     ; Untyped                              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                              ;
; VCO_POST_SCALE                ; 0                     ; Untyped                              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                              ;
; DEVICE_FAMILY                 ; Cyclone IV GX         ; Untyped                              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE                       ;
+-------------------------------+-----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arbiter_ibus:arbiter_ibus0 ;
+---------------------+-------+-------------------------------------------+
; Parameter Name      ; Value ; Type                                      ;
+---------------------+-------+-------------------------------------------+
; wb_dat_width        ; 32    ; Signed Integer                            ;
; wb_adr_width        ; 32    ; Signed Integer                            ;
; wb_addr_match_width ; 4     ; Signed Integer                            ;
; slave0_adr          ; 1111  ; Unsigned Binary                           ;
; slave1_adr          ; 0000  ; Unsigned Binary                           ;
+---------------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arbiter_dbus:arbiter_dbus0 ;
+---------------------+----------+----------------------------------------+
; Parameter Name      ; Value    ; Type                                   ;
+---------------------+----------+----------------------------------------+
; wb_dat_width        ; 32       ; Signed Integer                         ;
; wb_adr_width        ; 32       ; Signed Integer                         ;
; wb_addr_match_width ; 8        ; Signed Integer                         ;
; wb_num_slaves       ; 6        ; Signed Integer                         ;
; slave0_adr          ; 0000     ; Unsigned Binary                        ;
; slave1_adr          ; 10010010 ; Unsigned Binary                        ;
; slave2_adr          ; 10011110 ; Unsigned Binary                        ;
; slave3_adr          ; 10010111 ; Unsigned Binary                        ;
; slave4_adr          ; 11100000 ; Unsigned Binary                        ;
; slave5_adr          ; 0        ; Signed Integer                         ;
; slave6_adr          ; 0        ; Signed Integer                         ;
; slave7_adr          ; 0        ; Signed Integer                         ;
; slave8_adr          ; 0        ; Signed Integer                         ;
; slave9_adr          ; 0        ; Signed Integer                         ;
; slave10_adr         ; 0        ; Signed Integer                         ;
; slave11_adr         ; 0        ; Signed Integer                         ;
; slave12_adr         ; 0        ; Signed Integer                         ;
+---------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arbiter_bytebus:arbiter_bytebus0 ;
+---------------------+----------+----------------------------------------------+
; Parameter Name      ; Value    ; Type                                         ;
+---------------------+----------+----------------------------------------------+
; wb_dat_width        ; 32       ; Signed Integer                               ;
; wbs_dat_width       ; 8        ; Signed Integer                               ;
; wb_adr_width        ; 32       ; Signed Integer                               ;
; wb_addr_match_width ; 8        ; Signed Integer                               ;
; wb_num_slaves       ; 14       ; Signed Integer                               ;
; slave0_adr          ; 10010000 ; Unsigned Binary                              ;
; slave1_adr          ; 10010001 ; Unsigned Binary                              ;
; slave2_adr          ; 10011100 ; Unsigned Binary                              ;
; slave3_adr          ; 10100000 ; Unsigned Binary                              ;
; slave4_adr          ; 10100001 ; Unsigned Binary                              ;
; slave5_adr          ; 10100010 ; Unsigned Binary                              ;
; slave6_adr          ; 10100011 ; Unsigned Binary                              ;
; slave7_adr          ; 10110000 ; Unsigned Binary                              ;
; slave8_adr          ; 10110001 ; Unsigned Binary                              ;
; slave9_adr          ; 10110010 ; Unsigned Binary                              ;
; slave10_adr         ; 11001111 ; Unsigned Binary                              ;
; slave11_adr         ; 10011101 ; Unsigned Binary                              ;
; slave12_adr         ; 10010100 ; Unsigned Binary                              ;
; slave13_adr         ; 10010101 ; Unsigned Binary                              ;
; slave14_adr         ; 00000000 ; Unsigned Binary                              ;
; slave15_adr         ; 00000000 ; Unsigned Binary                              ;
; slave16_adr         ; 00000000 ; Unsigned Binary                              ;
; slave17_adr         ; 00000000 ; Unsigned Binary                              ;
; slave18_adr         ; 00000000 ; Unsigned Binary                              ;
; slave19_adr         ; 00000000 ; Unsigned Binary                              ;
+---------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component ;
+-------------------------+------------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value            ; Type                                                                      ;
+-------------------------+------------------+---------------------------------------------------------------------------+
; sld_auto_instance_index ; YES              ; String                                                                    ;
; sld_instance_index      ; 0                ; Signed Integer                                                            ;
; sld_ir_width            ; 4                ; Signed Integer                                                            ;
; sld_sim_n_scan          ; 0                ; Signed Integer                                                            ;
; sld_sim_action          ;                  ; String                                                                    ;
; sld_sim_total_length    ; 0                ; Signed Integer                                                            ;
; lpm_type                ; sld_virtual_jtag ; String                                                                    ;
; lpm_hint                ; UNUSED           ; String                                                                    ;
+-------------------------+------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0 ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; dw             ; 32                               ; Signed Integer  ;
; aw             ; 32                               ; Signed Integer  ;
; ppic_ints      ; 20                               ; Signed Integer  ;
; boot_adr       ; 00000000000000000000000100000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:iwb_biu ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                   ;
; aw             ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_wb_biu:dwb_biu ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                   ;
; aw             ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top ;
+----------------+----------------------------------+-------------------------------------------------+
; Parameter Name ; Value                            ; Type                                            ;
+----------------+----------------------------------+-------------------------------------------------+
; dw             ; 32                               ; Signed Integer                                  ;
; aw             ; 32                               ; Signed Integer                                  ;
; boot_adr       ; 00000000000000000000000100000000 ; Unsigned Binary                                 ;
+----------------+----------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                             ;
; aw             ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                      ;
; dw             ; 14    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                      ;
; dw             ; 22    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                     ;
; aw             ; 14    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; aw             ; 14    ; Signed Integer                                                                                                          ;
; dw             ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 17    ; Signed Integer                                                                                     ;
; aw             ; 11    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; aw             ; 11    ; Signed Integer                                                                                                          ;
; dw             ; 17    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu ;
+----------------+----------------------------------+---------------------------------------+
; Parameter Name ; Value                            ; Type                                  ;
+----------------+----------------------------------+---------------------------------------+
; dw             ; 32                               ; Signed Integer                        ;
; aw             ; 5                                ; Signed Integer                        ;
; boot_adr       ; 00000000000000000000000100000000 ; Unsigned Binary                       ;
+----------------+----------------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc ;
+----------------+----------------------------------+-----------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                            ;
+----------------+----------------------------------+-----------------------------------------------------------------+
; boot_adr       ; 00000000000000000000000100000000 ; Unsigned Binary                                                 ;
+----------------+----------------------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_start_pulse_gen:delayed_start_pulse ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; IDLE            ; 00    ; Unsigned Binary                                                                                                                      ;
; DELAY           ; 01    ; Unsigned Binary                                                                                                                      ;
; WAIT_FOR_TOGGLE ; 10    ; Unsigned Binary                                                                                                                      ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|or1200_pulse_gen:or1200_secure_start_pulse ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; IDLE            ; 0     ; Unsigned Binary                                                                                                                    ;
; WAIT_FOR_TOGGLE ; 1     ; Unsigned Binary                                                                                                                    ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|or1200_pulse_gen:or1200_secure_end_pulse ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; IDLE            ; 0     ; Unsigned Binary                                                                                                                  ;
; WAIT_FOR_TOGGLE ; 1     ; Unsigned Binary                                                                                                                  ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ack_fsm:or1200_ack_load ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
; IDLE             ; 0     ; Unsigned Binary                                                                               ;
; WAIT_FOR_UNSTALL ; 1     ; Unsigned Binary                                                                               ;
+------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ack_fsm:or1200_ack_store ;
+------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                           ;
+------------------+-------+------------------------------------------------------------------------------------------------+
; IDLE             ; 0     ; Unsigned Binary                                                                                ;
; WAIT_FOR_UNSTALL ; 1     ; Unsigned Binary                                                                                ;
+------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SETUP_SEED     ; 0     ; Unsigned Binary                                                                                                                                  ;
; WAIT_ENC       ; 1     ; Unsigned Binary                                                                                                                                  ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_ratio      ; 2     ; Signed Integer                                                                                                                                                                                            ;
; cntr_width     ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|or1200_pulse_gen:done_pulse_gen ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IDLE            ; 0     ; Unsigned Binary                                                                                                                                                                                                                          ;
; WAIT_FOR_TOGGLE ; 1     ; Unsigned Binary                                                                                                                                                                                                                          ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|or1200_pulse_gen:or1200_start_pulse_gen ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IDLE            ; 0     ; Unsigned Binary                                                                                                                                                                         ;
; WAIT_FOR_TOGGLE ; 1     ; Unsigned Binary                                                                                                                                                                         ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|or1200_pulse_gen:or1200_ofb_pulse_gen ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IDLE            ; 0     ; Unsigned Binary                                                                                                                                                                       ;
; WAIT_FOR_TOGGLE ; 1     ; Unsigned Binary                                                                                                                                                                       ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SETUP_SEED     ; 0     ; Unsigned Binary                                                                                                                                   ;
; WAIT_ENC       ; 1     ; Unsigned Binary                                                                                                                                   ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_ratio      ; 2     ; Signed Integer                                                                                                                                                                                             ;
; cntr_width     ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|or1200_pulse_gen:done_pulse_gen ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IDLE            ; 0     ; Unsigned Binary                                                                                                                                                                                                                           ;
; WAIT_FOR_TOGGLE ; 1     ; Unsigned Binary                                                                                                                                                                                                                           ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|or1200_pulse_gen:or1200_start_pulse_gen ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IDLE            ; 0     ; Unsigned Binary                                                                                                                                                                          ;
; WAIT_FOR_TOGGLE ; 1     ; Unsigned Binary                                                                                                                                                                          ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm|or1200_pulse_gen:or1200_ofb_pulse_gen ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IDLE            ; 0     ; Unsigned Binary                                                                                                                                                                        ;
; WAIT_FOR_TOGGLE ; 1     ; Unsigned Binary                                                                                                                                                                        ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                       ;
; aw             ; 5     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; aw             ; 5     ; Signed Integer                                                                                         ;
; dw             ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; aw             ; 5     ; Signed Integer                                                                                         ;
; dw             ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                         ;
; aw             ; 5     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|seed_cache_init:seed_cache_init ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; aw             ; 11    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                             ;
; aw             ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                             ;
; aw             ; 32    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                   ;
; dw             ; 14    ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 6     ; Signed Integer                                                                                                                      ;
; dw             ; 24    ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                         ;
; aw             ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                     ;
; aw             ; 14    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 14    ; Signed Integer                                                                                                               ;
; dw             ; 32    ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; dw             ; 19    ; Signed Integer                                                                                     ;
; aw             ; 11    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; aw             ; 11    ; Signed Integer                                                                                                          ;
; dw             ; 19    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_ratio      ; 2     ; Signed Integer                                                                                                                                  ;
; cntr_width     ; 2     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1|or1200_pulse_gen:ld_pulse_gen ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IDLE            ; 0     ; Unsigned Binary                                                                                                                                                              ;
; WAIT_FOR_TOGGLE ; 1     ; Unsigned Binary                                                                                                                                                              ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; clk_ratio      ; 2     ; Signed Integer                                                                                                                                  ;
; cntr_width     ; 2     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2|or1200_pulse_gen:ld_pulse_gen ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IDLE            ; 0     ; Unsigned Binary                                                                                                                                                              ;
; WAIT_FOR_TOGGLE ; 1     ; Unsigned Binary                                                                                                                                                              ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                       ;
; aw             ; 13    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 13    ; Signed Integer                                                                                                                 ;
; dw             ; 32    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; dw             ; 20    ; Signed Integer                                                                                       ;
; aw             ; 12    ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; aw             ; 12    ; Signed Integer                                                                                                            ;
; dw             ; 20    ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                   ;
; aw             ; 32    ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_sb:or1200_sb ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                 ;
; aw             ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: or1200_top:or1200_top0|or1200_du:or1200_du ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                 ;
; aw             ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0 ;
+----------------+--------+-------------------------------------------------+
; Parameter Name ; Value  ; Type                                            ;
+----------------+--------+-------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                          ;
; CLK_FREQ_MHZ   ; 100    ; Signed Integer                                  ;
; POWERUP_DELAY  ; 200    ; Signed Integer                                  ;
; BURST_LENGTH   ; 8      ; Signed Integer                                  ;
; WB_PORTS       ; 5      ; Signed Integer                                  ;
; BUF_WIDTH      ; 3      ; Signed Integer                                  ;
; ROW_WIDTH      ; 13     ; Signed Integer                                  ;
; COL_WIDTH      ; 10     ; Signed Integer                                  ;
; BA_WIDTH       ; 2      ; Signed Integer                                  ;
; tCAC           ; 2      ; Signed Integer                                  ;
; tRAC           ; 4      ; Signed Integer                                  ;
; tRP            ; 2      ; Signed Integer                                  ;
; tRC            ; 8      ; Signed Integer                                  ;
; tMRD           ; 2      ; Signed Integer                                  ;
+----------------+--------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; CLK_FREQ_MHZ   ; 100   ; Signed Integer                                                         ;
; POWERUP_DELAY  ; 200   ; Signed Integer                                                         ;
; BURST_LENGTH   ; 8     ; Signed Integer                                                         ;
; ROW_WIDTH      ; 13    ; Signed Integer                                                         ;
; COL_WIDTH      ; 10    ; Signed Integer                                                         ;
; BA_WIDTH       ; 2     ; Signed Integer                                                         ;
; tCAC           ; 2     ; Signed Integer                                                         ;
; tRAC           ; 4     ; Signed Integer                                                         ;
; tRP            ; 2     ; Signed Integer                                                         ;
; tRC            ; 8     ; Signed Integer                                                         ;
; tMRD           ; 2     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                          ;
; WB_PORTS       ; 5      ; Signed Integer                                                  ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                     ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                   ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                        ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                                                                     ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                                     ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX          ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_jti2        ; Untyped                                                                                                                                     ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                     ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                     ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                   ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                        ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                                                                     ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                                     ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX          ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_jti2        ; Untyped                                                                                                                                     ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                     ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                     ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                   ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                        ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                                                                     ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                                     ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX          ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_jti2        ; Untyped                                                                                                                                     ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                     ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                     ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                   ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                        ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                                                                     ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                                     ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX          ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_jti2        ; Untyped                                                                                                                                     ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                     ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                     ;
; BUF_WIDTH      ; 3      ; Signed Integer                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
; TECHNOLOGY     ; ALTERA ; String                                                                                                   ;
; ADDR_WIDTH     ; 3      ; Signed Integer                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                                                                                                        ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                                                                                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                                                                                                                                     ;
; WIDTH_A                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_A                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_A                         ; 16                     ; Signed Integer                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_B                            ; 32                     ; Signed Integer                                                                                                                              ;
; WIDTHAD_B                          ; 4                      ; Signed Integer                                                                                                                              ;
; NUMWORDS_B                         ; 16                     ; Signed Integer                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 4                      ; Signed Integer                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 4                      ; Signed Integer                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                                                                                                     ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                                                                                                                                     ;
; INIT_FILE                          ; UNUSED                 ; Untyped                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX          ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_jti2        ; Untyped                                                                                                                                     ;
+------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|dual_clock_fifo:wrfifo ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 3     ; Signed Integer                                                                                                     ;
; DATA_WIDTH     ; 72    ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; addr_width     ; 6     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0 ;
+-----------------+-------+------------------------------------------+
; Parameter Name  ; Value ; Type                                     ;
+-----------------+-------+------------------------------------------+
; uart_data_width ; 8     ; Signed Integer                           ;
; uart_addr_width ; 3     ; Signed Integer                           ;
+-----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; s_idle         ; 000   ; Unsigned Binary                                                                       ;
; s_send_start   ; 001   ; Unsigned Binary                                                                       ;
; s_send_byte    ; 010   ; Unsigned Binary                                                                       ;
; s_send_parity  ; 011   ; Unsigned Binary                                                                       ;
; s_send_stop    ; 100   ; Unsigned Binary                                                                       ;
; s_pop_byte     ; 101   ; Unsigned Binary                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; fifo_width     ; 8     ; Signed Integer                                                                                           ;
; fifo_depth     ; 16    ; Signed Integer                                                                                           ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                           ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                         ;
; data_width     ; 8     ; Signed Integer                                                                                                         ;
; depth          ; 16    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                             ;
; width          ; 1     ; Signed Integer                                                                             ;
; init_value     ; 1     ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver ;
+-----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------+
; sr_idle         ; 0000  ; Unsigned Binary                                                                ;
; sr_rec_start    ; 0001  ; Unsigned Binary                                                                ;
; sr_rec_bit      ; 0010  ; Unsigned Binary                                                                ;
; sr_rec_parity   ; 0011  ; Unsigned Binary                                                                ;
; sr_rec_stop     ; 0100  ; Unsigned Binary                                                                ;
; sr_check_parity ; 0101  ; Unsigned Binary                                                                ;
; sr_rec_prepare  ; 0110  ; Unsigned Binary                                                                ;
; sr_end_bit      ; 0111  ; Unsigned Binary                                                                ;
; sr_ca_lc_parity ; 1000  ; Unsigned Binary                                                                ;
; sr_wait1        ; 1001  ; Unsigned Binary                                                                ;
; sr_push         ; 1010  ; Unsigned Binary                                                                ;
+-----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; fifo_width     ; 11    ; Signed Integer                                                                                     ;
; fifo_depth     ; 16    ; Signed Integer                                                                                     ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                     ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                   ;
; data_width     ; 8     ; Signed Integer                                                                                                   ;
; depth          ; 16    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi0 ;
+--------------------+-------+---------------------------------+
; Parameter Name     ; Value ; Type                            ;
+--------------------+-------+---------------------------------+
; slave_select_width ; 1     ; Signed Integer                  ;
+--------------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi0|fifo4:rfifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; dw             ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: simple_spi:spi0|fifo4:wfifo ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; dw             ; 8     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0 ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; SIZE           ; 2     ; Signed Integer                                                                   ;
; IDLE           ; 00    ; Unsigned Binary                                                                  ;
; EXECUTE        ; 01    ; Unsigned Binary                                                                  ;
; BUSY_CHECK     ; 10    ; Unsigned Binary                                                                  ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0 ;
+----------------+---------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                  ;
+----------------+---------+---------------------------------------------------------------------------------------+
; INIT_DELAY     ; 4       ; Signed Integer                                                                        ;
; BITS_TO_SEND   ; 48      ; Signed Integer                                                                        ;
; CMD_SIZE       ; 40      ; Signed Integer                                                                        ;
; RESP_SIZE      ; 128     ; Signed Integer                                                                        ;
; STATE_SIZE     ; 10      ; Signed Integer                                                                        ;
; INIT           ; 0000000 ; Unsigned Binary                                                                       ;
; IDLE           ; 0000001 ; Unsigned Binary                                                                       ;
; SETUP_CRC      ; 0000010 ; Unsigned Binary                                                                       ;
; WRITE          ; 0000100 ; Unsigned Binary                                                                       ;
; READ_WAIT      ; 0001000 ; Unsigned Binary                                                                       ;
; READ           ; 0010000 ; Unsigned Binary                                                                       ;
; FINISH_WR      ; 0100000 ; Unsigned Binary                                                                       ;
; FINISH_WO      ; 1000000 ; Unsigned Binary                                                                       ;
+----------------+---------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_data_master:sd_data_master0 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; SIZE           ; 3     ; Signed Integer                                                                     ;
; IDLE           ; 000   ; Unsigned Binary                                                                    ;
; START_TX_FIFO  ; 001   ; Unsigned Binary                                                                    ;
; START_RX_FIFO  ; 010   ; Unsigned Binary                                                                    ;
; DATA_TRANSFER  ; 100   ; Unsigned Binary                                                                    ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0 ;
+----------------+--------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------+
; SIZE           ; 6      ; Signed Integer                                                                              ;
; IDLE           ; 000001 ; Unsigned Binary                                                                             ;
; WRITE_DAT      ; 000010 ; Unsigned Binary                                                                             ;
; WRITE_CRC      ; 000100 ; Unsigned Binary                                                                             ;
; WRITE_BUSY     ; 001000 ; Unsigned Binary                                                                             ;
; READ_WAIT      ; 010000 ; Unsigned Binary                                                                             ;
; READ_DAT       ; 100000 ; Unsigned Binary                                                                             ;
+----------------+--------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                                                ;
; aw             ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 4     ; Signed Integer                                                                                                                                 ;
; dw             ; 32    ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; dw             ; 32    ; Signed Integer                                                                                                                ;
; aw             ; 4     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; aw             ; 4     ; Signed Integer                                                                                                                                 ;
; dw             ; 32    ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_data_xfer_trig:sd_data_xfer_trig0 ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; SIZE             ; 2     ; Signed Integer                                                                         ;
; IDLE             ; 00    ; Unsigned Binary                                                                        ;
; WAIT_FOR_CMD_INT ; 01    ; Unsigned Binary                                                                        ;
; TRIGGER_XFER     ; 10    ; Unsigned Binary                                                                        ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0 ;
+----------------------+------------------+-----------------------------------------------------------------------+
; Parameter Name       ; Value            ; Type                                                                  ;
+----------------------+------------------+-----------------------------------------------------------------------+
; voltage_controll_reg ; 3300             ; Signed Integer                                                        ;
; capabilies_reg       ; 0000000000000000 ; Unsigned Binary                                                       ;
+----------------------+------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:argument_r ;
+----------------+----------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------------+
; DATA_W         ; 32                               ; Signed Integer                                                                     ;
; INIT_VAL       ; 00000000000000000000000000000000 ; Unsigned Binary                                                                    ;
+----------------+----------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:command_r ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------+
; DATA_W         ; 14             ; Signed Integer                                                                                      ;
; INIT_VAL       ; 00000000000000 ; Unsigned Binary                                                                                     ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:reset_r ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; DATA_W         ; 1     ; Signed Integer                                                                                             ;
; INIT_VAL       ; 0     ; Unsigned Binary                                                                                            ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_timeout_r ;
+----------------+--------------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                          ;
+----------------+--------------------------+-----------------------------------------------------------------------------------------------+
; DATA_W         ; 24                       ; Signed Integer                                                                                ;
; INIT_VAL       ; 000000000000000000000000 ; Unsigned Binary                                                                               ;
+----------------+--------------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_timeout_r ;
+----------------+--------------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                    ; Type                                                                                           ;
+----------------+--------------------------+------------------------------------------------------------------------------------------------+
; DATA_W         ; 24                       ; Signed Integer                                                                                 ;
; INIT_VAL       ; 000000000000000000000000 ; Unsigned Binary                                                                                ;
+----------------+--------------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_size_r ;
+----------------+--------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                                                     ;
+----------------+--------------+----------------------------------------------------------------------------------------------------------+
; DATA_W         ; 12           ; Signed Integer                                                                                           ;
; INIT_VAL       ; 000111111111 ; Unsigned Binary                                                                                          ;
+----------------+--------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:controll_r ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_W         ; 1     ; Signed Integer                                                                                                ;
; INIT_VAL       ; 0     ; Unsigned Binary                                                                                               ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_int_r ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; DATA_W         ; 5     ; Signed Integer                                                                                               ;
; INIT_VAL       ; 00000 ; Unsigned Binary                                                                                              ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:clock_d_r ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                      ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------+
; DATA_W         ; 8        ; Signed Integer                                                                                            ;
; INIT_VAL       ; 00000000 ; Unsigned Binary                                                                                           ;
+----------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:data_int_r ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; DATA_W         ; 5     ; Signed Integer                                                                                                ;
; INIT_VAL       ; 00000 ; Unsigned Binary                                                                                               ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_count_r ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                                                  ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------+
; DATA_W         ; 16               ; Signed Integer                                                                                        ;
; INIT_VAL       ; 0000000000000000 ; Unsigned Binary                                                                                       ;
+----------------+------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:dma_addr_r ;
+----------------+----------------------------------+------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                               ;
+----------------+----------------------------------+------------------------------------------------------------------------------------+
; DATA_W         ; 32                               ; Signed Integer                                                                     ;
; INIT_VAL       ; 00000000000000000000000000000000 ; Unsigned Binary                                                                    ;
+----------------+----------------------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:argument_reg_cross ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:command_reg_cross ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:response_0_reg_cross ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:response_1_reg_cross ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:response_2_reg_cross ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:response_3_reg_cross ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:software_reset_reg_cross ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:cmd_timeout_reg_cross ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:data_timeout_reg_cross ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; width          ; 24    ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:block_size_reg_cross ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; width          ; 12    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:controll_setting_reg_cross ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:cmd_int_status_reg_cross ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:clock_divider_reg_cross ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 8     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:block_count_reg_cross ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:dma_addr_reg_cross ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdc_controller:sdc_controller_0|bistable_domain_cross:data_int_status_reg_cross ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; width          ; 5     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_50e1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 19                   ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 19                   ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_d9e1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 14                   ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 14                   ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_30e1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                         ;
; WIDTH_A                            ; 19                   ; Untyped                                                                                                         ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                                                                         ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_B                            ; 19                   ; Untyped                                                                                                         ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                                                                         ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_p9e1      ; Untyped                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_pce1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                          ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                       ;
; WIDTH_A                            ; 17                   ; Untyped                                                                                                       ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                       ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_B                            ; 17                   ; Untyped                                                                                                       ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                       ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_99e1      ; Untyped                                                                                                       ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 14                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 14                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_30e1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 22                   ; Untyped                                                                                                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 22                   ; Untyped                                                                                                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_10e1      ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_v9e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_p6e1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_v9e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_p6e1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_v9e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_p6e1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 14                   ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 16384                ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 14                   ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 16384                ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_v9e1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_A                          ; 13                   ; Untyped                                                                                                               ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                               ;
; WIDTHAD_B                          ; 13                   ; Untyped                                                                                                               ;
; NUMWORDS_B                         ; 8192                 ; Untyped                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_p6e1      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_nvd1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_nvd1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_odc1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                              ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                              ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                              ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                              ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_g3d1      ; Untyped                                                                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                              ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                                              ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                              ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                                              ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                              ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_g3d1      ; Untyped                                                                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_odc1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0 ;
+------------------------+---------------+---------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                        ;
+------------------------+---------------+---------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32            ; Untyped                                                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                     ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                     ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                     ;
; MAXIMIZE_SPEED         ; 5             ; Untyped                                                                                     ;
; REGISTERED_AT_END      ; 0             ; Untyped                                                                                     ;
; OPTIMIZE_FOR_SPEED     ; 5             ; Untyped                                                                                     ;
; USE_CS_BUFFERS         ; 1             ; Untyped                                                                                     ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                          ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                     ;
; USE_WYS                ; OFF           ; Untyped                                                                                     ;
; STYLE                  ; FAST          ; Untyped                                                                                     ;
; CBXI_PARAMETER         ; add_sub_j3j   ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                              ;
+------------------------+---------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                                                  ;
+------------------------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                                                        ;
; LPM_WIDTHA                                     ; 32            ; Untyped                                                                                                               ;
; LPM_WIDTHB                                     ; 32            ; Untyped                                                                                                               ;
; LPM_WIDTHP                                     ; 64            ; Untyped                                                                                                               ;
; LPM_WIDTHR                                     ; 64            ; Untyped                                                                                                               ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                                                                                               ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                                                                               ;
; LATENCY                                        ; 0             ; Untyped                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                                               ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_u9t      ; Untyped                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                                               ;
+------------------------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sdc_controller:sdc_controller_0|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+--------------------------------+
; Parameter Name                                 ; Value         ; Type                           ;
+------------------------------------------------+---------------+--------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                 ;
; LPM_WIDTHA                                     ; 13            ; Untyped                        ;
; LPM_WIDTHB                                     ; 17            ; Untyped                        ;
; LPM_WIDTHP                                     ; 30            ; Untyped                        ;
; LPM_WIDTHR                                     ; 30            ; Untyped                        ;
; LPM_WIDTHS                                     ; 1             ; Untyped                        ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped                        ;
; LPM_PIPELINE                                   ; 0             ; Untyped                        ;
; LATENCY                                        ; 0             ; Untyped                        ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                        ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                        ;
; USE_EAB                                        ; OFF           ; Untyped                        ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                        ;
; DEVICE_FAMILY                                  ; Cyclone IV GX ; Untyped                        ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                        ;
; CBXI_PARAMETER                                 ; mult_sgt      ; Untyped                        ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                        ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                        ;
+------------------------------------------------+---------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                    ;
+-------------------------------+-------------------------------------------------+
; Name                          ; Value                                           ;
+-------------------------------+-------------------------------------------------+
; Number of entity instances    ; 1                                               ;
; Entity Instance               ; clkgen:clkgen0|pll:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                          ;
;     -- PLL_TYPE               ; AUTO                                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                               ;
;     -- VCO_MULTIPLY_BY        ; 0                                               ;
;     -- VCO_DIVIDE_BY          ; 0                                               ;
+-------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                         ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                        ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 27                                                                                                                                                           ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 24                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 24                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 19                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 19                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 14                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 14                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 19                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 19                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 17                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 17                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|altsyncram:mem_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 14                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 14                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 22                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 22                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem2_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem1_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem0_rtl_0                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|altsyncram:mem_rtl_0                                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|altsyncram:mem_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
; Entity Instance                           ; uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                 ;
;     -- WIDTH_B                            ; 8                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                 ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                                                     ;
; Entity Instance                       ; or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 64                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                    ;
; Entity Instance                       ; sdc_controller:sdc_controller_0|lpm_mult:Mult0                                                                                        ;
;     -- LPM_WIDTHA                     ; 13                                                                                                                                    ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                    ;
;     -- LPM_WIDTHP                     ; 30                                                                                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                    ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|edge_detect:cmd_int_rst_edge" ;
+------+--------+----------+---------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                       ;
+------+--------+----------+---------------------------------------------------------------+
; fall ; Output ; Info     ; Explicitly unconnected                                        ;
+------+--------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|edge_detect:data_int_rst_edge" ;
+------+--------+----------+----------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                        ;
+------+--------+----------+----------------------------------------------------------------+
; fall ; Output ; Info     ; Explicitly unconnected                                         ;
+------+--------+----------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|edge_detect:cmd_start_edge" ;
+------+--------+----------+-------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                     ;
+------+--------+----------+-------------------------------------------------------------+
; fall ; Output ; Info     ; Explicitly unconnected                                      ;
+------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------+
; clr      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; wr_level ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; rd_level ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; rce  ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
; oe   ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
; wce  ; Input ; Info     ; Stuck at VCC                                                                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------+
; clr      ; Input  ; Info     ; Stuck at GND                                                                                           ;
; wr_level ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; rd_level ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0" ;
+------------+--------+----------+-----------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                   ;
+------------+--------+----------+-----------------------------------------------------------+
; wb_empty_o ; Output ; Info     ; Explicitly unconnected                                    ;
+------------+--------+----------+-----------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "sdc_controller:sdc_controller_0" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; wb_sel_i ; Input ; Info     ; Stuck at VCC                  ;
+----------+-------+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rstate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops" ;
+-----------------+-------+----------+---------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                       ;
+-----------------+-------+----------+---------------------------------------------------------------+
; stage1_rst_i    ; Input ; Info     ; Stuck at GND                                                  ;
; stage1_clk_en_i ; Input ; Info     ; Stuck at VCC                                                  ;
+-----------------+-------+----------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "uart16550:uart16550_0|uart_wb:wb_interface" ;
+------------+-------+----------+----------------------------------------+
; Port       ; Type  ; Severity ; Details                                ;
+------------+-------+----------+----------------------------------------+
; wb_dat32_o ; Input ; Info     ; Stuck at GND                           ;
; wb_sel_i   ; Input ; Info     ; Stuck at GND                           ;
+------------+-------+----------+----------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "uart16550:uart16550_0"      ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; rts_pad_o ; Output ; Info     ; Explicitly unconnected ;
; dtr_pad_o ; Output ; Info     ; Explicitly unconnected ;
; cts_pad_i ; Input  ; Info     ; Stuck at GND           ;
; dsr_pad_i ; Input  ; Info     ; Stuck at GND           ;
; ri_pad_i  ; Input  ; Info     ; Stuck at GND           ;
; dcd_pad_i ; Input  ; Info     ; Stuck at GND           ;
+-----------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wr_data_i[71..66] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_data_o[71..66] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"                                                                                             ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; addr_a ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; do_b   ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wb_sdram_ctrl:wb_sdram_ctrl0"                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; wb_adr_i[31..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_stb_i[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_cyc_i[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_cti_i[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_bte_i[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_we_i[0]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_sel_i[3..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_dat_i[95..64] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_dat_i[31..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; wb_dat_o[95..64] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_dat_o[31..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_ack_o[2]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_ack_o[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adv_dbg_if:dbg_if0"                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cpu0_rst_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; wb_cab_o   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag" ;
+------------+--------+----------+-----------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------+
; datain[0]  ; Input  ; Info     ; Stuck at GND                                                                ;
; secure_bit ; Output ; Info     ; Explicitly unconnected                                                      ;
+------------+--------+----------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|or1200_cypherdb_start:cl_enc_indicator" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                         ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                                                                                                    ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher2" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                          ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; done             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                              ;
; text_in[127..65] ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; text_in[0]       ; Input  ; Info     ; Stuck at VCC                                                                                                     ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                           ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; text_in[127..65] ; Input ; Info     ; Stuck at GND                                                                                                      ;
; text_in[0]       ; Input ; Info     ; Stuck at GND                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top" ;
+-------------------+-------+----------+-----------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                     ;
+-------------------+-------+----------+-----------------------------------------------------------------------------+
; enc_key[97..96]   ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[74..73]   ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[66..64]   ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[33..32]   ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[27..26]   ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[19..18]   ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[11..9]    ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[3..0]     ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[127..126] ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[124..118] ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[116..113] ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[111..110] ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[108..106] ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[104..102] ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[100..98]  ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[95..94]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[92..91]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[89..86]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[84..83]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[79..78]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[76..75]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[72..70]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[68..67]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[63..62]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[58..54]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[50..49]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[47..46]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[40..38]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[31..30]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[25..22]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[15..14]   ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[8..6]     ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[125]      ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[117]      ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[112]      ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[109]      ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[105]      ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[101]      ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[93]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[90]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[85]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[82]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[81]       ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[80]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[77]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[69]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[61]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[60]       ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[59]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[53]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[52]       ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[51]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[48]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[45]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[44]       ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[43]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[42]       ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[41]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[37]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[36]       ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[35]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[34]       ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[29]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[28]       ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[21]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[20]       ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[17]       ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[16]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[13]       ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[12]       ; Input ; Info     ; Stuck at GND                                                                ;
; enc_key[5]        ; Input ; Info     ; Stuck at VCC                                                                ;
; enc_key[4]        ; Input ; Info     ; Stuck at GND                                                                ;
+-------------------+-------+----------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"                ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; load_miss_ack_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; seed_vector_during_init ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|seed_cache_init:seed_cache_init"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except"               ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; ex_dslot ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu"                                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sstore_o       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; xor_stall_load ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf"                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rf_we_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_reg_ce:or1200_enc_pad_store" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_reg_ce:or1200_enc_pad_load" ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_store" ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                               ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; to_shift[7] ; Input ; Info     ; Stuck at GND                                                                                                          ;
+-------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load" ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                              ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+
; to_shift[7] ; Input ; Info     ; Stuck at GND                                                                                                         ;
+-------------+-------+----------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_store_fsm" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; enc_pad ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; enc_pad ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top"            ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; xor_stall_load  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xor_stall_store ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_start_pulse_gen:delayed_start_pulse" ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; start_stall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; id_mac_op  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sload_flag ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ld_sw_flag ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cypherdb_start:or1200_cypherdb_secure_exec" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+
; ce   ; Input ; Info     ; Stuck at VCC                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu"                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; id_void          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; id_insn          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ex_void          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_insn          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_freeze        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ex_pc            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wb_pc            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ex_flushpipe     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; du_except_trig   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; du_hwbkpt_ls_r   ; Input  ; Info     ; Stuck at GND                                                                        ;
; du_lsu_store_dat ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; du_lsu_load_dat  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; abort_mvspr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; abort_ex         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[31..11]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[8..7]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[5]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; spr_cs[0]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_wb_biu:dwb_biu" ;
+-------+-------+----------+-----------------------------------------------+
; Port  ; Type  ; Severity ; Details                                       ;
+-------+-------+----------+-----------------------------------------------+
; bl[2] ; Input ; Info     ; Stuck at GND                                  ;
; bl[0] ; Input ; Info     ; Stuck at GND                                  ;
+-------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"                                                                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; bl       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; bl[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; bl[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "or1200_top:or1200_top0"                                                                                                                                                                           ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbg_ewt_i          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; dbg_lss_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; dbg_is_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; dbg_wp_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; pm_clksd_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_dc_gate_o       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_ic_gate_o       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_dmmu_gate_o     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_immu_gate_o     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_tt_gate_o       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_cpu_gate_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_wakeup_o        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; pm_lvolt_o         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; clmode_i           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; pic_ints_i         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pic_ints_i[19..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; pic_ints_i[13..7]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; pic_ints_i[5..3]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; pic_ints_i[1]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sig_tick           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; pm_cpustall_i      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; seed_ram_access    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "altera_virtual_jtag:jtag_tap0"    ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; run_test_idle_o ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arbiter_bytebus:arbiter_bytebus0"                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbs0_adr_i[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs0_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs2_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs2_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs2_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs2_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs3_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs3_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs3_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs3_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs4_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs4_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs4_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs4_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs5_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs5_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs5_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs5_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs5_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs6_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs6_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs6_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs6_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs6_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs7_adr_i[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs7_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs7_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs7_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs7_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs8_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs8_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs8_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs8_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs8_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs9_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs9_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs9_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs9_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs9_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs10_adr_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_dat_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_we_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_cyc_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_cti_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_bte_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs10_dat_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs11_adr_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_dat_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_we_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_cyc_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_stb_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_cti_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_bte_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs11_dat_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs11_ack_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs11_err_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs11_rty_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs12_adr_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs12_dat_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs12_we_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs12_cyc_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs12_stb_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs12_cti_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs12_bte_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs12_dat_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs12_ack_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs12_err_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs12_rty_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs13_adr_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs13_dat_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs13_we_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs13_cyc_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs13_stb_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs13_cti_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs13_bte_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs13_dat_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs13_ack_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs13_err_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs13_rty_o       ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arbiter_dbus:arbiter_dbus0"                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbm1_rty_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs0_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_sel_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs1_dat_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_ack_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs2_adr_i[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_sel_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs2_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs2_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs3_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_sel_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs3_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_adr_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_sel_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_cyc_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_stb_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_cti_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs4_bte_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arbiter_ibus:arbiter_ibus0"                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; wbs0_adr_i[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_adr_i[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_dat_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_sel_i        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_we_i         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wbs0_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs0_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_err_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
; wbs1_rty_o        ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkgen:clkgen0|pll:pll0"                                        ;
+------+---------+------------------+--------------------------------------------------------+
; Port ; Type    ; Severity         ; Details                                                ;
+------+---------+------------------+--------------------------------------------------------+
; c4   ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------+---------+------------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clkgen:clkgen0"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; signaltap_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Virtual JTAG Settings                                                                                                                                                                       ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------+
; Instance Index ; Auto Index ; Index Reassigned ; IR Width ; Address ; USER1 DR length ; VIR capture instruction ; Hierarchy Location                                                        ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------+
; 0              ; YES        ; N/A              ; 4        ; 0x10    ; 5               ; 0x0B                    ; altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component ;
+----------------+------------+------------------+----------+---------+-----------------+-------------------------+---------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 84                          ;
; cycloneiii_ff         ; 10528                       ;
;     CLR               ; 1554                        ;
;     CLR SCLR          ; 19                          ;
;     CLR SCLR SLD      ; 10                          ;
;     CLR SLD           ; 51                          ;
;     ENA               ; 2807                        ;
;     ENA CLR           ; 2744                        ;
;     ENA CLR SCLR      ; 71                          ;
;     ENA CLR SCLR SLD  ; 85                          ;
;     ENA CLR SLD       ; 307                         ;
;     ENA SCLR          ; 169                         ;
;     ENA SCLR SLD      ; 20                          ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 435                         ;
;     SCLR SLD          ; 37                          ;
;     SLD               ; 381                         ;
;     plain             ; 1806                        ;
; cycloneiii_io_obuf    ; 21                          ;
; cycloneiii_lcell_comb ; 32567                       ;
;     arith             ; 1821                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 1222                        ;
;         3 data inputs ; 596                         ;
;     normal            ; 30746                       ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 101                         ;
;         2 data inputs ; 1984                        ;
;         3 data inputs ; 3196                        ;
;         4 data inputs ; 25455                       ;
; cycloneiii_mac_mult   ; 5                           ;
; cycloneiii_mac_out    ; 5                           ;
; cycloneiii_ram_block  ; 529                         ;
; cycloneiv_pll         ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 26.00                       ;
; Average LUT depth     ; 7.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:54     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sat Feb 27 18:14:43 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off orpsoc_top -c orpsoc_top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v
    Info (12023): Found entity 1: aes_cipher_wrapper_lowaesfreq
Warning (10274): Verilog HDL macro warning at ramwb_input_delay.v(17): overriding existing definition for macro "IDLE", which was defined in "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v", line 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/ramwb_input_delay.v
    Info (12023): Found entity 1: ramwb_input_delay
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cypherdb_start_pulse_gen.v
    Info (12023): Found entity 1: cypherdb_start_pulse_gen
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_vector_init.v
    Info (12023): Found entity 1: seed_vector_init
Warning (10274): Verilog HDL macro warning at seed_ram_init_core.v(13): overriding existing definition for macro "IDLE", which was defined in "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v", line 17
Warning (10274): Verilog HDL macro warning at seed_ram_init_core.v(14): overriding existing definition for macro "COUNT", which was defined in "../rtl/verilog/or1200/seed_vector_init.v", line 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_ram_init_core.v
    Info (12023): Found entity 1: seed_ram_init_core
Warning (10274): Verilog HDL macro warning at seed_cache_init.v(10): overriding existing definition for macro "IDLE", which was defined in "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v", line 17
Warning (10274): Verilog HDL macro warning at seed_cache_init.v(11): overriding existing definition for macro "COUNT", which was defined in "../rtl/verilog/or1200/seed_vector_init.v", line 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/seed_cache_init.v
    Info (12023): Found entity 1: seed_cache_init
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_total_cycle.v
    Info (12023): Found entity 1: perf_total_cycle
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_ex_insn_count.v
    Info (12023): Found entity 1: perf_ex_insn_count
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_enc_stall.v
    Info (12023): Found entity 1: perf_enc_stall
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/perf_counter_top.v
    Info (12023): Found entity 1: perf_counter_top
Warning (10274): Verilog HDL macro warning at aes_cipher_insn_wrapper.v(17): overriding existing definition for macro "IDLE", which was defined in "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v", line 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_insn_wrapper.v
    Info (12023): Found entity 1: aes_cipher_insn_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_aes_cipher_wrapper.v
    Info (12023): Found entity 1: cl_aes_cipher_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/smc_check_top.v
    Info (12023): Found entity 1: smc_check_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_oe.v
    Info (12023): Found entity 1: or1200_spram_oe
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/cl_cntr_cache_top.v
    Info (12023): Found entity 1: cl_cntr_cache_top
Warning (10274): Verilog HDL macro warning at or1200_cypherdb_start.v(21): overriding existing definition for macro "IDLE", which was defined in "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v", line 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cypherdb_start.v
    Info (12023): Found entity 1: or1200_cypherdb_start
Info (12021): Found 0 design units, including 0 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_xcv_ram32x8d.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wbmux.v
    Info (12023): Found entity 1: or1200_wbmux
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_wb_biu.v
    Info (12023): Found entity 1: or1200_wb_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_tt.v
    Info (12023): Found entity 1: or1200_tt
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_tpram_32x32.v
    Info (12023): Found entity 1: or1200_tpram_32x32
Warning (10275): Verilog HDL Module Instantiation warning at or1200_top.v(823): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_top.v
    Info (12023): Found entity 1: or1200_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sprs.v
    Info (12023): Found entity 1: or1200_sprs
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x32_bw.v
    Info (12023): Found entity 1: or1200_spram_2048x32_bw
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x32.v
    Info (12023): Found entity 1: or1200_spram_2048x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_2048x8.v
    Info (12023): Found entity 1: or1200_spram_2048x8
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x32_bw.v
    Info (12023): Found entity 1: or1200_spram_1024x32_bw
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x32.v
    Info (12023): Found entity 1: or1200_spram_1024x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_1024x8.v
    Info (12023): Found entity 1: or1200_spram_1024x8
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_512x20.v
    Info (12023): Found entity 1: or1200_spram_512x20
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_256x21.v
    Info (12023): Found entity 1: or1200_spram_256x21
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_128x32.v
    Info (12023): Found entity 1: or1200_spram_128x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x24.v
    Info (12023): Found entity 1: or1200_spram_64x24
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x22.v
    Info (12023): Found entity 1: or1200_spram_64x22
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_64x14.v
    Info (12023): Found entity 1: or1200_spram_64x14
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_32x24.v
    Info (12023): Found entity 1: or1200_spram_32x24
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram_32_bw.v
    Info (12023): Found entity 1: or1200_spram_32_bw
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_spram.v
    Info (12023): Found entity 1: or1200_spram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_secure_insn_dpram.v
    Info (12023): Found entity 1: or1200_secure_insn_dpram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sb_fifo.v
    Info (12023): Found entity 1: or1200_sb_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_sb.v
    Info (12023): Found entity 1: or1200_sb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_rfram_generic.v
    Info (12023): Found entity 1: or1200_rfram_generic
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_rf.v
    Info (12023): Found entity 1: or1200_rf
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_reg_ce.v
    Info (12023): Found entity 1: or1200_reg_ce
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_reg2mem.v
    Info (12023): Found entity 1: or1200_reg2mem
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_qmem_top.v
    Info (12023): Found entity 1: or1200_qmem_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pulse_gen.v
    Info (12023): Found entity 1: or1200_pulse_gen
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pm.v
    Info (12023): Found entity 1: or1200_pm
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_pic.v
    Info (12023): Found entity 1: or1200_pic
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_operandmuxes.v
    Info (12023): Found entity 1: or1200_operandmuxes
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mult_mac.v
    Info (12023): Found entity 1: or1200_mult_mac
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_mem2reg.v
    Info (12023): Found entity 1: or1200_mem2reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu_encEngine.v
    Info (12023): Found entity 1: or1200_lsu_encEngine
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_lsu.v
    Info (12023): Found entity 1: or1200_lsu
Warning (10238): Verilog Module Declaration warning at or1200_ld_insn_fifo.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "or1200_ld_insn_fifo"
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ld_insn_fifo.v
    Info (12023): Found entity 1: or1200_ld_insn_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_iwb_biu.v
    Info (12023): Found entity 1: or1200_iwb_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_insn_count.v
    Info (12023): Found entity 1: or1200_insn_count
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_top.v
    Info (12023): Found entity 1: or1200_immu_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_immu_tlb.v
    Info (12023): Found entity 1: or1200_immu_tlb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_if.v
    Info (12023): Found entity 1: or1200_if
Warning (10275): Verilog HDL Module Instantiation warning at or1200_ic_top.v(285): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_top.v
    Info (12023): Found entity 1: or1200_ic_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_tag.v
    Info (12023): Found entity 1: or1200_ic_tag
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_ram.v
    Info (12023): Found entity 1: or1200_ic_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ic_fsm.v
    Info (12023): Found entity 1: or1200_ic_fsm
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_gmultp2_32x32.v
    Info (12023): Found entity 1: or1200_gmultp2_32x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_genpc.v
    Info (12023): Found entity 1: or1200_genpc
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_freeze.v
    Info (12023): Found entity 1: or1200_freeze
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_mul.v
    Info (12023): Found entity 1: or1200_fpu_pre_norm_mul
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_div.v
    Info (12023): Found entity 1: or1200_fpu_pre_norm_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_pre_norm_addsub.v
    Info (12023): Found entity 1: or1200_fpu_pre_norm_addsub
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_mul.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_mul
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_intfloat_conv.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_intfloat_conv
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_div.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_post_norm_addsub.v
    Info (12023): Found entity 1: or1200_fpu_post_norm_addsub
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_mul.v
    Info (12023): Found entity 1: or1200_fpu_mul
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_intfloat_conv_except.v
    Info (12023): Found entity 1: or1200_fpu_intfloat_conv_except
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_intfloat_conv.v
    Info (12023): Found entity 1: or1200_fpu_intfloat_conv
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_fcmp.v
    Info (12023): Found entity 1: or1200_fpu_fcmp
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_div.v
    Info (12023): Found entity 1: or1200_fpu_div
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_arith.v
    Info (12023): Found entity 1: or1200_fpu_arith
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu_addsub.v
    Info (12023): Found entity 1: or1200_fpu_addsub
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_fpu.v
    Info (12023): Found entity 1: or1200_fpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_first_enc_pad_detector.v
    Info (12023): Found entity 1: or1200_first_enc_pad_detector
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_except.v
    Info (12023): Found entity 1: or1200_except
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_encryption_fsm.v
    Info (12023): Found entity 1: or1200_encryption_fsm
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_pad_shift.v
    Info (12023): Found entity 1: or1200_enc_pad_shift
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_enc_fsm_top.v
    Info (12023): Found entity 1: or1200_enc_fsm_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_du.v
    Info (12023): Found entity 1: or1200_du
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram_256x32.v
    Info (12023): Found entity 1: or1200_dpram_256x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram_32x32.v
    Info (12023): Found entity 1: or1200_dpram_32x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dpram.v
    Info (12023): Found entity 1: or1200_dpram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_top.v
    Info (12023): Found entity 1: or1200_dmmu_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dmmu_tlb.v
    Info (12023): Found entity 1: or1200_dmmu_tlb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_top.v
    Info (12023): Found entity 1: or1200_dc_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_tag.v
    Info (12023): Found entity 1: or1200_dc_tag
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_ram.v
    Info (12023): Found entity 1: or1200_dc_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_dc_fsm.v
    Info (12023): Found entity 1: or1200_dc_fsm
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ctrl.v
    Info (12023): Found entity 1: or1200_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cpu.v
    Info (12023): Found entity 1: or1200_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_counter.v
    Info (12023): Found entity 1: or1200_counter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cl_enc_top.v
    Info (12023): Found entity 1: or1200_cl_enc_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_cfgr.v
    Info (12023): Found entity 1: or1200_cfgr
Info (12021): Found 0 design units, including 0 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_amultp2_32x32.v
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_alu.v
    Info (12023): Found entity 1: or1200_alu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/or1200_ack_fsm.v
    Info (12023): Found entity 1: or1200_ack_fsm
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_sbox.v
    Info (12023): Found entity 1: aes_sbox
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_rcon.v
    Info (12023): Found entity 1: aes_rcon
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_key_expand_128.v
    Info (12023): Found entity 1: aes_key_expand_128
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_enc_128.v
    Info (12023): Found entity 1: aes_enc_128
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/or1200/aes_cipher_top.v
    Info (12023): Found entity 1: aes_cipher_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sdc_controller.v
    Info (12023): Found entity 1: sdc_controller
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_wb_sel_ctrl.v
    Info (12023): Found entity 1: sd_wb_sel_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_fifo_filler.v
    Info (12023): Found entity 1: sd_fifo_filler
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_xfer_trig.v
    Info (12023): Found entity 1: sd_data_xfer_trig
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_serial_host.v
    Info (12023): Found entity 1: sd_data_serial_host
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_data_master.v
    Info (12023): Found entity 1: sd_data_master
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_crc_16.v
    Info (12023): Found entity 1: sd_crc_16
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_crc_7.v
    Info (12023): Found entity 1: sd_crc_7
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_controller_wb.v
    Info (12023): Found entity 1: sd_controller_wb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_serial_host.v
    Info (12023): Found entity 1: sd_cmd_serial_host
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_cmd_master.v
    Info (12023): Found entity 1: sd_cmd_master
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/sd_clock_divider.v
    Info (12023): Found entity 1: sd_clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/monostable_domain_cross.v
    Info (12023): Found entity 1: monostable_domain_cross
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_fifo_dc_gray.v
    Info (12023): Found entity 1: generic_fifo_dc_gray
Warning (10463): Verilog HDL Declaration warning at generic_dpram.v(123): "do" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/generic_dpram.v
    Info (12023): Found entity 1: generic_dpram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/edge_detect.v
    Info (12023): Found entity 1: edge_detect
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/byte_en_reg.v
    Info (12023): Found entity 1: byte_en_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/sdc_controller/bistable_domain_cross.v
    Info (12023): Found entity 1: bistable_domain_cross
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_sdram_ctrl.v
    Info (12023): Found entity 1: wb_sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/wb_port.v
    Info (12023): Found entity 1: wb_port
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dual_clock_fifo.v
    Info (12023): Found entity 1: dual_clock_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_generic.v
    Info (12023): Found entity 1: dpram_generic
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/dpram_altera.v
    Info (12023): Found entity 1: dpram_altera
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/bufram.v
    Info (12023): Found entity 1: bufram
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_sdram_ctrl/arbiter.v
    Info (12023): Found entity 1: arbiter
Info (12021): Found 5 design units, including 5 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_switch_b3/wb_switch_b3.v
    Info (12023): Found entity 1: wb_switch_b3
    Info (12023): Found entity 2: wb_b3_switch_slave_sel
    Info (12023): Found entity 3: wb_b3_switch_master_detect_slave_sel
    Info (12023): Found entity 4: wb_b3_switch_slave_out_mux
    Info (12023): Found entity 5: wb_b3_switch_master_out_mux
Warning (10335): Unrecognized synthesis attribute "attribute" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "of" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "mem" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "is" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "block" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(39)
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../rtl/verilog/wb_ram_b3/wb_ram_b3.v(40)
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/wb_ram_b3/wb_ram_b3.v
    Info (12023): Found entity 1: wb_ram_b3
Info (12021): Found 14 design units, including 14 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/versatile_mem_ctrl/versatile_mem_ctrl.v
    Info (12023): Found entity 1: fsm_wb
    Info (12023): Found entity 2: versatile_fifo_async_cmp
    Info (12023): Found entity 3: async_fifo_mq
    Info (12023): Found entity 4: delay
    Info (12023): Found entity 5: encode
    Info (12023): Found entity 6: decode
    Info (12023): Found entity 7: gray_counter
    Info (12023): Found entity 8: egress_fifo
    Info (12023): Found entity 9: vfifo_dual_port_ram_dc_sw
    Info (12023): Found entity 10: dff_sr
    Info (12023): Found entity 11: ref_counter
    Info (12023): Found entity 12: fsm_sdr_16
    Info (12023): Found entity 13: versatile_mem_ctrl_wb
    Info (12023): Found entity 14: versatile_mem_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/writeUSBWireData.v
    Info (12023): Found entity 1: writeUSBWireData
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/wishBoneBI.v
    Info (12023): Found entity 1: wishBoneBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBTxWireArbiter.v
    Info (12023): Found entity 1: USBTxWireArbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBSlaveControlBI.v
    Info (12023): Found entity 1: USBSlaveControlBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbSlaveControl.v
    Info (12023): Found entity 1: usbSlaveControl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbslave.v
    Info (12023): Found entity 1: usbslave
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbSerialInterfaceEngine.v
    Info (12023): Found entity 1: usbSerialInterfaceEngine
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbhostslave.v
    Info (12023): Found entity 1: usbhostslave
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/USBHostControlBI.v
    Info (12023): Found entity 1: USBHostControlBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbHostControl.v
    Info (12023): Found entity 1: usbHostControl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/usbhost.v
    Info (12023): Found entity 1: usbhost
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/updateCRC16.v
    Info (12023): Found entity 1: updateCRC16
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/updateCRC5.v
    Info (12023): Found entity 1: updateCRC5
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/TxfifoBI.v
    Info (12023): Found entity 1: TxfifoBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/TxFifo.v
    Info (12023): Found entity 1: TxFifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/speedCtrlMux.v
    Info (12023): Found entity 1: speedCtrlMux
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SOFTransmit.v
    Info (12023): Found entity 1: SOFTransmit
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SOFController.v
    Info (12023): Found entity 1: SOFController
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveSendPacket.v
    Info (12023): Found entity 1: slaveSendPacket
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveRxStatusMonitor.v
    Info (12023): Found entity 1: slaveRxStatusMonitor
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveGetPacket.v
    Info (12023): Found entity 1: slaveGetPacket
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slaveDirectControl.v
    Info (12023): Found entity 1: slaveDirectControl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/slavecontroller.v
    Info (12023): Found entity 1: slavecontroller
Warning (10274): Verilog HDL macro warning at SIETransmitter.v(131): overriding existing definition for macro "IDLE", which was defined in "../rtl/verilog/or1200/aes_cipher_wrapper_lowaesfreq.v", line 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SIETransmitter.v
    Info (12023): Found entity 1: SIETransmitter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SIEReceiver.v
    Info (12023): Found entity 1: SIEReceiver
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacketCheckPreamble.v
    Info (12023): Found entity 1: sendPacketCheckPreamble
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacketArbiter.v
    Info (12023): Found entity 1: sendPacketArbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/sendPacket.v
    Info (12023): Found entity 1: sendPacket
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/SCTxPortArbiter.v
    Info (12023): Found entity 1: SCTxPortArbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/rxStatusMonitor.v
    Info (12023): Found entity 1: rxStatusMonitor
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/RxfifoBI.v
    Info (12023): Found entity 1: RxfifoBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/RxFifo.v
    Info (12023): Found entity 1: RxFifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/readUSBWireData.v
    Info (12023): Found entity 1: readUSBWireData
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processTxByte.v
    Info (12023): Found entity 1: processTxByte
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processRxByte.v
    Info (12023): Found entity 1: processRxByte
Warning (10274): Verilog HDL macro warning at processRxBit.v(96): overriding existing definition for macro "START", which was defined in "../rtl/verilog/or1200/or1200_cypherdb_start.v", line 22
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/processRxBit.v
    Info (12023): Found entity 1: processRxBit
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/lineControlUpdate.v
    Info (12023): Found entity 1: lineControlUpdate
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostSlaveMuxBI.v
    Info (12023): Found entity 1: hostSlaveMuxBI
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostSlaveMux.v
    Info (12023): Found entity 1: hostSlaveMux
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/hostcontroller.v
    Info (12023): Found entity 1: hostcontroller
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/HCTxPortArbiter.v
    Info (12023): Found entity 1: HCTxPortArbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/getPacket.v
    Info (12023): Found entity 1: getPacket
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/fifoRTL.v
    Info (12023): Found entity 1: fifoRTL
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/fifoMux.v
    Info (12023): Found entity 1: fifoMux
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/endpMux.v
    Info (12023): Found entity 1: endpMux
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/dpMem_dc.v
    Info (12023): Found entity 1: dpMem_dc
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/usbhostslave/directControl.v
    Info (12023): Found entity 1: directControl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_wb.v
    Info (12023): Found entity 1: uart_wb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_transmitter.v
    Info (12023): Found entity 1: uart_transmitter
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_tfifo.v
    Info (12023): Found entity 1: uart_tfifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_sync_flops.v
    Info (12023): Found entity 1: uart_sync_flops
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_rfifo.v
    Info (12023): Found entity 1: uart_rfifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_regs.v
    Info (12023): Found entity 1: uart_regs
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_receiver.v
    Info (12023): Found entity 1: uart_receiver
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart_debug_if.v
    Info (12023): Found entity 1: uart_debug_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/uart16550.v
    Info (12023): Found entity 1: uart16550
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/uart16550/raminfr.v
    Info (12023): Found entity 1: raminfr
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii_sync.v
    Info (12023): Found entity 1: smii_sync
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii_if.v
    Info (12023): Found entity 1: smii_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/smii/smii.v
    Info (12023): Found entity 1: smii
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/simple_spi.v
    Info (12023): Found entity 1: simple_spi
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/simple_spi/fifo4.v
    Info (12023): Found entity 1: fifo4
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/rom/rom.v
    Info (12023): Found entity 1: rom
Warning (10335): Unrecognized synthesis attribute "attribute" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "of" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "mem" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "is" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "block" at ../rtl/verilog/ram_wb/ram_wb_b3.v(38)
Warning (10335): Unrecognized synthesis attribute "ram_style" at ../rtl/verilog/ram_wb/ram_wb_b3.v(39)
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb_b3.v
    Info (12023): Found entity 1: ram_wb_b3
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ram_wb/ram_wb.v
    Info (12023): Found entity 1: ram_wb
Warning (10335): Unrecognized synthesis attribute "syn_global_buffers" at ../rtl/verilog/orpsoc_top/orpsoc_top.v(142)
Warning (10275): Verilog HDL Module Instantiation warning at orpsoc_top.v(1384): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/orpsoc_top/orpsoc_top.v
    Info (12023): Found entity 1: orpsoc_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/jtag_tap/jtag_tap.v
    Info (12023): Found entity 1: jtag_tap
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/intgen/intgen.v
    Info (12023): Found entity 1: intgen
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_slave.v
    Info (12023): Found entity 1: i2c_master_slave
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v(245)
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_byte_ctrl.v
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Warning (10335): Unrecognized synthesis attribute "enum_state" at ../rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v(194)
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/i2c_master_slave/i2c_master_bit_ctrl.v
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/gpio/gpio.v
    Info (12023): Found entity 1: gpio
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/flashrom/flashrom.v
    Info (12023): Found entity 1: flashrom
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/xilinx_dist_ram_16x32.v
    Info (12023): Found entity 1: xilinx_dist_ram_16x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/ethmac.v
    Info (12023): Found entity 1: ethmac
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_wishbone.v
    Info (12023): Found entity 1: eth_wishbone
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txstatem.v
    Info (12023): Found entity 1: eth_txstatem
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txethmac.v
    Info (12023): Found entity 1: eth_txethmac
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_txcounters.v
    Info (12023): Found entity 1: eth_txcounters
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_transmitcontrol.v
    Info (12023): Found entity 1: eth_transmitcontrol
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_spram_256x32.v
    Info (12023): Found entity 1: eth_spram_256x32
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_shiftreg.v
    Info (12023): Found entity 1: eth_shiftreg
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxstatem.v
    Info (12023): Found entity 1: eth_rxstatem
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxethmac.v
    Info (12023): Found entity 1: eth_rxethmac
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxcounters.v
    Info (12023): Found entity 1: eth_rxcounters
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_rxaddrcheck.v
    Info (12023): Found entity 1: eth_rxaddrcheck
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_registers.v
    Info (12023): Found entity 1: eth_registers
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_register.v
    Info (12023): Found entity 1: eth_register
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_receivecontrol.v
    Info (12023): Found entity 1: eth_receivecontrol
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_random.v
    Info (12023): Found entity 1: eth_random
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_outputcontrol.v
    Info (12023): Found entity 1: eth_outputcontrol
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_miim.v
    Info (12023): Found entity 1: eth_miim
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_macstatus.v
    Info (12023): Found entity 1: eth_macstatus
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_maccontrol.v
    Info (12023): Found entity 1: eth_maccontrol
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_fifo.v
    Info (12023): Found entity 1: eth_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_crc.v
    Info (12023): Found entity 1: eth_crc
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/ethmac/eth_clockgen.v
    Info (12023): Found entity 1: eth_clockgen
Warning (10463): Verilog HDL Declaration warning at dbg_wb.v(154): "byte" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_wb.v
    Info (12023): Found entity 1: dbg_wb
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_register.v
    Info (12023): Found entity 1: dbg_register
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_if.v
    Info (12023): Found entity 1: dbg_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_crc32_d1.v
    Info (12023): Found entity 1: dbg_crc32_d1
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_cpu_registers.v
    Info (12023): Found entity 1: dbg_cpu_registers
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/dbg_if/dbg_cpu.v
    Info (12023): Found entity 1: dbg_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/clkgen/clkgen.v
    Info (12023): Found entity 1: clkgen
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl_engine.v
    Info (12023): Found entity 1: cfi_ctrl_engine
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/cfi_ctrl/cfi_ctrl.v
    Info (12023): Found entity 1: cfi_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_ibus.v
    Info (12023): Found entity 1: arbiter_ibus
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_dbus.v
    Info (12023): Found entity 1: arbiter_dbus
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/arbiter/arbiter_bytebus.v
    Info (12023): Found entity 1: arbiter_bytebus
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/syncreg.v
    Info (12023): Found entity 1: syncreg
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/syncflop.v
    Info (12023): Found entity 1: syncflop
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/bytefifo.v
    Info (12023): Found entity 1: bytefifo
Warning (10274): Verilog HDL macro warning at adbg_defines.v(43): overriding existing definition for macro "DBG_TOP_MODULE_ID_LENGTH", which was defined in "dbg_defines.v", line 124
Warning (10274): Verilog HDL macro warning at adbg_defines.v(49): overriding existing definition for macro "DBG_TOP_WISHBONE_DEBUG_MODULE", which was defined in "dbg_defines.v", line 139
Warning (10274): Verilog HDL macro warning at adbg_defines.v(50): overriding existing definition for macro "DBG_TOP_CPU0_DEBUG_MODULE", which was defined in "dbg_defines.v", line 140
Warning (10274): Verilog HDL macro warning at adbg_defines.v(51): overriding existing definition for macro "DBG_TOP_CPU1_DEBUG_MODULE", which was defined in "dbg_defines.v", line 141
Warning (10274): Verilog HDL macro warning at adbg_defines.v(55): overriding existing definition for macro "DBG_TOP_MODULE_DATA_LEN", which was defined in "dbg_defines.v", line 127
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adv_dbg_if.v
    Info (12023): Found entity 1: adv_dbg_if
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_module.v
    Info (12023): Found entity 1: adbg_wb_module
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_wb_biu.v
    Info (12023): Found entity 1: adbg_wb_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_status_reg.v
    Info (12023): Found entity 1: adbg_or1k_status_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_module.v
    Info (12023): Found entity 1: adbg_or1k_module
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_or1k_biu.v
    Info (12023): Found entity 1: adbg_or1k_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_jsp_module.v
    Info (12023): Found entity 1: adbg_jsp_module
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_jsp_biu.v
    Info (12023): Found entity 1: adbg_jsp_biu
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/verilog/adv_debugsys/adbg_crc32.v
    Info (12023): Found entity 1: adbg_crc32
Info (12021): Found 2 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/rtl/vhdl/adv_debugsys/altera_virtual_jtag.vhd
    Info (12022): Found design unit 1: altera_virtual_jtag-OC
    Info (12023): Found entity 1: altera_virtual_jtag
Info (12021): Found 1 design units, including 1 entities, in source file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/backend/rtl/verilog/pll.v
    Info (12023): Found entity 1: pll
Warning (10236): Verilog HDL Implicit Net warning at aes_cipher_insn_wrapper.v(100): created implicit net for "ld_pulse"
Warning (10236): Verilog HDL Implicit Net warning at cl_aes_cipher_wrapper.v(100): created implicit net for "ld_pulse"
Warning (10236): Verilog HDL Implicit Net warning at or1200_top.v(897): created implicit net for "seed_vector_during_init"
Warning (10236): Verilog HDL Implicit Net warning at or1200_enc_fsm_top.v(107): created implicit net for "seedRead_load"
Warning (10236): Verilog HDL Implicit Net warning at or1200_enc_fsm_top.v(124): created implicit net for "seedRead_store"
Warning (10236): Verilog HDL Implicit Net warning at or1200_dc_fsm.v(463): created implicit net for "seed_we_during_line_load"
Warning (10236): Verilog HDL Implicit Net warning at or1200_dc_fsm.v(479): created implicit net for "seed_ram_dirty_bit_set"
Warning (10236): Verilog HDL Implicit Net warning at or1200_cpu.v(711): created implicit net for "enc_key"
Warning (10236): Verilog HDL Implicit Net warning at or1200_cpu.v(1008): created implicit net for "store_mux"
Warning (10236): Verilog HDL Implicit Net warning at or1200_cpu.v(1009): created implicit net for "wb_encryption_control"
Warning (10236): Verilog HDL Implicit Net warning at or1200_cpu.v(1133): created implicit net for "ex_dslot"
Warning (10236): Verilog HDL Implicit Net warning at versatile_mem_ctrl_top.v(371): created implicit net for "cs_pad_o"
Warning (10236): Verilog HDL Implicit Net warning at usbhost.v(242): created implicit net for "hostMode"
Warning (10236): Verilog HDL Implicit Net warning at i2c_master_slave.v(276): created implicit net for "slave_dat_req"
Warning (10236): Verilog HDL Implicit Net warning at i2c_master_slave.v(277): created implicit net for "slave_dat_avail"
Warning (10236): Verilog HDL Implicit Net warning at i2c_master_byte_ctrl.v(197): created implicit net for "slave_reset"
Warning (10236): Verilog HDL Implicit Net warning at cfi_ctrl.v(218): created implicit net for "do_readdeviceident"
Warning (10236): Verilog HDL Implicit Net warning at cfi_ctrl.v(219): created implicit net for "do_cfiquery"
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module "sdram_ctrl" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module "wb_port" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10227): Verilog HDL Port Declaration warning at i2c_master_byte_ctrl.v(144): data type declaration for "my_addr" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at i2c_master_byte_ctrl.v(88): see declaration for object "my_addr"
Info (12127): Elaborating entity "orpsoc_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(632): object "wbm_sdc_err_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(633): object "wbm_sdc_rty_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(688): object "wbm_eth0_err_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(689): object "wbm_eth0_rty_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(716): object "wbm_vga0_err_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at orpsoc_top.v(717): object "wbm_vga0_rty_i" assigned a value but never read
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:clkgen0"
Info (12128): Elaborating entity "pll" for hierarchy "clkgen:clkgen0|pll:pll0"
Info (12128): Elaborating entity "altpll" for hierarchy "clkgen:clkgen0|pll:pll0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "clkgen:clkgen0|pll:pll0|altpll:altpll_component"
Info (12133): Instantiated megafunction "clkgen:clkgen0|pll:pll0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-1810"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "arbiter_ibus" for hierarchy "arbiter_ibus:arbiter_ibus0"
Warning (10230): Verilog HDL assignment warning at arbiter_ibus.v(181): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "arbiter_dbus" for hierarchy "arbiter_dbus:arbiter_dbus0"
Warning (10230): Verilog HDL assignment warning at arbiter_dbus.v(952): truncated value with size 32 to match size of target (14)
Info (12128): Elaborating entity "arbiter_bytebus" for hierarchy "arbiter_bytebus:arbiter_bytebus0"
Info (12128): Elaborating entity "altera_virtual_jtag" for hierarchy "altera_virtual_jtag:jtag_tap0"
Warning (10036): Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(75): object "exit1_dr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(76): object "exit2_dr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(77): object "capture_ir" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_virtual_jtag.vhd(78): object "update_ir" assigned a value but never read
Warning (10296): VHDL warning at altera_virtual_jtag.vhd(133): ignored assignment of value to null range
Info (12128): Elaborating entity "sld_virtual_jtag" for hierarchy "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "lpm_type" = "sld_virtual_jtag"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst"
Info (12131): Elaborated megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst", which is child of megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "altera_virtual_jtag:jtag_tap0|sld_virtual_jtag:sld_virtual_jtag_component"
Info (12128): Elaborating entity "or1200_top" for hierarchy "or1200_top:or1200_top0"
Warning (10036): Verilog HDL or VHDL warning at or1200_top.v(245): object "icbiu_adr_ic_word" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at or1200_top.v(497): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "or1200_wb_biu" for hierarchy "or1200_top:or1200_top0|or1200_wb_biu:iwb_biu"
Warning (10036): Verilog HDL or VHDL warning at or1200_wb_biu.v(156): object "retry_cnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at or1200_wb_biu.v(209): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at or1200_wb_biu.v(211): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(224): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(229): variable "wb_fsm_trans" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(231): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(234): variable "wb_fsm_trans" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(246): variable "wb_fsm_last" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(249): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(251): variable "wb_fsm_trans" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(254): variable "wb_fsm_last" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(263): variable "wb_fsm_idle" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_wb_biu.v(265): variable "wb_fsm_last" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at or1200_wb_biu.v(321): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at or1200_wb_biu.v(324): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_wb_biu.v(327): truncated value with size 32 to match size of target (4)
Info (10018): Can't recognize finite state machine "wb_fsm_state_cur" because it has a complex reset state
Info (12128): Elaborating entity "or1200_immu_top" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top"
Info (12128): Elaborating entity "or1200_immu_tlb" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram"
Info (12128): Elaborating entity "or1200_ic_top" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top"
Warning (10036): Verilog HDL or VHDL warning at or1200_ic_top.v(172): object "ic_inv_q" assigned a value but never read
Info (12128): Elaborating entity "or1200_ic_fsm" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_fsm:or1200_ic_fsm"
Warning (10230): Verilog HDL assignment warning at or1200_ic_fsm.v(221): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_ic_fsm.v(223): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_ic_fsm.v(269): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "or1200_ic_ram" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0"
Info (12128): Elaborating entity "or1200_ic_tag" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0"
Info (12128): Elaborating entity "or1200_cpu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu"
Warning (10036): Verilog HDL or VHDL warning at or1200_cpu.v(711): object "enc_key" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_cpu.v(742): object "seedIn_enc" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at or1200_cpu.v(711): truncated value with size 128 to match size of target (1)
Info (12128): Elaborating entity "or1200_cypherdb_start" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cypherdb_start:or1200_cypherdb_secure_exec"
Info (12128): Elaborating entity "or1200_genpc" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_genpc:or1200_genpc"
Warning (10036): Verilog HDL or VHDL warning at or1200_genpc.v(123): object "genpc_refetch_r" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at or1200_genpc.v(278): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "or1200_if" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_if:or1200_if"
Info (12128): Elaborating entity "or1200_ctrl" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl"
Warning (10036): Verilog HDL or VHDL warning at or1200_ctrl.v(226): object "wb_void" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at or1200_ctrl.v(283): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at or1200_ctrl.v(295): truncated value with size 16 to match size of target (11)
Info (12128): Elaborating entity "cypherdb_start_pulse_gen" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|cypherdb_start_pulse_gen:delayed_start_pulse"
Warning (10230): Verilog HDL assignment warning at cypherdb_start_pulse_gen.v(70): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "or1200_pulse_gen" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ctrl:or1200_ctrl|or1200_pulse_gen:or1200_secure_start_pulse"
Info (12128): Elaborating entity "or1200_ack_fsm" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_ack_fsm:or1200_ack_load"
Info (12128): Elaborating entity "or1200_enc_fsm_top" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top"
Warning (10230): Verilog HDL assignment warning at or1200_enc_fsm_top.v(156): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at or1200_enc_fsm_top.v(157): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at or1200_enc_fsm_top.v(159): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at or1200_enc_fsm_top.v(160): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "or1200_encryption_fsm" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm"
Info (10264): Verilog HDL Case Statement information at or1200_encryption_fsm.v(200): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at or1200_encryption_fsm.v(207): all case item expressions in this case statement are onehot
Warning (10034): Output port "enc_pad" at or1200_encryption_fsm.v(34) has no driver
Info (12128): Elaborating entity "aes_cipher_wrapper_lowaesfreq" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq"
Warning (10230): Verilog HDL assignment warning at aes_cipher_wrapper_lowaesfreq.v(95): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at aes_cipher_wrapper_lowaesfreq.v(105): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at aes_cipher_wrapper_lowaesfreq.v(109): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at aes_cipher_wrapper_lowaesfreq.v(116): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at aes_cipher_wrapper_lowaesfreq.v(120): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "aes_cipher_top" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top"
Info (12128): Elaborating entity "aes_key_expand_128" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0"
Info (12128): Elaborating entity "aes_sbox" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_sbox:u0"
Info (12128): Elaborating entity "aes_rcon" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_encryption_fsm:or1200_enc_load_fsm|aes_cipher_wrapper_lowaesfreq:aes_insn_cipher_lowaesfreq|aes_cipher_top:aes_cipher_top|aes_key_expand_128:u0|aes_rcon:r0"
Info (12128): Elaborating entity "or1200_enc_pad_shift" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_enc_pad_shift:or1200_shift_load"
Warning (10230): Verilog HDL assignment warning at or1200_enc_pad_shift.v(97): truncated value with size 11 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at or1200_enc_pad_shift.v(131): truncated value with size 32 to match size of target (4)
Warning (10240): Verilog HDL Always Construct warning at or1200_enc_pad_shift.v(79): inferring latch(es) for variable "shift_imm_buf", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "shift_imm_buf[0]" at or1200_enc_pad_shift.v(79)
Info (10041): Inferred latch for "shift_imm_buf[1]" at or1200_enc_pad_shift.v(79)
Info (10041): Inferred latch for "shift_imm_buf[2]" at or1200_enc_pad_shift.v(79)
Info (10041): Inferred latch for "shift_imm_buf[3]" at or1200_enc_pad_shift.v(79)
Info (12128): Elaborating entity "or1200_first_enc_pad_detector" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_first_enc_pad_detector:or1200_detect_new_seed_load"
Info (12128): Elaborating entity "or1200_reg_ce" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_enc_fsm_top:or1200_enc_fsm_top|or1200_reg_ce:or1200_enc_pad_load"
Info (12128): Elaborating entity "or1200_rf" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf"
Info (12128): Elaborating entity "or1200_dpram" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a"
Info (12128): Elaborating entity "or1200_operandmuxes" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_operandmuxes:or1200_operandmuxes"
Info (12128): Elaborating entity "or1200_alu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu"
Warning (10036): Verilog HDL or VHDL warning at or1200_alu.v(111): object "cy_sub" assigned a value but never read
Info (12128): Elaborating entity "or1200_fpu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_fpu:or1200_fpu"
Info (12128): Elaborating entity "or1200_mult_mac" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac"
Info (12128): Elaborating entity "or1200_gmultp2_32x32" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32"
Info (12128): Elaborating entity "or1200_sprs" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs"
Info (12128): Elaborating entity "or1200_lsu" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu"
Info (12128): Elaborating entity "or1200_mem2reg" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_mem2reg:or1200_mem2reg"
Info (12128): Elaborating entity "or1200_reg2mem" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_reg2mem:or1200_reg2mem"
Info (12128): Elaborating entity "or1200_lsu_encEngine" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_lsu:or1200_lsu|or1200_lsu_encEngine:or1200_lsu_store_enc"
Info (12128): Elaborating entity "or1200_wbmux" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_wbmux:or1200_wbmux"
Info (12128): Elaborating entity "or1200_freeze" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_freeze:or1200_freeze"
Info (12128): Elaborating entity "or1200_except" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_except:or1200_except"
Warning (10036): Verilog HDL or VHDL warning at or1200_except.v(172): object "extend_flush_last" assigned a value but never read
Info (12128): Elaborating entity "or1200_cfgr" for hierarchy "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_cfgr:or1200_cfgr"
Warning (10230): Verilog HDL assignment warning at or1200_cfgr.v(134): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at or1200_cfgr.v(147): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "seed_cache_init" for hierarchy "or1200_top:or1200_top0|seed_cache_init:seed_cache_init"
Warning (10230): Verilog HDL assignment warning at seed_cache_init.v(37): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at seed_cache_init.v(45): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at seed_cache_init.v(52): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at seed_cache_init.v(56): truncated value with size 32 to match size of target (12)
Info (12128): Elaborating entity "or1200_dmmu_top" for hierarchy "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top"
Warning (10036): Verilog HDL or VHDL warning at or1200_dmmu_top.v(149): object "dcpu_vpn_r" assigned a value but never read
Info (12128): Elaborating entity "or1200_dmmu_tlb" for hierarchy "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram"
Info (12128): Elaborating entity "or1200_dc_top" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top"
Warning (10036): Verilog HDL or VHDL warning at or1200_dc_top.v(274): object "cache_dcsb_dat_i" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_dc_top.v(703): object "seed_tag_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_dc_top.v(704): object "seed_ram_addr" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at or1200_dc_top.v(612): variable "enc_pad_1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_dc_top.v(613): variable "enc_pad_1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_dc_top.v(614): variable "enc_pad_1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_dc_top.v(615): variable "enc_pad_1" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_dc_top.v(616): variable "enc_pad_2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_dc_top.v(617): variable "enc_pad_2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_dc_top.v(618): variable "enc_pad_2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at or1200_dc_top.v(619): variable "enc_pad_2" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10034): Output port "seed_vector_during_init" at or1200_dc_top.v(191) has no driver
Info (12128): Elaborating entity "or1200_dc_fsm" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_fsm:or1200_dc_fsm"
Warning (10036): Verilog HDL or VHDL warning at or1200_dc_fsm.v(197): object "aligned_enc_done" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(354): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(356): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(560): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(570): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(583): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(591): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(623): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(624): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(657): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(707): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(719): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(765): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(777): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(778): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(822): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(823): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(856): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(857): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at or1200_dc_fsm.v(862): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "or1200_dc_ram" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram"
Info (12128): Elaborating entity "or1200_spram_32_bw" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram"
Info (12128): Elaborating entity "or1200_dc_tag" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0"
Info (12128): Elaborating entity "or1200_cl_enc_top" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top"
Info (12128): Elaborating entity "cl_aes_cipher_wrapper" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_cl_enc_top:or1200_cl_enc_top|cl_aes_cipher_wrapper:cl_aes_cipher1"
Warning (10230): Verilog HDL assignment warning at cl_aes_cipher_wrapper.v(59): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at cl_aes_cipher_wrapper.v(68): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at cl_aes_cipher_wrapper.v(72): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at cl_aes_cipher_wrapper.v(82): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at cl_aes_cipher_wrapper.v(87): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "or1200_dc_ram" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram"
Info (12128): Elaborating entity "or1200_spram_32_bw" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram"
Info (12128): Elaborating entity "or1200_dc_tag" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag"
Info (12128): Elaborating entity "or1200_spram" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0"
Info (12128): Elaborating entity "smc_check_top" for hierarchy "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|smc_check_top:smc_check_vaddr"
Warning (10235): Verilog HDL Always Construct warning at smc_check_top.v(33): variable "low_bound" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at smc_check_top.v(33): variable "high_bound" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "or1200_qmem_top" for hierarchy "or1200_top:or1200_top0|or1200_qmem_top:or1200_qmem_top"
Info (12128): Elaborating entity "seed_ram_init_core" for hierarchy "or1200_top:or1200_top0|seed_ram_init_core:seed_ram_init_core"
Warning (10036): Verilog HDL or VHDL warning at seed_ram_init_core.v(45): object "done" assigned a value but never read
Info (12128): Elaborating entity "or1200_sb" for hierarchy "or1200_top:or1200_top0|or1200_sb:or1200_sb"
Info (12128): Elaborating entity "or1200_du" for hierarchy "or1200_top:or1200_top0|or1200_du:or1200_du"
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(448): object "du_hwbkpt_hold" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(458): object "tbia_dat_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(459): object "tbim_dat_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(460): object "tbar_dat_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at or1200_du.v(461): object "tbts_dat_o" assigned a value but never read
Info (12128): Elaborating entity "or1200_pic" for hierarchy "or1200_top:or1200_top0|or1200_pic:or1200_pic"
Info (12128): Elaborating entity "or1200_tt" for hierarchy "or1200_top:or1200_top0|or1200_tt:or1200_tt"
Info (12128): Elaborating entity "or1200_pm" for hierarchy "or1200_top:or1200_top0|or1200_pm:or1200_pm"
Info (12128): Elaborating entity "adv_dbg_if" for hierarchy "adv_dbg_if:dbg_if0"
Info (12128): Elaborating entity "adbg_wb_module" for hierarchy "adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb"
Info (12128): Elaborating entity "adbg_wb_biu" for hierarchy "adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_wb_biu:wb_biu_i"
Info (10264): Verilog HDL Case Statement information at adbg_wb_biu.v(202): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at adbg_wb_biu.v(333): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "adbg_crc32" for hierarchy "adv_dbg_if:dbg_if0|adbg_wb_module:i_dbg_wb|adbg_crc32:wb_crc_i"
Info (12128): Elaborating entity "adbg_or1k_module" for hierarchy "adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k"
Info (12128): Elaborating entity "adbg_or1k_status_reg" for hierarchy "adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_status_reg:or1k_statusreg_i"
Info (12128): Elaborating entity "adbg_or1k_biu" for hierarchy "adv_dbg_if:dbg_if0|adbg_or1k_module:i_dbg_cpu_or1k|adbg_or1k_biu:or1k_biu_i"
Info (12128): Elaborating entity "wb_sdram_ctrl" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl"
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(190): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sdram_ctrl.v(201): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "arbiter" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter"
Warning (10230): Verilog HDL assignment warning at arbiter.v(192): truncated value with size 32 to match size of target (5)
Warning (10776): Verilog HDL warning at arbiter.v(187): variable ff1 in static task or function ff1 may have unintended latch behavior
Warning (10241): Verilog HDL Function Declaration warning at arbiter.v(187): function "ff1" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function
Warning (10030): Net "ff1[2..0]" at arbiter.v(187) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "wb_port" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port"
Warning (10230): Verilog HDL assignment warning at wb_port.v(372): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "bufram" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram"
Info (12128): Elaborating entity "dpram_altera" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera"
Info (12128): Elaborating entity "altsyncram" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jti2.tdf
    Info (12023): Found entity 1: altsyncram_jti2
Info (12128): Elaborating entity "altsyncram_jti2" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated"
Info (12128): Elaborating entity "dual_clock_fifo" for hierarchy "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"
Warning (10230): Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom0"
Info (12128): Elaborating entity "uart16550" for hierarchy "uart16550:uart16550_0"
Info (12128): Elaborating entity "uart_wb" for hierarchy "uart16550:uart16550_0|uart_wb:wb_interface"
Warning (10036): Verilog HDL or VHDL warning at uart_wb.v(189): object "wb_sel_is" assigned a value but never read
Info (12128): Elaborating entity "uart_regs" for hierarchy "uart16550:uart16550_0|uart_regs:regs"
Warning (10230): Verilog HDL assignment warning at uart_regs.v(630): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(642): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(653): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(664): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(675): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(686): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(697): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(708): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(717): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(719): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(757): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(826): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(833): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(840): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(847): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(854): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at uart_regs.v(865): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter"
Info (12128): Elaborating entity "uart_tfifo" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"
Info (12128): Elaborating entity "raminfr" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo"
Info (12128): Elaborating entity "uart_sync_flops" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_sync_flops:i_uart_sync_flops"
Info (12128): Elaborating entity "uart_receiver" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver"
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(225): object "rbit_in" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(258): object "rcounter16_eq_1" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "uart_rfifo" for hierarchy "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx"
Info (12128): Elaborating entity "simple_spi" for hierarchy "simple_spi:spi0"
Warning (10036): Verilog HDL or VHDL warning at simple_spi.v(170): object "dwom" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at simple_spi.v(171): object "mstr" assigned a value but never read
Warning (10766): Verilog HDL Synthesis Attribute warning at simple_spi.v(147): ignoring full_case attribute on case statement with explicit default case item
Warning (10208): Verilog HDL Case Statement warning at simple_spi.v(254): honored full_case synthesis attribute - differences between design synthesis and simulation may occur
Info (12128): Elaborating entity "fifo4" for hierarchy "simple_spi:spi0|fifo4:rfifo"
Warning (10036): Verilog HDL or VHDL warning at fifo4.v(81): object "wp_p2" assigned a value but never read
Info (12128): Elaborating entity "sdc_controller" for hierarchy "sdc_controller:sdc_controller_0"
Info (12128): Elaborating entity "sd_clock_divider" for hierarchy "sdc_controller:sdc_controller_0|sd_clock_divider:clock_divider0"
Info (12128): Elaborating entity "sd_cmd_master" for hierarchy "sdc_controller:sdc_controller_0|sd_cmd_master:sd_cmd_master0"
Info (12128): Elaborating entity "sd_cmd_serial_host" for hierarchy "sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0"
Info (12128): Elaborating entity "sd_crc_7" for hierarchy "sdc_controller:sdc_controller_0|sd_cmd_serial_host:cmd_serial_host0|sd_crc_7:CRC_7"
Info (12128): Elaborating entity "sd_data_master" for hierarchy "sdc_controller:sdc_controller_0|sd_data_master:sd_data_master0"
Info (12128): Elaborating entity "sd_data_serial_host" for hierarchy "sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0"
Info (12128): Elaborating entity "sd_crc_16" for hierarchy "sdc_controller:sdc_controller_0|sd_data_serial_host:sd_data_serial_host0|sd_crc_16:CRC_16_gen[0].CRC_16_i"
Info (12128): Elaborating entity "sd_fifo_filler" for hierarchy "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0"
Info (12128): Elaborating entity "generic_fifo_dc_gray" for hierarchy "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0"
Info (12128): Elaborating entity "generic_dpram" for hierarchy "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0"
Info (12128): Elaborating entity "sd_wb_sel_ctrl" for hierarchy "sdc_controller:sdc_controller_0|sd_wb_sel_ctrl:sd_wb_sel_ctrl0"
Info (12128): Elaborating entity "sd_data_xfer_trig" for hierarchy "sdc_controller:sdc_controller_0|sd_data_xfer_trig:sd_data_xfer_trig0"
Info (12128): Elaborating entity "sd_controller_wb" for hierarchy "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:argument_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:command_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:reset_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_timeout_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_size_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:cmd_int_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:clock_d_r"
Info (12128): Elaborating entity "byte_en_reg" for hierarchy "sdc_controller:sdc_controller_0|sd_controller_wb:sd_controller_wb0|byte_en_reg:block_count_r"
Info (12128): Elaborating entity "edge_detect" for hierarchy "sdc_controller:sdc_controller_0|edge_detect:cmd_start_edge"
Info (12128): Elaborating entity "monostable_domain_cross" for hierarchy "sdc_controller:sdc_controller_0|monostable_domain_cross:cmd_start_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "sdc_controller:sdc_controller_0|bistable_domain_cross:argument_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "sdc_controller:sdc_controller_0|bistable_domain_cross:command_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "sdc_controller:sdc_controller_0|bistable_domain_cross:software_reset_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "sdc_controller:sdc_controller_0|bistable_domain_cross:cmd_timeout_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "sdc_controller:sdc_controller_0|bistable_domain_cross:block_size_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "sdc_controller:sdc_controller_0|bistable_domain_cross:cmd_int_status_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "sdc_controller:sdc_controller_0|bistable_domain_cross:clock_divider_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "sdc_controller:sdc_controller_0|bistable_domain_cross:block_count_reg_cross"
Info (12128): Elaborating entity "bistable_domain_cross" for hierarchy "sdc_controller:sdc_controller_0|bistable_domain_cross:dma_addr_reg_cross"
Warning (12020): Port "addr_a" on the entity instantiation of "bufram" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "addr_a" on the entity instantiation of "bufram" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "addr_a" on the entity instantiation of "bufram" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (12020): Port "addr_a" on the entity instantiation of "bufram" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[2].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[0].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|q_a[31]"
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 6 instances of uninferred RAM logic
    Info (276004): RAM logic "wb_sdram_ctrl:wb_sdram_ctrl0|sdram_ctrl:sdram_ctrl|row_active" is uninferred due to inappropriate RAM size
    Info (276007): RAM logic "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_sprs:or1200_sprs|Ram0" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "simple_spi:spi0|fifo4:wfifo|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|dual_clock_fifo:wrfifo|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|dual_clock_fifo:wrfifo|mem" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "simple_spi:spi0|fifo4:rfifo|mem" is uninferred due to inappropriate RAM size
Info (19000): Inferred 22 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 19
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 19
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 19
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 19
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 17
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 17
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_mr_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 14
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 14
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_b|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray0|generic_dpram:u0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart16550:uart16550_0|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|Add0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sdc_controller:sdc_controller_0|Mult0"
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_tr_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_50e1.tdf
    Info (12023): Found entity 1: altsyncram_50e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_dc_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "19"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "19"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d9e1.tdf
    Info (12023): Found entity 1: altsyncram_d9e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dmmu_top:or1200_dmmu_top|or1200_dmmu_tlb:or1200_dmmu_tlb|or1200_spram:dtlb_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "14"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "14"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_30e1.tdf
    Info (12023): Found entity 1: altsyncram_30e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_tag:or1200_seed_tag|or1200_spram:dc_tag0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "19"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "19"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p9e1.tdf
    Info (12023): Found entity 1: altsyncram_p9e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_ram:or1200_ic_ram|or1200_spram:ic_ram0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pce1.tdf
    Info (12023): Found entity 1: altsyncram_pce1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf
    Info (12023): Found entity 1: decode_d0b
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6ca.tdf
    Info (12023): Found entity 1: decode_6ca
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_asb.tdf
    Info (12023): Found entity 1: mux_asb
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_ic_top:or1200_ic_top|or1200_ic_tag:or1200_ic_tag|or1200_spram:ic_tag0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "17"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "17"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99e1.tdf
    Info (12023): Found entity 1: altsyncram_99e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_immu_top:or1200_immu_top|or1200_immu_tlb:or1200_immu_tlb|or1200_spram:itlb_tr_ram|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_10e1.tdf
    Info (12023): Found entity 1: altsyncram_10e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_dc_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v9e1.tdf
    Info (12023): Found entity 1: altsyncram_v9e1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tqb.tdf
    Info (12023): Found entity 1: mux_tqb
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_dc_top:or1200_dc_top|or1200_dc_ram:or1200_seed_ram|or1200_spram_32_bw:dc_ram|altsyncram:mem3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p6e1.tdf
    Info (12023): Found entity 1: altsyncram_p6e1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_rf:or1200_rf|or1200_dpram:rf_a|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nvd1.tdf
    Info (12023): Found entity 1: altsyncram_nvd1
Info (12130): Elaborated megafunction instantiation "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "uart16550:uart16550_0|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_odc1.tdf
    Info (12023): Found entity 1: altsyncram_odc1
Info (12130): Elaborated megafunction instantiation "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "sdc_controller:sdc_controller_0|sd_fifo_filler:sd_fifo_filler0|generic_fifo_dc_gray:generic_fifo_dc_gray1|generic_dpram:u0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g3d1.tdf
    Info (12023): Found entity 1: altsyncram_g3d1
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_alu:or1200_alu|lpm_add_sub:Add0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "32"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_j3j.tdf
    Info (12023): Found entity 1: add_sub_j3j
Info (12130): Elaborated megafunction instantiation "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "or1200_top:or1200_top0|or1200_cpu:or1200_cpu|or1200_mult_mac:or1200_mult_mac|or1200_gmultp2_32x32:or1200_gmultp2_32x32|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf
    Info (12023): Found entity 1: mult_u9t
Info (12130): Elaborated megafunction instantiation "sdc_controller:sdc_controller_0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "sdc_controller:sdc_controller_0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_sgt.tdf
    Info (12023): Found entity 1: mult_sgt
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 202 buffer(s)
    Info (13019): Ignored 202 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_bte_o[1]" is converted into an equivalent circuit using register "or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_bte_o[1]~_emulated" and latch "or1200_top:or1200_top0|or1200_wb_biu:dwb_biu|wb_bte_o[1]~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cs_n_pad_o" is stuck at GND
    Warning (13410): Pin "sdram_cke_pad_o" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 586 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[3].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[4].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM"
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "wb_sdram_ctrl:wb_sdram_ctrl0|arbiter:arbiter|wb_port:wbports[1].wb_port|bufram:bufram|dpram_altera:dpram_altera.dpram_altera|altsyncram:altsyncram_component|altsyncram_jti2:auto_generated|ALTSYNCRAM"
Info (144001): Generated suppressed messages file /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/output_files/orpsoc_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "clkgen:clkgen0|pll:pll0|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Info (21057): Implemented 38758 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 29 output pins
    Info (21060): Implemented 21 bidirectional pins
    Info (21061): Implemented 38160 logic cells
    Info (21064): Implemented 529 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 10 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 311 warnings
    Info: Peak virtual memory: 1269 megabytes
    Info: Processing ended: Sat Feb 27 18:18:54 2016
    Info: Elapsed time: 00:04:11
    Info: Total CPU time (on all processors): 00:04:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/bony/PhD/CypherDB-FPGA/altera/de2i-150/cypherdb/implementation/run/output_files/orpsoc_top.map.smsg.


