// Seed: 2296793138
module module_0;
  tri0 id_1 = -1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  inout reg id_2;
  inout wire id_1;
  assign id_1 = id_2;
  module_0 modCall_1 ();
  final $unsigned(26);
  ;
  always @(posedge -1)
    @(posedge 1'b0 or posedge id_2) begin : LABEL_0
      id_2 = (1);
    end
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_0.id_1 = 0;
  output wor id_1;
  case (id_2)
    id_2: begin : LABEL_0
      logic [1  <<  -1 : 1] id_3;
      ;
    end
    default:
    assign id_1 = 1'h0;
  endcase
  assign id_1 = id_2;
endmodule
