--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml MBO_53_top.twx MBO_53_top.ncd -o MBO_53_top.twr
MBO_53_top.pcf -ucf MBO_53_top.ucf

Design file:              MBO_53_top.ncd
Physical constraint file: MBO_53_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
7 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! ipsum11/blk00000001/sig0000003f   LICE_X37Y76.COUT  SLICE_X37Y77.CIN !
 ! ipsum12/blk00000001/sig0000003f   LICE_X29Y78.COUT  SLICE_X29Y79.CIN !
 ! ipsum21/blk00000001/sig0000003f   LICE_X31Y76.COUT  SLICE_X31Y77.CIN !
 ! ipsum13/blk00000001/sig0000003f   LICE_X34Y66.COUT  SLICE_X34Y67.CIN !
 ! ipsum14/blk00000001/sig0000003f   LICE_X37Y62.COUT  SLICE_X37Y63.CIN !
 ! ipsum22/blk00000001/sig0000003f   LICE_X35Y67.COUT  SLICE_X35Y68.CIN !
 ! ipsum31/blk00000001/sig0000003f   LICE_X33Y72.COUT  SLICE_X33Y73.CIN !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 421069 paths analyzed, 5958 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  28.511ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(24)_1 (SLICE_X32Y72.F1), 50607 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.107ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y48.F3      net (fanout=11)       1.700   ethernet/mpr/anti_loop
    SLICE_X34Y48.X       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_67_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_67_o1
    SLICE_X34Y63.BX      net (fanout=1)        1.143   ethernet/mpr/ipp3_anti_loop_AND_67_o
    SLICE_X34Y63.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X34Y64.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X34Y65.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X34Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X34Y66.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X34Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X34Y67.Y       Tciny                 0.768   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X35Y68.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum3r(9)
    SLICE_X35Y68.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X35Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X35Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X35Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X35Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X35Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X35Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X34Y72.G1      net (fanout=1)        0.529   ethernet/mpr/ipp6
    SLICE_X34Y72.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X35Y64.BX      net (fanout=1)        0.541   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X35Y64.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X35Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X35Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X35Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X35Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X35Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X35Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X35Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X35Y68.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y73.G3      net (fanout=1)        0.539   ethernet/mpr/ipsum6r(9)
    SLICE_X33Y73.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X32Y77.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X32Y77.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X33Y69.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X33Y69.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X33Y73.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X32Y72.F1      net (fanout=1)        0.103   ethernet/mpr/ipsum7r(9)
    SLICE_X32Y72.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_5755_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.107ns (11.000ns logic, 6.107ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      17.009ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y48.F3      net (fanout=11)       1.700   ethernet/mpr/anti_loop
    SLICE_X34Y48.X       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_67_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_67_o1
    SLICE_X34Y63.BX      net (fanout=1)        1.143   ethernet/mpr/ipp3_anti_loop_AND_67_o
    SLICE_X34Y63.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X34Y64.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X34Y65.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X34Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X34Y66.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X34Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X34Y67.Y       Tciny                 0.768   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X35Y68.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum3r(9)
    SLICE_X35Y68.COUT    Topcyg                0.773   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X35Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X35Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X35Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X35Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X35Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X35Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X34Y72.G1      net (fanout=1)        0.529   ethernet/mpr/ipp6
    SLICE_X34Y72.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X35Y64.BX      net (fanout=1)        0.541   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X35Y64.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X35Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X35Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X35Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X35Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X35Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X35Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X35Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X35Y68.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y73.G3      net (fanout=1)        0.539   ethernet/mpr/ipsum6r(9)
    SLICE_X33Y73.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X32Y77.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X32Y77.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X33Y69.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X33Y69.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X33Y73.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X32Y72.F1      net (fanout=1)        0.103   ethernet/mpr/ipsum7r(9)
    SLICE_X32Y72.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_5755_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     17.009ns (10.902ns logic, 6.107ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(24)_1 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.932ns (Levels of Logic = 27)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(24)_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y48.F3      net (fanout=11)       1.700   ethernet/mpr/anti_loop
    SLICE_X34Y48.X       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_67_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_67_o1
    SLICE_X34Y63.BX      net (fanout=1)        1.143   ethernet/mpr/ipp3_anti_loop_AND_67_o
    SLICE_X34Y63.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X34Y64.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X34Y65.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X34Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X34Y66.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X34Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X34Y67.Y       Tciny                 0.768   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X35Y68.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum3r(9)
    SLICE_X35Y68.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X35Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X35Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X35Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X35Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X35Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X35Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X34Y72.G1      net (fanout=1)        0.529   ethernet/mpr/ipp6
    SLICE_X34Y72.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X35Y64.BX      net (fanout=1)        0.541   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X35Y64.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X35Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X35Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X35Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X35Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X35Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X35Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X35Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X35Y68.X       Tcinx                 0.402   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000e
    SLICE_X33Y73.F2      net (fanout=1)        0.578   ethernet/mpr/ipsum6r(8)
    SLICE_X33Y73.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X32Y77.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X32Y77.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X33Y69.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X33Y69.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y72.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000011
    SLICE_X33Y73.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003f
    SLICE_X33Y73.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000c
    SLICE_X32Y72.F1      net (fanout=1)        0.103   ethernet/mpr/ipsum7r(9)
    SLICE_X32Y72.CLK     Tfck                  0.776   ethernet/mpr/Shift(24)_1
                                                       ethernet/mpr/Mmux_Shift[24][1]_ipsum7r[15]_MUX_5755_o11
                                                       ethernet/mpr/Shift(24)_1
    -------------------------------------------------  ---------------------------
    Total                                     16.932ns (10.786ns logic, 6.146ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_7 (SLICE_X32Y73.F2), 40857 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.964ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y48.F3      net (fanout=11)       1.700   ethernet/mpr/anti_loop
    SLICE_X34Y48.X       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_67_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_67_o1
    SLICE_X34Y63.BX      net (fanout=1)        1.143   ethernet/mpr/ipp3_anti_loop_AND_67_o
    SLICE_X34Y63.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X34Y64.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X34Y65.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X34Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X34Y66.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X34Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X34Y67.Y       Tciny                 0.768   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X35Y68.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum3r(9)
    SLICE_X35Y68.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X35Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X35Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X35Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X35Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X35Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X35Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X34Y72.G1      net (fanout=1)        0.529   ethernet/mpr/ipp6
    SLICE_X34Y72.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X35Y64.BX      net (fanout=1)        0.541   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X35Y64.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X35Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X35Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X35Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X35Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X35Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X35Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X35Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X35Y68.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y73.G3      net (fanout=1)        0.539   ethernet/mpr/ipsum6r(9)
    SLICE_X33Y73.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X32Y77.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X32Y77.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X33Y69.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X33Y69.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X32Y73.F2      net (fanout=1)        0.063   ethernet/mpr/ipsum7r(7)
    SLICE_X32Y73.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5741_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.964ns (10.897ns logic, 6.067ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.866ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y48.F3      net (fanout=11)       1.700   ethernet/mpr/anti_loop
    SLICE_X34Y48.X       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_67_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_67_o1
    SLICE_X34Y63.BX      net (fanout=1)        1.143   ethernet/mpr/ipp3_anti_loop_AND_67_o
    SLICE_X34Y63.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X34Y64.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X34Y65.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X34Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X34Y66.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X34Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X34Y67.Y       Tciny                 0.768   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X35Y68.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum3r(9)
    SLICE_X35Y68.COUT    Topcyg                0.773   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X35Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X35Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X35Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X35Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X35Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X35Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X34Y72.G1      net (fanout=1)        0.529   ethernet/mpr/ipp6
    SLICE_X34Y72.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X35Y64.BX      net (fanout=1)        0.541   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X35Y64.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X35Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X35Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X35Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X35Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X35Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X35Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X35Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X35Y68.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y73.G3      net (fanout=1)        0.539   ethernet/mpr/ipsum6r(9)
    SLICE_X33Y73.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X32Y77.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X32Y77.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X33Y69.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X33Y69.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X32Y73.F2      net (fanout=1)        0.063   ethernet/mpr/ipsum7r(7)
    SLICE_X32Y73.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5741_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.866ns (10.799ns logic, 6.067ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_7 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.789ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y48.F3      net (fanout=11)       1.700   ethernet/mpr/anti_loop
    SLICE_X34Y48.X       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_67_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_67_o1
    SLICE_X34Y63.BX      net (fanout=1)        1.143   ethernet/mpr/ipp3_anti_loop_AND_67_o
    SLICE_X34Y63.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X34Y64.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X34Y65.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X34Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X34Y66.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X34Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X34Y67.Y       Tciny                 0.768   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X35Y68.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum3r(9)
    SLICE_X35Y68.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X35Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X35Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X35Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X35Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X35Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X35Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X34Y72.G1      net (fanout=1)        0.529   ethernet/mpr/ipp6
    SLICE_X34Y72.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X35Y64.BX      net (fanout=1)        0.541   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X35Y64.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X35Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X35Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X35Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X35Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X35Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X35Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X35Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X35Y68.X       Tcinx                 0.402   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000e
    SLICE_X33Y73.F2      net (fanout=1)        0.578   ethernet/mpr/ipsum6r(8)
    SLICE_X33Y73.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X32Y77.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X32Y77.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X33Y69.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X33Y69.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000015
    SLICE_X33Y72.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003d
    SLICE_X33Y72.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(6)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000010
    SLICE_X32Y73.F2      net (fanout=1)        0.063   ethernet/mpr/ipsum7r(7)
    SLICE_X32Y73.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_7
                                                       ethernet/mpr/Mmux_Shift[25][7]_ipsum7r[7]_MUX_5741_o11
                                                       ethernet/mpr/Shift(25)_7
    -------------------------------------------------  ---------------------------
    Total                                     16.789ns (10.683ns logic, 6.106ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/mpr/Shift(25)_5 (SLICE_X32Y70.F1), 32871 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.901ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y48.F3      net (fanout=11)       1.700   ethernet/mpr/anti_loop
    SLICE_X34Y48.X       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_67_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_67_o1
    SLICE_X34Y63.BX      net (fanout=1)        1.143   ethernet/mpr/ipp3_anti_loop_AND_67_o
    SLICE_X34Y63.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X34Y64.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X34Y65.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X34Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X34Y66.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X34Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X34Y67.Y       Tciny                 0.768   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X35Y68.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum3r(9)
    SLICE_X35Y68.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X35Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X35Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X35Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X35Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X35Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X35Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X34Y72.G1      net (fanout=1)        0.529   ethernet/mpr/ipp6
    SLICE_X34Y72.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X35Y64.BX      net (fanout=1)        0.541   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X35Y64.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X35Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X35Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X35Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X35Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X35Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X35Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X35Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X35Y68.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y73.G3      net (fanout=1)        0.539   ethernet/mpr/ipsum6r(9)
    SLICE_X33Y73.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X32Y77.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X32Y77.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X33Y69.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X33Y69.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y71.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X32Y70.F1      net (fanout=1)        0.103   ethernet/mpr/ipsum7r(5)
    SLICE_X32Y70.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5743_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     16.901ns (10.794ns logic, 6.107ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.803ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y48.F3      net (fanout=11)       1.700   ethernet/mpr/anti_loop
    SLICE_X34Y48.X       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_67_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_67_o1
    SLICE_X34Y63.BX      net (fanout=1)        1.143   ethernet/mpr/ipp3_anti_loop_AND_67_o
    SLICE_X34Y63.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X34Y64.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X34Y65.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X34Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X34Y66.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X34Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X34Y67.Y       Tciny                 0.768   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X35Y68.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum3r(9)
    SLICE_X35Y68.COUT    Topcyg                0.773   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X35Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X35Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X35Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X35Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X35Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X35Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X34Y72.G1      net (fanout=1)        0.529   ethernet/mpr/ipp6
    SLICE_X34Y72.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X35Y64.BX      net (fanout=1)        0.541   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X35Y64.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X35Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X35Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X35Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X35Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X35Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X35Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X35Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X35Y68.Y       Tciny                 0.756   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000c
    SLICE_X33Y73.G3      net (fanout=1)        0.539   ethernet/mpr/ipsum6r(9)
    SLICE_X33Y73.COUT    Topcyg                0.871   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X32Y77.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X32Y77.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X33Y69.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X33Y69.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y71.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X32Y70.F1      net (fanout=1)        0.103   ethernet/mpr/ipsum7r(5)
    SLICE_X32Y70.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5743_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     16.803ns (10.696ns logic, 6.107ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/mpr/anti_loop (FF)
  Destination:          ethernet/mpr/Shift(25)_5 (FF)
  Requirement:          24.000ns
  Data Path Delay:      16.726ns (Levels of Logic = 25)
  Clock Path Skew:      0.000ns
  Source Clock:         e_tx_clk_bf_BUFG falling at 16.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/mpr/anti_loop to ethernet/mpr/Shift(25)_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y66.YQ      Tcko                  0.511   ethernet/mpr/anti_loop
                                                       ethernet/mpr/anti_loop
    SLICE_X34Y48.F3      net (fanout=11)       1.700   ethernet/mpr/anti_loop
    SLICE_X34Y48.X       Tilo                  0.660   ethernet/mpr/ipp3_anti_loop_AND_67_o
                                                       ethernet/mpr/ipp3_anti_loop_AND_67_o1
    SLICE_X34Y63.BX      net (fanout=1)        1.143   ethernet/mpr/ipp3_anti_loop_AND_67_o
    SLICE_X34Y63.COUT    Tbxcy                 0.798   ethernet/mpr/ipsum3r(0)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001d
    SLICE_X34Y64.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig00000039
    SLICE_X34Y64.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(2)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000019
    SLICE_X34Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003b
    SLICE_X34Y65.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(4)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000015
    SLICE_X34Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003d
    SLICE_X34Y66.COUT    Tbyp                  0.113   ethernet/mpr/ipsum3r(6)
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum13/blk00000001/blk00000011
    SLICE_X34Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum13/blk00000001/sig0000003f
    SLICE_X34Y67.Y       Tciny                 0.768   ethernet/mpr/ipsum3r(8)
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum13/blk00000001/blk0000000c
    SLICE_X35Y68.G2      net (fanout=1)        0.560   ethernet/mpr/ipsum3r(9)
    SLICE_X35Y68.COUT    Topcyg                0.871   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000028
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000d
    SLICE_X35Y69.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000041
    SLICE_X35Y69.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(10)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000009
    SLICE_X35Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000035
    SLICE_X35Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(12)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000005
    SLICE_X35Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000037
    SLICE_X35Y71.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(14)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001e
    SLICE_X34Y72.G1      net (fanout=1)        0.529   ethernet/mpr/ipp6
    SLICE_X34Y72.Y       Tilo                  0.660   ethernet/mpr/ipp5_anti_loop_AND_69_o
                                                       ethernet/mpr/ipp6_anti_loop_AND_70_o1
    SLICE_X35Y64.BX      net (fanout=1)        0.541   ethernet/mpr/ipp6_anti_loop_AND_70_o
    SLICE_X35Y64.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum6r(0)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001d
    SLICE_X35Y65.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig00000039
    SLICE_X35Y65.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(2)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000019
    SLICE_X35Y66.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003b
    SLICE_X35Y66.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(4)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000015
    SLICE_X35Y67.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003d
    SLICE_X35Y67.COUT    Tbyp                  0.103   ethernet/mpr/ipsum6r(6)
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000013
                                                       ethernet/mpr/ipsum22/blk00000001/blk00000011
    SLICE_X35Y68.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum22/blk00000001/sig0000003f
    SLICE_X35Y68.X       Tcinx                 0.402   ethernet/mpr/ipsum6r(8)
                                                       ethernet/mpr/ipsum22/blk00000001/blk0000000e
    SLICE_X33Y73.F2      net (fanout=1)        0.578   ethernet/mpr/ipsum6r(8)
    SLICE_X33Y73.COUT    Topcyf                1.011   ethernet/mpr/ipsum7r(8)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000029
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000f
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000d
    SLICE_X33Y74.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000041
    SLICE_X33Y74.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(10)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000000b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000009
    SLICE_X33Y75.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000035
    SLICE_X33Y75.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(12)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000007
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000005
    SLICE_X33Y76.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000037
    SLICE_X33Y76.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(14)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000003
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001e
    SLICE_X32Y77.F4      net (fanout=1)        0.451   ethernet/mpr/ipp7
    SLICE_X32Y77.X       Tilo                  0.660   ethernet/mpr/ipp7_anti_loop_AND_71_o
                                                       ethernet/mpr/ipp7_anti_loop_AND_71_o1
    SLICE_X33Y69.BX      net (fanout=1)        0.541   ethernet/mpr/ipp7_anti_loop_AND_71_o
    SLICE_X33Y69.COUT    Tbxcy                 0.669   ethernet/mpr/ipsum7r(0)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000021
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001d
    SLICE_X33Y70.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig00000039
    SLICE_X33Y70.COUT    Tbyp                  0.103   ethernet/mpr/ipsum7r(2)
                                                       ethernet/mpr/ipsum31/blk00000001/blk0000001b
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000019
    SLICE_X33Y71.CIN     net (fanout=1)        0.000   ethernet/mpr/ipsum31/blk00000001/sig0000003b
    SLICE_X33Y71.Y       Tciny                 0.756   ethernet/mpr/ipsum7r(4)
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000017
                                                       ethernet/mpr/ipsum31/blk00000001/blk00000014
    SLICE_X32Y70.F1      net (fanout=1)        0.103   ethernet/mpr/ipsum7r(5)
    SLICE_X32Y70.CLK     Tfck                  0.776   ethernet/mpr/Shift(25)_5
                                                       ethernet/mpr/Mmux_Shift[25][5]_ipsum7r[7]_MUX_5743_o11
                                                       ethernet/mpr/Shift(25)_5
    -------------------------------------------------  ---------------------------
    Total                                     16.726ns (10.580ns logic, 6.146ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_16 (SLICE_X66Y37.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_0 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      -0.003ns (0.011 - 0.014)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_0 to ethernet/aa/Mshreg_Shift_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y39.YQ      Tcko                  0.409   ethernet/aa/Shift(22)_1
                                                       ethernet/aa/Shift(22)_0
    SLICE_X66Y37.BY      net (fanout=1)        0.308   ethernet/aa/Shift(22)_0
    SLICE_X66Y37.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_16
                                                       ethernet/aa/Mshreg_Shift_16
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.299ns logic, 0.308ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_12 (SLICE_X54Y23.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.625ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(22)_7 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.022 - 0.016)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(22)_7 to ethernet/aa/Mshreg_Shift_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y23.XQ      Tcko                  0.412   ethernet/aa/Shift(22)_7
                                                       ethernet/aa/Shift(22)_7
    SLICE_X54Y23.BY      net (fanout=1)        0.329   ethernet/aa/Shift(22)_7
    SLICE_X54Y23.CLK     Tdh         (-Th)     0.110   ethernet/aa/Shift_1211
                                                       ethernet/aa/Mshreg_Shift_12
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.302ns logic, 0.329ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/aa/Mshreg_Shift_141 (SLICE_X66Y36.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/aa/Shift(18)_1 (FF)
  Destination:          ethernet/aa/Mshreg_Shift_141 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.061 - 0.058)
  Source Clock:         e_tx_clk_bf_BUFG rising at 40.000ns
  Destination Clock:    e_tx_clk_bf_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/aa/Shift(18)_1 to ethernet/aa/Mshreg_Shift_141
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y37.YQ      Tcko                  0.454   ethernet/aa/Shift(18)_2
                                                       ethernet/aa/Shift(18)_1
    SLICE_X66Y36.BY      net (fanout=1)        0.329   ethernet/aa/Shift(18)_1
    SLICE_X66Y36.CLK     Tdh         (-Th)     0.110   ethernet/aa/Mshreg_Shift_141
                                                       ethernet/aa/Mshreg_Shift_141
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.344ns logic, 0.329ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_tx_clk_bf" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y1.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y4.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y1.CLKB
  Clock network: e_tx_clk_bf_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.500ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 12.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 12.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpc)
  Physical resource: pll_1/DCM_SP_INST/CLKIN
  Logical resource: pll_1/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll_1/CLKIN_IBUFG_OUT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK0_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS 
 HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK0_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: pll_2/DCM_SP_INST/CLKIN
  Logical resource: pll_2/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clk_50
--------------------------------------------------------------------------------
Slack: 16.365ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.635ns (275.103MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK0
  Logical resource: pll_1/DCM_SP_INST/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll_1/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 4.00 to 80 nS 
and duty cycle corrected to HIGH 40 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6773 paths analyzed, 1290 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  66.720ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checkSave_1 (SLICE_X30Y9.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checkSave_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.340ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checkSave_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y50.YQ      Tcko                  0.511   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X34Y20.G2      net (fanout=20)       2.509   BTN_NORTH_strob
    SLICE_X34Y20.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X34Y20.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X34Y20.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X30Y17.G3      net (fanout=107)      1.335   ethernet/local_reset_summary
    SLICE_X30Y17.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X30Y17.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X30Y17.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X30Y9.CE       net (fanout=8)        0.822   ethernet/ih/_n0934_inv
    SLICE_X30Y9.CLK      Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_1
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (3.634ns logic, 4.706ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/checkSave_1 (FF)
  Requirement:          80.000ns
  Data Path Delay:      10.722ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/checkSave_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.XQ      Tcko                  0.515   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X34Y34.G4      net (fanout=1)        0.798   ethernet/flag_is_input_IP_valid
    SLICE_X34Y34.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.F4      net (fanout=1)        0.890   ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.G4      net (fanout=1)        0.782   ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X34Y20.F3      net (fanout=1)        0.581   ethernet/local_reset_signal_3
    SLICE_X34Y20.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X30Y17.G3      net (fanout=107)      1.335   ethernet/local_reset_summary
    SLICE_X30Y17.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X30Y17.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X30Y17.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X30Y9.CE       net (fanout=8)        0.822   ethernet/ih/_n0934_inv
    SLICE_X30Y9.CLK      Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_1
    -------------------------------------------------  ---------------------------
    Total                                     10.722ns (5.474ns logic, 5.248ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/checkSave_1 (FF)
  Requirement:          80.000ns
  Data Path Delay:      10.722ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/checkSave_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y26.YQ      Tcko                  0.511   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X34Y34.G3      net (fanout=6)        0.802   ethernet/dh/input_in_process_negedge
    SLICE_X34Y34.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.F4      net (fanout=1)        0.890   ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.G4      net (fanout=1)        0.782   ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X34Y20.F3      net (fanout=1)        0.581   ethernet/local_reset_signal_3
    SLICE_X34Y20.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X30Y17.G3      net (fanout=107)      1.335   ethernet/local_reset_summary
    SLICE_X30Y17.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X30Y17.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X30Y17.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X30Y9.CE       net (fanout=8)        0.822   ethernet/ih/_n0934_inv
    SLICE_X30Y9.CLK      Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_1
    -------------------------------------------------  ---------------------------
    Total                                     10.722ns (5.470ns logic, 5.252ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checkSave_0 (SLICE_X30Y9.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checkSave_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.340ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checkSave_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y50.YQ      Tcko                  0.511   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X34Y20.G2      net (fanout=20)       2.509   BTN_NORTH_strob
    SLICE_X34Y20.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X34Y20.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X34Y20.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X30Y17.G3      net (fanout=107)      1.335   ethernet/local_reset_summary
    SLICE_X30Y17.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X30Y17.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X30Y17.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X30Y9.CE       net (fanout=8)        0.822   ethernet/ih/_n0934_inv
    SLICE_X30Y9.CLK      Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_0
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (3.634ns logic, 4.706ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/checkSave_0 (FF)
  Requirement:          80.000ns
  Data Path Delay:      10.722ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/checkSave_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.XQ      Tcko                  0.515   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X34Y34.G4      net (fanout=1)        0.798   ethernet/flag_is_input_IP_valid
    SLICE_X34Y34.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.F4      net (fanout=1)        0.890   ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.G4      net (fanout=1)        0.782   ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X34Y20.F3      net (fanout=1)        0.581   ethernet/local_reset_signal_3
    SLICE_X34Y20.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X30Y17.G3      net (fanout=107)      1.335   ethernet/local_reset_summary
    SLICE_X30Y17.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X30Y17.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X30Y17.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X30Y9.CE       net (fanout=8)        0.822   ethernet/ih/_n0934_inv
    SLICE_X30Y9.CLK      Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_0
    -------------------------------------------------  ---------------------------
    Total                                     10.722ns (5.474ns logic, 5.248ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/checkSave_0 (FF)
  Requirement:          80.000ns
  Data Path Delay:      10.722ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/checkSave_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y26.YQ      Tcko                  0.511   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X34Y34.G3      net (fanout=6)        0.802   ethernet/dh/input_in_process_negedge
    SLICE_X34Y34.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.F4      net (fanout=1)        0.890   ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.G4      net (fanout=1)        0.782   ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X34Y20.F3      net (fanout=1)        0.581   ethernet/local_reset_signal_3
    SLICE_X34Y20.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X30Y17.G3      net (fanout=107)      1.335   ethernet/local_reset_summary
    SLICE_X30Y17.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X30Y17.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X30Y17.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X30Y9.CE       net (fanout=8)        0.822   ethernet/ih/_n0934_inv
    SLICE_X30Y9.CLK      Tceck                 0.483   ethernet/ih/checkSave(1)
                                                       ethernet/ih/checkSave_0
    -------------------------------------------------  ---------------------------
    Total                                     10.722ns (5.470ns logic, 5.252ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/ih/checkSave_3 (SLICE_X30Y8.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_strob (FF)
  Destination:          ethernet/ih/checkSave_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.340ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 70.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_strob to ethernet/ih/checkSave_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y50.YQ      Tcko                  0.511   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    SLICE_X34Y20.G2      net (fanout=20)       2.509   BTN_NORTH_strob
    SLICE_X34Y20.Y       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary_SW1
    SLICE_X34Y20.F4      net (fanout=1)        0.020   ethernet/N15
    SLICE_X34Y20.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X30Y17.G3      net (fanout=107)      1.335   ethernet/local_reset_summary
    SLICE_X30Y17.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X30Y17.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X30Y17.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X30Y8.CE       net (fanout=8)        0.822   ethernet/ih/_n0934_inv
    SLICE_X30Y8.CLK      Tceck                 0.483   ethernet/ih/checkSave(3)
                                                       ethernet/ih/checkSave_3
    -------------------------------------------------  ---------------------------
    Total                                      8.340ns (3.634ns logic, 4.706ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/ap/dataen (FF)
  Destination:          ethernet/ih/checkSave_3 (FF)
  Requirement:          80.000ns
  Data Path Delay:      10.722ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/ap/dataen to ethernet/ih/checkSave_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y24.XQ      Tcko                  0.515   ethernet/flag_is_input_IP_valid
                                                       ethernet/ap/dataen
    SLICE_X34Y34.G4      net (fanout=1)        0.798   ethernet/flag_is_input_IP_valid
    SLICE_X34Y34.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.F4      net (fanout=1)        0.890   ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.G4      net (fanout=1)        0.782   ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X34Y20.F3      net (fanout=1)        0.581   ethernet/local_reset_signal_3
    SLICE_X34Y20.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X30Y17.G3      net (fanout=107)      1.335   ethernet/local_reset_summary
    SLICE_X30Y17.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X30Y17.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X30Y17.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X30Y8.CE       net (fanout=8)        0.822   ethernet/ih/_n0934_inv
    SLICE_X30Y8.CLK      Tceck                 0.483   ethernet/ih/checkSave(3)
                                                       ethernet/ih/checkSave_3
    -------------------------------------------------  ---------------------------
    Total                                     10.722ns (5.474ns logic, 5.248ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     69.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/dh/input_in_process_negedge (FF)
  Destination:          ethernet/ih/checkSave_3 (FF)
  Requirement:          80.000ns
  Data Path Delay:      10.722ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 0.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/dh/input_in_process_negedge to ethernet/ih/checkSave_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y26.YQ      Tcko                  0.511   ethernet/dh/input_in_process_negedge
                                                       ethernet/dh/input_in_process_negedge
    SLICE_X34Y34.G3      net (fanout=6)        0.802   ethernet/dh/input_in_process_negedge
    SLICE_X34Y34.Y       Tilo                  0.660   ethernet/dh/_n0266_inv
                                                       ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.F4      net (fanout=1)        0.890   ethernet/dh/isNotAValidPacket0
    SLICE_X39Y14.X       Tilo                  0.612   ethernet/dh/isNotAValidPacket110
                                                       ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.G4      net (fanout=1)        0.782   ethernet/dh/isNotAValidPacket110
    SLICE_X39Y32.Y       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.F3      net (fanout=1)        0.020   ethernet/dh/isNotAValidPacket134
    SLICE_X39Y32.X       Tilo                  0.612   ethernet/local_reset_signal_3
                                                       ethernet/dh/isNotAValidPacket179
    SLICE_X34Y20.F3      net (fanout=1)        0.581   ethernet/local_reset_signal_3
    SLICE_X34Y20.X       Tilo                  0.660   ethernet/local_reset_summary
                                                       ethernet/local_reset_summary
    SLICE_X30Y17.G3      net (fanout=107)      1.335   ethernet/local_reset_summary
    SLICE_X30Y17.Y       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv_SW1
    SLICE_X30Y17.F3      net (fanout=1)        0.020   ethernet/ih/N23
    SLICE_X30Y17.X       Tilo                  0.660   ethernet/ih/_n0934_inv
                                                       ethernet/ih/_n0934_inv
    SLICE_X30Y8.CE       net (fanout=8)        0.822   ethernet/ih/_n0934_inv
    SLICE_X30Y8.CLK      Tceck                 0.483   ethernet/ih/checkSave(3)
                                                       ethernet/ih/checkSave_3
    -------------------------------------------------  ---------------------------
    Total                                     10.722ns (5.470ns logic, 5.252ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------

Paths for end point ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E (SLICE_X18Y5.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/input_fifo_rdempty_delay_0 (FF)
  Destination:          ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.685ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 falling at 120.000ns
  Destination Clock:    clk_12 falling at 120.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/input_fifo_rdempty_delay_0 to ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y5.XQ       Tcko                  0.412   ethernet/input_fifo_rdempty_delay(0)
                                                       ethernet/input_fifo_rdempty_delay_0
    SLICE_X18Y5.BY       net (fanout=6)        0.383   ethernet/input_fifo_rdempty_delay(0)
    SLICE_X18Y5.CLK      Tdh         (-Th)     0.110   ethernet/input_fifo_rdempty_delay(0)
                                                       ethernet/Mshreg_input_fifo_rdempty_delay_15/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.685ns (0.302ns logic, 0.383ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/preambula_ended (SLICE_X27Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/preambula_ended (FF)
  Destination:          ethernet/preambula_ended (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/preambula_ended to ethernet/preambula_ended
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y14.XQ      Tcko                  0.411   ethernet/preambula_ended
                                                       ethernet/preambula_ended
    SLICE_X27Y14.BX      net (fanout=13)       0.353   ethernet/preambula_ended
    SLICE_X27Y14.CLK     Tckdi       (-Th)    -0.080   ethernet/preambula_ended
                                                       ethernet/preambula_ended
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.491ns logic, 0.353ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (SLICE_X2Y4.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_12 rising at 80.000ns
  Destination Clock:    clk_12 rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y4.XQ        Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    SLICE_X2Y4.BX        net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg<1>
    SLICE_X2Y4.CLK       Tckdi       (-Th)    -0.116   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_2/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 4.00 to 80 nS and duty cycle corrected to HIGH 40 nS 

--------------------------------------------------------------------------------
Slack: 74.546ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_2/DCM_SP_INST/CLKDV
  Logical resource: pll_2/DCM_SP_INST/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: pll_2/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------
Slack: 77.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKB
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.B/CLKB
  Location pin: RAMB16_X0Y0.CLKB
  Clock network: clk_12
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  divided by 2.00 to 10 nS and 
duty cycle corrected to HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 630 paths analyzed, 113 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.150ns.
--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X25Y50.CE), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_21 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.150ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_21 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y69.YQ      Tcko                  0.511   BTN_NORTH_counter(20)
                                                       BTN_NORTH_counter_21
    SLICE_X29Y65.G3      net (fanout=2)        1.116   BTN_NORTH_counter(21)
    SLICE_X29Y65.COUT    Topcyg                0.871   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X24Y50.G3      net (fanout=2)        1.117   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X24Y50.Y       Tilo                  0.660   _n0108_inv
                                                       _n0108_inv1
    SLICE_X25Y50.CE      net (fanout=1)        0.731   _n0108_inv
    SLICE_X25Y50.CLK     Tceck                 0.483   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      6.150ns (3.186ns logic, 2.964ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_24 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.113ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.074 - 0.086)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_24 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y71.XQ      Tcko                  0.514   BTN_NORTH_counter(24)
                                                       BTN_NORTH_counter_24
    SLICE_X29Y65.F1      net (fanout=2)        0.936   BTN_NORTH_counter(24)
    SLICE_X29Y65.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
                                                       BTN_NORTH_counter(24)_rt
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(0)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X24Y50.G3      net (fanout=2)        1.117   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X24Y50.Y       Tilo                  0.660   _n0108_inv
                                                       _n0108_inv1
    SLICE_X25Y50.CE      net (fanout=1)        0.731   _n0108_inv
    SLICE_X25Y50.CLK     Tceck                 0.483   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      6.113ns (3.329ns logic, 2.784ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_23 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.014ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.074 - 0.086)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_23 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.YQ      Tcko                  0.511   BTN_NORTH_counter(22)
                                                       BTN_NORTH_counter_23
    SLICE_X29Y65.G1      net (fanout=2)        0.980   BTN_NORTH_counter(23)
    SLICE_X29Y65.COUT    Topcyg                0.871   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X24Y50.G3      net (fanout=2)        1.117   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X24Y50.Y       Tilo                  0.660   _n0108_inv
                                                       _n0108_inv1
    SLICE_X25Y50.CE      net (fanout=1)        0.731   _n0108_inv
    SLICE_X25Y50.CLK     Tceck                 0.483   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      6.014ns (3.186ns logic, 2.828ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_strob (SLICE_X25Y50.BY), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_21 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.673ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_21 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y69.YQ      Tcko                  0.511   BTN_NORTH_counter(20)
                                                       BTN_NORTH_counter_21
    SLICE_X29Y65.G3      net (fanout=2)        1.116   BTN_NORTH_counter(21)
    SLICE_X29Y65.COUT    Topcyg                0.871   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X25Y50.BY      net (fanout=2)        1.200   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X25Y50.CLK     Tdick                 0.314   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (2.357ns logic, 2.316ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_24 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.636ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.074 - 0.086)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_24 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y71.XQ      Tcko                  0.514   BTN_NORTH_counter(24)
                                                       BTN_NORTH_counter_24
    SLICE_X29Y65.F1      net (fanout=2)        0.936   BTN_NORTH_counter(24)
    SLICE_X29Y65.COUT    Topcyf                1.011   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
                                                       BTN_NORTH_counter(24)_rt
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(0)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X25Y50.BY      net (fanout=2)        1.200   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X25Y50.CLK     Tdick                 0.314   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (2.500ns logic, 2.136ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_23 (FF)
  Destination:          BTN_NORTH_strob (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.537ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.074 - 0.086)
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_23 to BTN_NORTH_strob
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y70.YQ      Tcko                  0.511   BTN_NORTH_counter(22)
                                                       BTN_NORTH_counter_23
    SLICE_X29Y65.G1      net (fanout=2)        0.980   BTN_NORTH_counter(23)
    SLICE_X29Y65.COUT    Topcyg                0.871   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_lut(1)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(1)
    SLICE_X29Y66.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(2)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(3)
    SLICE_X29Y67.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(4)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(5)
    SLICE_X29Y68.COUT    Tbyp                  0.103   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(6)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.CIN     net (fanout=1)        0.000   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(7)
    SLICE_X29Y69.XB      Tcinxb                0.352   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
                                                       BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X25Y50.BY      net (fanout=2)        1.200   BTN_NORTH_strob_BTN_NORTH_counter[31]_AND_3_o_wg_cy(8)
    SLICE_X25Y50.CLK     Tdick                 0.314   BTN_NORTH_strob
                                                       BTN_NORTH_strob
    -------------------------------------------------  ---------------------------
    Total                                      4.537ns (2.357ns logic, 2.180ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_31 (SLICE_X27Y74.CIN), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_0 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.285ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_0 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y59.XQ      Tcko                  0.514   BTN_NORTH_counter(0)
                                                       BTN_NORTH_counter_0
    SLICE_X27Y59.F2      net (fanout=2)        0.446   BTN_NORTH_counter(0)
    SLICE_X27Y59.COUT    Topcyf                1.011   BTN_NORTH_counter(0)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_lut(0)_INV_0
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(0)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X27Y60.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(1)
    SLICE_X27Y60.COUT    Tbyp                  0.103   BTN_NORTH_counter(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y61.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.285ns (3.839ns logic, 0.446ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_2 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_2 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y60.XQ      Tcko                  0.514   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter_2
    SLICE_X27Y60.F1      net (fanout=2)        0.478   BTN_NORTH_counter(2)
    SLICE_X27Y60.COUT    Topcyf                1.011   BTN_NORTH_counter(2)
                                                       BTN_NORTH_counter(2)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(2)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y61.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(3)
    SLICE_X27Y61.COUT    Tbyp                  0.103   BTN_NORTH_counter(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (3.736ns logic, 0.478ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BTN_NORTH_counter_4 (FF)
  Destination:          BTN_NORTH_counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.090ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 0.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: BTN_NORTH_counter_4 to BTN_NORTH_counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.XQ      Tcko                  0.514   BTN_NORTH_counter(4)
                                                       BTN_NORTH_counter_4
    SLICE_X27Y61.F2      net (fanout=2)        0.457   BTN_NORTH_counter(4)
    SLICE_X27Y61.COUT    Topcyf                1.011   BTN_NORTH_counter(4)
                                                       BTN_NORTH_counter(4)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(4)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(5)
    SLICE_X27Y62.COUT    Tbyp                  0.103   BTN_NORTH_counter(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(6)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(7)
    SLICE_X27Y63.COUT    Tbyp                  0.103   BTN_NORTH_counter(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(8)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(9)
    SLICE_X27Y64.COUT    Tbyp                  0.103   BTN_NORTH_counter(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(10)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(11)
    SLICE_X27Y65.COUT    Tbyp                  0.103   BTN_NORTH_counter(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(12)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(13)
    SLICE_X27Y66.COUT    Tbyp                  0.103   BTN_NORTH_counter(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(14)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(15)
    SLICE_X27Y67.COUT    Tbyp                  0.103   BTN_NORTH_counter(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(16)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(17)
    SLICE_X27Y68.COUT    Tbyp                  0.103   BTN_NORTH_counter(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(18)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(19)
    SLICE_X27Y69.COUT    Tbyp                  0.103   BTN_NORTH_counter(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(20)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(21)
    SLICE_X27Y70.COUT    Tbyp                  0.103   BTN_NORTH_counter(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(22)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(23)
    SLICE_X27Y71.COUT    Tbyp                  0.103   BTN_NORTH_counter(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(24)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(25)
    SLICE_X27Y72.COUT    Tbyp                  0.103   BTN_NORTH_counter(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(26)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(27)
    SLICE_X27Y73.COUT    Tbyp                  0.103   BTN_NORTH_counter(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(28)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CIN     net (fanout=1)        0.000   Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(29)
    SLICE_X27Y74.CLK     Tcinck                0.872   BTN_NORTH_counter(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_cy(30)
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(31)
                                                       BTN_NORTH_counter_31
    -------------------------------------------------  ---------------------------
    Total                                      4.090ns (3.633ns logic, 0.457ns route)
                                                       (88.8% logic, 11.2% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_20 (SLICE_X27Y69.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_20 (FF)
  Destination:          BTN_NORTH_counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_20 to BTN_NORTH_counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y69.XQ      Tcko                  0.411   BTN_NORTH_counter(20)
                                                       BTN_NORTH_counter_20
    SLICE_X27Y69.F4      net (fanout=2)        0.290   BTN_NORTH_counter(20)
    SLICE_X27Y69.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(20)
                                                       BTN_NORTH_counter(20)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(20)
                                                       BTN_NORTH_counter_20
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_26 (SLICE_X27Y72.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_26 (FF)
  Destination:          BTN_NORTH_counter_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_26 to BTN_NORTH_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y72.XQ      Tcko                  0.411   BTN_NORTH_counter(26)
                                                       BTN_NORTH_counter_26
    SLICE_X27Y72.F4      net (fanout=2)        0.290   BTN_NORTH_counter(26)
    SLICE_X27Y72.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(26)
                                                       BTN_NORTH_counter(26)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(26)
                                                       BTN_NORTH_counter_26
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.107ns logic, 0.290ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point BTN_NORTH_counter_16 (SLICE_X27Y67.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BTN_NORTH_counter_16 (FF)
  Destination:          BTN_NORTH_counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_2x rising at 10.000ns
  Destination Clock:    clk_2x rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: BTN_NORTH_counter_16 to BTN_NORTH_counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y67.XQ      Tcko                  0.411   BTN_NORTH_counter(16)
                                                       BTN_NORTH_counter_16
    SLICE_X27Y67.F4      net (fanout=2)        0.296   BTN_NORTH_counter(16)
    SLICE_X27Y67.CLK     Tckf        (-Th)    -0.696   BTN_NORTH_counter(16)
                                                       BTN_NORTH_counter(16)_rt
                                                       Madd_BTN_NORTH_counter[31]_GND_1_o_add_6_OUT_xor(16)
                                                       BTN_NORTH_counter_16
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (1.107ns logic, 0.296ns route)
                                                       (78.9% logic, 21.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLK2X_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.998ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.002ns (333.111MHz) (Tdcmpco)
  Physical resource: pll_1/DCM_SP_INST/CLK2X
  Logical resource: pll_1/DCM_SP_INST/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll_1/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: BTN_NORTH_ff/CLK
  Logical resource: BTN_NORTH_ff/CK
  Location pin: SLICE_X22Y51.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------
Slack: 8.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: BTN_NORTH_ff/CLK
  Logical resource: BTN_NORTH_ff/CK
  Location pin: SLICE_X22Y51.CLK
  Clock network: clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from  NET 
"pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;  multiplied by 2.00 to 40 nS 
and duty cycle corrected to HIGH 20 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1030 paths analyzed, 526 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.272ns.
--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_trigger (SLICE_X17Y69.BX), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_8 (FF)
  Destination:          adc_02/adc_data_trigger (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.348ns (Levels of Logic = 2)
  Clock Path Skew:      -3.788ns (0.107 - 3.895)
  Source Clock:         adc_02_sck_OBUF falling at 20.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_8 to adc_02/adc_data_trigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.YQ      Tcko                  0.511   adc_02_data(9)
                                                       adc_02/adc_data_reg_8
    SLICE_X17Y55.F3      net (fanout=8)        1.393   adc_02_data(8)
    SLICE_X17Y55.COUT    Topcyf                1.011   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(9)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_lut(8)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(8)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(9)
    SLICE_X17Y56.CIN     net (fanout=1)        0.000   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(9)
    SLICE_X17Y56.COUT    Tbyp                  0.103   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(11)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(10)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(11)
    SLICE_X17Y69.BX      net (fanout=1)        1.062   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(11)
    SLICE_X17Y69.CLK     Tdick                 0.268   adc_02/adc_data_trigger
                                                       adc_02/adc_data_trigger
    -------------------------------------------------  ---------------------------
    Total                                      4.348ns (1.893ns logic, 2.455ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_0 (FF)
  Destination:          adc_02/adc_data_trigger (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.242ns (Levels of Logic = 6)
  Clock Path Skew:      -3.795ns (0.107 - 3.902)
  Source Clock:         adc_02_sck_OBUF falling at 20.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_0 to adc_02/adc_data_trigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y49.YQ      Tcko                  0.511   adc_02_data(1)
                                                       adc_02/adc_data_reg_0
    SLICE_X17Y51.F4      net (fanout=4)        0.875   adc_02_data(0)
    SLICE_X17Y51.COUT    Topcyf                1.011   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(1)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_lut(0)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(0)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(1)
    SLICE_X17Y52.CIN     net (fanout=1)        0.000   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(1)
    SLICE_X17Y52.COUT    Tbyp                  0.103   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(3)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(2)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(3)
    SLICE_X17Y53.CIN     net (fanout=1)        0.000   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(3)
    SLICE_X17Y53.COUT    Tbyp                  0.103   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(5)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(4)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(5)
    SLICE_X17Y54.CIN     net (fanout=1)        0.000   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(5)
    SLICE_X17Y54.COUT    Tbyp                  0.103   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(7)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(6)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(7)
    SLICE_X17Y55.CIN     net (fanout=1)        0.000   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(7)
    SLICE_X17Y55.COUT    Tbyp                  0.103   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(9)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(8)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(9)
    SLICE_X17Y56.CIN     net (fanout=1)        0.000   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(9)
    SLICE_X17Y56.COUT    Tbyp                  0.103   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(11)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(10)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(11)
    SLICE_X17Y69.BX      net (fanout=1)        1.062   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(11)
    SLICE_X17Y69.CLK     Tdick                 0.268   adc_02/adc_data_trigger
                                                       adc_02/adc_data_trigger
    -------------------------------------------------  ---------------------------
    Total                                      4.242ns (2.305ns logic, 1.937ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_3 (FF)
  Destination:          adc_02/adc_data_trigger (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 5)
  Clock Path Skew:      -3.795ns (0.107 - 3.902)
  Source Clock:         adc_02_sck_OBUF falling at 20.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_3 to adc_02/adc_data_trigger
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y48.XQ      Tcko                  0.515   adc_02_data(3)
                                                       adc_02/adc_data_reg_3
    SLICE_X17Y52.G3      net (fanout=4)        1.108   adc_02_data(3)
    SLICE_X17Y52.COUT    Topcyg                0.871   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(3)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_lut(3)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(3)
    SLICE_X17Y53.CIN     net (fanout=1)        0.000   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(3)
    SLICE_X17Y53.COUT    Tbyp                  0.103   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(5)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(4)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(5)
    SLICE_X17Y54.CIN     net (fanout=1)        0.000   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(5)
    SLICE_X17Y54.COUT    Tbyp                  0.103   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(7)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(6)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(7)
    SLICE_X17Y55.CIN     net (fanout=1)        0.000   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(7)
    SLICE_X17Y55.COUT    Tbyp                  0.103   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(9)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(8)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(9)
    SLICE_X17Y56.CIN     net (fanout=1)        0.000   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(9)
    SLICE_X17Y56.COUT    Tbyp                  0.103   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(11)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(10)
                                                       adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(11)
    SLICE_X17Y69.BX      net (fanout=1)        1.062   adc_02/Mcompar_adc_data_reg_prev[11]_adc_data_reg[11]_LessThan_36_o_cy(11)
    SLICE_X17Y69.CLK     Tdick                 0.268   adc_02/adc_data_trigger
                                                       adc_02/adc_data_trigger
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (2.066ns logic, 2.170ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_prev_11 (SLICE_X16Y48.G3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_8 (FF)
  Destination:          adc_02/adc_data_reg_prev_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.359ns (Levels of Logic = 2)
  Clock Path Skew:      -3.776ns (0.119 - 3.895)
  Source Clock:         adc_02_sck_OBUF falling at 20.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_8 to adc_02/adc_data_reg_prev_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.YQ      Tcko                  0.511   adc_02_data(9)
                                                       adc_02/adc_data_reg_8
    SLICE_X16Y49.G2      net (fanout=8)        2.035   adc_02_data(8)
    SLICE_X16Y49.Y       Tilo                  0.660   adc_02/adc_data_reg_prev(9)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)111
    SLICE_X16Y48.G3      net (fanout=2)        0.037   adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)11
    SLICE_X16Y48.CLK     Tgck                  1.116   adc_02/adc_data_reg_prev(11)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(11)12
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(11)1_f5
                                                       adc_02/adc_data_reg_prev_11
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (2.287ns logic, 2.072ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_7 (FF)
  Destination:          adc_02/adc_data_reg_prev_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.274ns (Levels of Logic = 2)
  Clock Path Skew:      -3.776ns (0.119 - 3.895)
  Source Clock:         adc_02_sck_OBUF falling at 20.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_7 to adc_02/adc_data_reg_prev_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.XQ      Tcko                  0.514   adc_02_data(7)
                                                       adc_02/adc_data_reg_7
    SLICE_X16Y49.G1      net (fanout=8)        0.947   adc_02_data(7)
    SLICE_X16Y49.Y       Tilo                  0.660   adc_02/adc_data_reg_prev(9)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)111
    SLICE_X16Y48.G3      net (fanout=2)        0.037   adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)11
    SLICE_X16Y48.CLK     Tgck                  1.116   adc_02/adc_data_reg_prev(11)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(11)12
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(11)1_f5
                                                       adc_02/adc_data_reg_prev_11
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (2.290ns logic, 0.984ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_5 (FF)
  Destination:          adc_02/adc_data_reg_prev_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.961ns (Levels of Logic = 2)
  Clock Path Skew:      -3.780ns (0.119 - 3.899)
  Source Clock:         adc_02_sck_OBUF falling at 20.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_5 to adc_02/adc_data_reg_prev_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.XQ      Tcko                  0.514   adc_02_data(5)
                                                       adc_02/adc_data_reg_5
    SLICE_X16Y49.G4      net (fanout=10)       0.634   adc_02_data(5)
    SLICE_X16Y49.Y       Tilo                  0.660   adc_02/adc_data_reg_prev(9)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)111
    SLICE_X16Y48.G3      net (fanout=2)        0.037   adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)11
    SLICE_X16Y48.CLK     Tgck                  1.116   adc_02/adc_data_reg_prev(11)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(11)12
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(11)1_f5
                                                       adc_02/adc_data_reg_prev_11
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (2.290ns logic, 0.671ns route)
                                                       (77.3% logic, 22.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_02/adc_data_reg_prev_9 (SLICE_X16Y49.F3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_8 (FF)
  Destination:          adc_02/adc_data_reg_prev_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.019ns (Levels of Logic = 2)
  Clock Path Skew:      -3.776ns (0.119 - 3.895)
  Source Clock:         adc_02_sck_OBUF falling at 20.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_8 to adc_02/adc_data_reg_prev_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y44.YQ      Tcko                  0.511   adc_02_data(9)
                                                       adc_02/adc_data_reg_8
    SLICE_X16Y49.G2      net (fanout=8)        2.035   adc_02_data(8)
    SLICE_X16Y49.Y       Tilo                  0.660   adc_02/adc_data_reg_prev(9)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)111
    SLICE_X16Y49.F3      net (fanout=2)        0.037   adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)11
    SLICE_X16Y49.CLK     Tfck                  0.776   adc_02/adc_data_reg_prev(9)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(9)11
                                                       adc_02/adc_data_reg_prev_9
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (1.947ns logic, 2.072ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_7 (FF)
  Destination:          adc_02/adc_data_reg_prev_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.934ns (Levels of Logic = 2)
  Clock Path Skew:      -3.776ns (0.119 - 3.895)
  Source Clock:         adc_02_sck_OBUF falling at 20.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_7 to adc_02/adc_data_reg_prev_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.XQ      Tcko                  0.514   adc_02_data(7)
                                                       adc_02/adc_data_reg_7
    SLICE_X16Y49.G1      net (fanout=8)        0.947   adc_02_data(7)
    SLICE_X16Y49.Y       Tilo                  0.660   adc_02/adc_data_reg_prev(9)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)111
    SLICE_X16Y49.F3      net (fanout=2)        0.037   adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)11
    SLICE_X16Y49.CLK     Tfck                  0.776   adc_02/adc_data_reg_prev(9)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(9)11
                                                       adc_02/adc_data_reg_prev_9
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (1.950ns logic, 0.984ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_02/adc_data_reg_5 (FF)
  Destination:          adc_02/adc_data_reg_prev_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.621ns (Levels of Logic = 2)
  Clock Path Skew:      -3.780ns (0.119 - 3.899)
  Source Clock:         adc_02_sck_OBUF falling at 20.000ns
  Destination Clock:    clk_dv rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_02/adc_data_reg_5 to adc_02/adc_data_reg_prev_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.XQ      Tcko                  0.514   adc_02_data(5)
                                                       adc_02/adc_data_reg_5
    SLICE_X16Y49.G4      net (fanout=10)       0.634   adc_02_data(5)
    SLICE_X16Y49.Y       Tilo                  0.660   adc_02/adc_data_reg_prev(9)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)111
    SLICE_X16Y49.F3      net (fanout=2)        0.037   adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(10)11
    SLICE_X16Y49.CLK     Tfck                  0.776   adc_02/adc_data_reg_prev(9)
                                                       adc_02/Madd_adc_data_reg[11]_GND_24_o_add_34_OUT_xor(9)11
                                                       adc_02/adc_data_reg_prev_9
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (1.950ns logic, 0.671ns route)
                                                       (74.4% logic, 25.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y4.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_3 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.778ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.059 - 0.061)
  Source Clock:         clk_dv falling at 60.000ns
  Destination Clock:    clk_dv falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_3 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y41.XQ       Tcko                  0.412   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<3>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_3
    RAMB16_X0Y4.ADDRA8   net (fanout=3)        0.480   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<3>
    RAMB16_X0Y4.CLKA     Tbcka       (-Th)     0.114   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.778ns (0.298ns logic, 0.480ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y4.ADDRA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.059 - 0.063)
  Source Clock:         clk_dv falling at 60.000ns
  Destination Clock:    clk_dv falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.YQ       Tcko                  0.409   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_6
    RAMB16_X0Y4.ADDRA11  net (fanout=3)        0.482   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<6>
    RAMB16_X0Y4.CLKA     Tbcka       (-Th)     0.114   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.295ns logic, 0.482ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAMB16_X0Y4.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7 (FF)
  Destination:          fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.059 - 0.063)
  Source Clock:         clk_dv falling at 60.000ns
  Destination Clock:    clk_dv falling at 60.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7 to fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y44.XQ       Tcko                  0.411   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2_7
    RAMB16_X0Y4.ADDRA12  net (fanout=3)        0.493   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_d2<7>
    RAMB16_X0Y4.CLKA     Tbcka       (-Th)     0.114   fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram
                                                       fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.297ns logic, 0.493ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pll_1/CLKDV_BUF" derived from
 NET "pll_1/CLKIN_IBUFG_OUT" PERIOD = 20 ns HIGH 40%;
 multiplied by 2.00 to 40 nS and duty cycle corrected to HIGH 20 nS 

--------------------------------------------------------------------------------
Slack: 34.546ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 5.454ns (183.352MHz) (Tdcmpdv)
  Physical resource: pll_1/DCM_SP_INST/CLKDV
  Logical resource: pll_1/DCM_SP_INST/CLKDV
  Location pin: DCM_X0Y1.CLKDV
  Clock network: pll_1/CLKDV_BUF
--------------------------------------------------------------------------------
Slack: 37.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: clk_dv
--------------------------------------------------------------------------------
Slack: 37.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: clk_dv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 343 paths analyzed, 182 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.980ns.
--------------------------------------------------------------------------------

Paths for end point ethernet/fte/error_pzdc (SLICE_X31Y9.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/error_pzdc (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.192ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/error_pzdc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y1.YQ       Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X31Y9.SR       net (fanout=7)        1.887   ethernet/fte/ena_posedge
    SLICE_X31Y9.CLK      Tsrck                 0.794   ethernet/local_reset_signal_1
                                                       ethernet/fte/error_pzdc
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (1.305ns logic, 1.887ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_3 (SLICE_X25Y0.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_3 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.622ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y1.YQ       Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X25Y0.SR       net (fanout=7)        1.317   ethernet/fte/ena_posedge
    SLICE_X25Y0.CLK      Tsrck                 0.794   ethernet/fte/datastorage(3)
                                                       ethernet/fte/datastorage_3
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (1.305ns logic, 1.317ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fte/datastorage_2 (SLICE_X25Y0.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ethernet/fte/ena_posedge (FF)
  Destination:          ethernet/fte/datastorage_2 (FF)
  Requirement:          16.000ns
  Data Path Delay:      2.622ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 16.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ethernet/fte/ena_posedge to ethernet/fte/datastorage_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y1.YQ       Tcko                  0.511   ethernet/fte/ena_posedge
                                                       ethernet/fte/ena_posedge
    SLICE_X25Y0.SR       net (fanout=7)        1.317   ethernet/fte/ena_posedge
    SLICE_X25Y0.CLK      Tsrck                 0.794   ethernet/fte/datastorage(3)
                                                       ethernet/fte/datastorage_2
    -------------------------------------------------  ---------------------------
    Total                                      2.622ns (1.305ns logic, 1.317ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X13Y3.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y3.XQ       Tcko                  0.411   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X13Y3.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<1>
    SLICE_X13Y3.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<1>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.491ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (SLICE_X13Y0.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y1.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    SLICE_X13Y0.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<3>
    SLICE_X13Y0.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<3>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X13Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Destination:          ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         e_rx_clk_BUFGP falling at 56.000ns
  Destination Clock:    e_rx_clk_BUFGP falling at 56.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 to ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y3.XQ       Tcko                  0.412   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    SLICE_X13Y2.BX       net (fanout=1)        0.317   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg<5>
    SLICE_X13Y2.CLK      Tckdi       (-Th)    -0.080   ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg<5>
                                                       ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "e_rx_clk_BUFGP/IBUFG" PERIOD = 40 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 36.545ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 16.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Tbp)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.697ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 24.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram/CLKA
  Logical resource: ethernet/fifo_input/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp36x36.ram.A/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: e_rx_clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RD_CLK = PERIOD TIMEGRP "RD_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X20Y8.SR
  Clock network: locked_2_INV_106_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X20Y8.SR
  Clock network: locked_2_INV_106_o
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X16Y44.SR
  Clock network: locked_2_INV_106_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_WR_CLK = PERIOD TIMEGRP "WR_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X18Y15.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X18Y15.SR
  Clock network: fifo_input_acp1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<8>/SR
  Logical resource: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8/SR
  Location pin: SLICE_X12Y45.SR
  Clock network: fifo_input_acp2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pll_1/CLKIN_IBUFG_OUT
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pll_1/CLKIN_IBUFG_OUT          |     20.000ns|      7.500ns|     16.680ns|            0|            0|            0|         8433|
| pll_1/CLK0_BUF                |     20.000ns|      6.000ns|     16.680ns|            0|            0|            0|         6773|
|  pll_2/CLKDV_BUF              |     80.000ns|     66.720ns|          N/A|            0|            0|         6773|            0|
| pll_1/CLK2X_BUF               |     10.000ns|      6.150ns|          N/A|            0|            0|          630|            0|
| pll_1/CLKDV_BUF               |     40.000ns|     16.272ns|          N/A|            0|            0|         1030|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.722|    9.616|    5.221|    7.415|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_rx_clk       |         |         |    3.192|    6.558|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock e_tx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
e_tx_clk       |   19.056|   17.107|    6.653|    4.866|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 429845 paths, 0 nets, and 10161 connections

Design statistics:
   Minimum period:  66.720ns{1}   (Maximum frequency:  14.988MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 23 18:00:35 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4578 MB



