0.6
2017.4
Dec 15 2017
20:57:24
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/.set_testcase.v,1617470622,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_alu.v,,,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/bram.v,1613615374,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/testbench_lc4_processor.v,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/.set_testcase.v,bram,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/clock_util.v,1613615374,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/delay_eight_cycles.v,,count;lc4_we_gen,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/delay_eight_cycles.v,1613615374,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/bram.v,,delay_eight_cycles,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/lc4_memory.v,1613615374,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/clock_util.v,,lc4_memory,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/lc4_prettyprint_errors.v,1613615374,verilog,,,,,,,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/register.v,1613615374,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/lc4_memory.v,,Nbit_reg,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_alu.v,1617328478,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_cla.v,,lc4_alu;lc4_alu_arith;lc4_alu_compare;lc4_alu_const;lc4_alu_decoder;lc4_alu_jump;lc4_alu_logic;lc4_alu_shifter,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_cla.v,1616873615,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_decoder.v,,cla16;gp1;gp2;gp4;gpn,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_decoder.v,1613615374,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_divider.v,,lc4_decoder,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_divider.v,1616873526,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_regfile.v,,lc4_divider;lc4_divider_one_iter,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_pipeline.v,1617470528,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/register.v,,lc4_processor,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_regfile.v,1616873717,verilog,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/lc4_pipeline.v,,lc4_regfile,,mylib,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/print_points.v,1613615374,verilog,,,,,,,,,,,,
/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/testbench_lc4_processor.v,1617467759,verilog,,,/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/.set_testcase.v;/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/print_points.v;/mnt/castor/seas_home/s/ssolit/CIS571/lab4-pipeline/include/lc4_prettyprint_errors.v,test_processor,,mylib,,,,,,
