// Seed: 1792577111
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input uwire id_2,
    output wire id_3,
    output wire id_4,
    input wand id_5,
    output tri0 id_6,
    output supply0 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output tri id_10,
    input tri0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    output supply0 id_14,
    input supply1 id_15,
    output wor id_16
);
  assign id_1 = id_0;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output logic id_4,
    input tri0 id_5,
    output wire id_6
);
  supply0 id_8 = id_3;
  module_0(
      id_2,
      id_6,
      id_5,
      id_8,
      id_6,
      id_1,
      id_8,
      id_6,
      id_6,
      id_6,
      id_6,
      id_8,
      id_5,
      id_3,
      id_6,
      id_2,
      id_8
  );
  reg id_9, id_10, id_11, id_12;
  always @(posedge 1 - 1 or id_5) begin
    id_4 <= id_5 == 1;
    begin
    end
    id_9 <= 1;
  end
  wire id_13;
endmodule
