// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_lstm_mul_float_32u_unsigned_int_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        str_in12_dout,
        str_in12_empty_n,
        str_in12_read,
        str_in23_dout,
        str_in23_empty_n,
        str_in23_read,
        l_mulStr1_din,
        l_mulStr1_full_n,
        l_mulStr1_write
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [1023:0] str_in12_dout;
input   str_in12_empty_n;
output   str_in12_read;
input  [1023:0] str_in23_dout;
input   str_in23_empty_n;
output   str_in23_read;
output  [1023:0] l_mulStr1_din;
input   l_mulStr1_full_n;
output   l_mulStr1_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg str_in12_read;
reg str_in23_read;
reg l_mulStr1_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    str_in12_blk_n;
reg    str_in23_blk_n;
reg    l_mulStr1_blk_n;
wire    ap_CS_fsm_state6;
reg   [1023:0] tmp_V_reg_664;
reg   [1023:0] tmp_V_5_reg_669;
wire    ap_CS_fsm_state2;
wire   [31:0] grp_fu_51_p2;
reg   [31:0] mul_reg_994;
wire    ap_CS_fsm_state5;
wire   [31:0] grp_fu_55_p2;
reg   [31:0] mul_1_reg_999;
wire   [31:0] grp_fu_59_p2;
reg   [31:0] mul_2_reg_1004;
wire   [31:0] grp_fu_63_p2;
reg   [31:0] mul_3_reg_1009;
wire   [31:0] grp_fu_67_p2;
reg   [31:0] mul_4_reg_1014;
wire   [31:0] grp_fu_71_p2;
reg   [31:0] mul_5_reg_1019;
wire   [31:0] grp_fu_75_p2;
reg   [31:0] mul_6_reg_1024;
wire   [31:0] grp_fu_79_p2;
reg   [31:0] mul_7_reg_1029;
wire   [31:0] grp_fu_83_p2;
reg   [31:0] mul_8_reg_1034;
wire   [31:0] grp_fu_87_p2;
reg   [31:0] mul_9_reg_1039;
wire   [31:0] grp_fu_91_p2;
reg   [31:0] mul_10_reg_1044;
wire   [31:0] grp_fu_95_p2;
reg   [31:0] mul_11_reg_1049;
wire   [31:0] grp_fu_99_p2;
reg   [31:0] mul_12_reg_1054;
wire   [31:0] grp_fu_103_p2;
reg   [31:0] mul_13_reg_1059;
wire   [31:0] grp_fu_107_p2;
reg   [31:0] mul_14_reg_1064;
wire   [31:0] grp_fu_111_p2;
reg   [31:0] mul_15_reg_1069;
wire   [31:0] grp_fu_115_p2;
reg   [31:0] mul_16_reg_1074;
wire   [31:0] grp_fu_119_p2;
reg   [31:0] mul_17_reg_1079;
wire   [31:0] grp_fu_123_p2;
reg   [31:0] mul_18_reg_1084;
wire   [31:0] grp_fu_127_p2;
reg   [31:0] mul_19_reg_1089;
wire   [31:0] grp_fu_131_p2;
reg   [31:0] mul_20_reg_1094;
wire   [31:0] grp_fu_135_p2;
reg   [31:0] mul_21_reg_1099;
wire   [31:0] grp_fu_139_p2;
reg   [31:0] mul_22_reg_1104;
wire   [31:0] grp_fu_143_p2;
reg   [31:0] mul_23_reg_1109;
wire   [31:0] grp_fu_147_p2;
reg   [31:0] mul_24_reg_1114;
wire   [31:0] grp_fu_151_p2;
reg   [31:0] mul_25_reg_1119;
wire   [31:0] grp_fu_155_p2;
reg   [31:0] mul_26_reg_1124;
wire   [31:0] grp_fu_159_p2;
reg   [31:0] mul_27_reg_1129;
wire   [31:0] grp_fu_163_p2;
reg   [31:0] mul_28_reg_1134;
wire   [31:0] grp_fu_167_p2;
reg   [31:0] mul_29_reg_1139;
wire   [31:0] grp_fu_171_p2;
reg   [31:0] mul_30_reg_1144;
wire   [31:0] grp_fu_175_p2;
reg   [31:0] mul_s_reg_1149;
wire    call_ret5_constructor_fu_41_ap_ready;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_0;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_1;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_2;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_3;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_4;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_5;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_6;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_7;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_8;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_9;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_10;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_11;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_12;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_13;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_14;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_15;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_16;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_17;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_18;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_19;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_20;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_21;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_22;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_23;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_24;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_25;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_26;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_27;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_28;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_29;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_30;
wire   [31:0] call_ret5_constructor_fu_41_ap_return_31;
wire    call_ret_constructor_fu_46_ap_ready;
wire   [31:0] call_ret_constructor_fu_46_ap_return_0;
wire   [31:0] call_ret_constructor_fu_46_ap_return_1;
wire   [31:0] call_ret_constructor_fu_46_ap_return_2;
wire   [31:0] call_ret_constructor_fu_46_ap_return_3;
wire   [31:0] call_ret_constructor_fu_46_ap_return_4;
wire   [31:0] call_ret_constructor_fu_46_ap_return_5;
wire   [31:0] call_ret_constructor_fu_46_ap_return_6;
wire   [31:0] call_ret_constructor_fu_46_ap_return_7;
wire   [31:0] call_ret_constructor_fu_46_ap_return_8;
wire   [31:0] call_ret_constructor_fu_46_ap_return_9;
wire   [31:0] call_ret_constructor_fu_46_ap_return_10;
wire   [31:0] call_ret_constructor_fu_46_ap_return_11;
wire   [31:0] call_ret_constructor_fu_46_ap_return_12;
wire   [31:0] call_ret_constructor_fu_46_ap_return_13;
wire   [31:0] call_ret_constructor_fu_46_ap_return_14;
wire   [31:0] call_ret_constructor_fu_46_ap_return_15;
wire   [31:0] call_ret_constructor_fu_46_ap_return_16;
wire   [31:0] call_ret_constructor_fu_46_ap_return_17;
wire   [31:0] call_ret_constructor_fu_46_ap_return_18;
wire   [31:0] call_ret_constructor_fu_46_ap_return_19;
wire   [31:0] call_ret_constructor_fu_46_ap_return_20;
wire   [31:0] call_ret_constructor_fu_46_ap_return_21;
wire   [31:0] call_ret_constructor_fu_46_ap_return_22;
wire   [31:0] call_ret_constructor_fu_46_ap_return_23;
wire   [31:0] call_ret_constructor_fu_46_ap_return_24;
wire   [31:0] call_ret_constructor_fu_46_ap_return_25;
wire   [31:0] call_ret_constructor_fu_46_ap_return_26;
wire   [31:0] call_ret_constructor_fu_46_ap_return_27;
wire   [31:0] call_ret_constructor_fu_46_ap_return_28;
wire   [31:0] call_ret_constructor_fu_46_ap_return_29;
wire   [31:0] call_ret_constructor_fu_46_ap_return_30;
wire   [31:0] call_ret_constructor_fu_46_ap_return_31;
reg    ap_block_state1;
wire   [31:0] l_val_V_465_fu_592_p1;
wire   [31:0] l_val_V_464_fu_589_p1;
wire   [31:0] l_val_V_463_fu_586_p1;
wire   [31:0] l_val_V_462_fu_583_p1;
wire   [31:0] l_val_V_461_fu_580_p1;
wire   [31:0] l_val_V_460_fu_577_p1;
wire   [31:0] l_val_V_459_fu_574_p1;
wire   [31:0] l_val_V_458_fu_571_p1;
wire   [31:0] l_val_V_457_fu_568_p1;
wire   [31:0] l_val_V_456_fu_565_p1;
wire   [31:0] l_val_V_455_fu_562_p1;
wire   [31:0] l_val_V_454_fu_559_p1;
wire   [31:0] l_val_V_453_fu_556_p1;
wire   [31:0] l_val_V_452_fu_553_p1;
wire   [31:0] l_val_V_451_fu_550_p1;
wire   [31:0] l_val_V_450_fu_547_p1;
wire   [31:0] l_val_V_449_fu_544_p1;
wire   [31:0] l_val_V_448_fu_541_p1;
wire   [31:0] l_val_V_447_fu_538_p1;
wire   [31:0] l_val_V_446_fu_535_p1;
wire   [31:0] l_val_V_445_fu_532_p1;
wire   [31:0] l_val_V_444_fu_529_p1;
wire   [31:0] l_val_V_443_fu_526_p1;
wire   [31:0] l_val_V_442_fu_523_p1;
wire   [31:0] l_val_V_441_fu_520_p1;
wire   [31:0] l_val_V_440_fu_517_p1;
wire   [31:0] l_val_V_439_fu_514_p1;
wire   [31:0] l_val_V_438_fu_511_p1;
wire   [31:0] l_val_V_437_fu_508_p1;
wire   [31:0] l_val_V_436_fu_505_p1;
wire   [31:0] l_val_V_435_fu_502_p1;
wire   [31:0] l_val_V_fu_499_p1;
reg   [5:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'd1;
end

krnl_lstm_constructor call_ret5_constructor_fu_41(
    .ap_ready(call_ret5_constructor_fu_41_ap_ready),
    .p_val_V_read(tmp_V_reg_664),
    .ap_return_0(call_ret5_constructor_fu_41_ap_return_0),
    .ap_return_1(call_ret5_constructor_fu_41_ap_return_1),
    .ap_return_2(call_ret5_constructor_fu_41_ap_return_2),
    .ap_return_3(call_ret5_constructor_fu_41_ap_return_3),
    .ap_return_4(call_ret5_constructor_fu_41_ap_return_4),
    .ap_return_5(call_ret5_constructor_fu_41_ap_return_5),
    .ap_return_6(call_ret5_constructor_fu_41_ap_return_6),
    .ap_return_7(call_ret5_constructor_fu_41_ap_return_7),
    .ap_return_8(call_ret5_constructor_fu_41_ap_return_8),
    .ap_return_9(call_ret5_constructor_fu_41_ap_return_9),
    .ap_return_10(call_ret5_constructor_fu_41_ap_return_10),
    .ap_return_11(call_ret5_constructor_fu_41_ap_return_11),
    .ap_return_12(call_ret5_constructor_fu_41_ap_return_12),
    .ap_return_13(call_ret5_constructor_fu_41_ap_return_13),
    .ap_return_14(call_ret5_constructor_fu_41_ap_return_14),
    .ap_return_15(call_ret5_constructor_fu_41_ap_return_15),
    .ap_return_16(call_ret5_constructor_fu_41_ap_return_16),
    .ap_return_17(call_ret5_constructor_fu_41_ap_return_17),
    .ap_return_18(call_ret5_constructor_fu_41_ap_return_18),
    .ap_return_19(call_ret5_constructor_fu_41_ap_return_19),
    .ap_return_20(call_ret5_constructor_fu_41_ap_return_20),
    .ap_return_21(call_ret5_constructor_fu_41_ap_return_21),
    .ap_return_22(call_ret5_constructor_fu_41_ap_return_22),
    .ap_return_23(call_ret5_constructor_fu_41_ap_return_23),
    .ap_return_24(call_ret5_constructor_fu_41_ap_return_24),
    .ap_return_25(call_ret5_constructor_fu_41_ap_return_25),
    .ap_return_26(call_ret5_constructor_fu_41_ap_return_26),
    .ap_return_27(call_ret5_constructor_fu_41_ap_return_27),
    .ap_return_28(call_ret5_constructor_fu_41_ap_return_28),
    .ap_return_29(call_ret5_constructor_fu_41_ap_return_29),
    .ap_return_30(call_ret5_constructor_fu_41_ap_return_30),
    .ap_return_31(call_ret5_constructor_fu_41_ap_return_31)
);

krnl_lstm_constructor call_ret_constructor_fu_46(
    .ap_ready(call_ret_constructor_fu_46_ap_ready),
    .p_val_V_read(tmp_V_5_reg_669),
    .ap_return_0(call_ret_constructor_fu_46_ap_return_0),
    .ap_return_1(call_ret_constructor_fu_46_ap_return_1),
    .ap_return_2(call_ret_constructor_fu_46_ap_return_2),
    .ap_return_3(call_ret_constructor_fu_46_ap_return_3),
    .ap_return_4(call_ret_constructor_fu_46_ap_return_4),
    .ap_return_5(call_ret_constructor_fu_46_ap_return_5),
    .ap_return_6(call_ret_constructor_fu_46_ap_return_6),
    .ap_return_7(call_ret_constructor_fu_46_ap_return_7),
    .ap_return_8(call_ret_constructor_fu_46_ap_return_8),
    .ap_return_9(call_ret_constructor_fu_46_ap_return_9),
    .ap_return_10(call_ret_constructor_fu_46_ap_return_10),
    .ap_return_11(call_ret_constructor_fu_46_ap_return_11),
    .ap_return_12(call_ret_constructor_fu_46_ap_return_12),
    .ap_return_13(call_ret_constructor_fu_46_ap_return_13),
    .ap_return_14(call_ret_constructor_fu_46_ap_return_14),
    .ap_return_15(call_ret_constructor_fu_46_ap_return_15),
    .ap_return_16(call_ret_constructor_fu_46_ap_return_16),
    .ap_return_17(call_ret_constructor_fu_46_ap_return_17),
    .ap_return_18(call_ret_constructor_fu_46_ap_return_18),
    .ap_return_19(call_ret_constructor_fu_46_ap_return_19),
    .ap_return_20(call_ret_constructor_fu_46_ap_return_20),
    .ap_return_21(call_ret_constructor_fu_46_ap_return_21),
    .ap_return_22(call_ret_constructor_fu_46_ap_return_22),
    .ap_return_23(call_ret_constructor_fu_46_ap_return_23),
    .ap_return_24(call_ret_constructor_fu_46_ap_return_24),
    .ap_return_25(call_ret_constructor_fu_46_ap_return_25),
    .ap_return_26(call_ret_constructor_fu_46_ap_return_26),
    .ap_return_27(call_ret_constructor_fu_46_ap_return_27),
    .ap_return_28(call_ret_constructor_fu_46_ap_return_28),
    .ap_return_29(call_ret_constructor_fu_46_ap_return_29),
    .ap_return_30(call_ret_constructor_fu_46_ap_return_30),
    .ap_return_31(call_ret_constructor_fu_46_ap_return_31)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1739(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_0),
    .din1(call_ret_constructor_fu_46_ap_return_0),
    .ce(1'b1),
    .dout(grp_fu_51_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1740(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_1),
    .din1(call_ret_constructor_fu_46_ap_return_1),
    .ce(1'b1),
    .dout(grp_fu_55_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1741(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_2),
    .din1(call_ret_constructor_fu_46_ap_return_2),
    .ce(1'b1),
    .dout(grp_fu_59_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1742(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_3),
    .din1(call_ret_constructor_fu_46_ap_return_3),
    .ce(1'b1),
    .dout(grp_fu_63_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1743(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_4),
    .din1(call_ret_constructor_fu_46_ap_return_4),
    .ce(1'b1),
    .dout(grp_fu_67_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1744(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_5),
    .din1(call_ret_constructor_fu_46_ap_return_5),
    .ce(1'b1),
    .dout(grp_fu_71_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1745(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_6),
    .din1(call_ret_constructor_fu_46_ap_return_6),
    .ce(1'b1),
    .dout(grp_fu_75_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1746(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_7),
    .din1(call_ret_constructor_fu_46_ap_return_7),
    .ce(1'b1),
    .dout(grp_fu_79_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1747(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_8),
    .din1(call_ret_constructor_fu_46_ap_return_8),
    .ce(1'b1),
    .dout(grp_fu_83_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1748(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_9),
    .din1(call_ret_constructor_fu_46_ap_return_9),
    .ce(1'b1),
    .dout(grp_fu_87_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1749(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_10),
    .din1(call_ret_constructor_fu_46_ap_return_10),
    .ce(1'b1),
    .dout(grp_fu_91_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1750(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_11),
    .din1(call_ret_constructor_fu_46_ap_return_11),
    .ce(1'b1),
    .dout(grp_fu_95_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1751(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_12),
    .din1(call_ret_constructor_fu_46_ap_return_12),
    .ce(1'b1),
    .dout(grp_fu_99_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1752(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_13),
    .din1(call_ret_constructor_fu_46_ap_return_13),
    .ce(1'b1),
    .dout(grp_fu_103_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1753(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_14),
    .din1(call_ret_constructor_fu_46_ap_return_14),
    .ce(1'b1),
    .dout(grp_fu_107_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1754(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_15),
    .din1(call_ret_constructor_fu_46_ap_return_15),
    .ce(1'b1),
    .dout(grp_fu_111_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1755(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_16),
    .din1(call_ret_constructor_fu_46_ap_return_16),
    .ce(1'b1),
    .dout(grp_fu_115_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1756(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_17),
    .din1(call_ret_constructor_fu_46_ap_return_17),
    .ce(1'b1),
    .dout(grp_fu_119_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1757(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_18),
    .din1(call_ret_constructor_fu_46_ap_return_18),
    .ce(1'b1),
    .dout(grp_fu_123_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1758(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_19),
    .din1(call_ret_constructor_fu_46_ap_return_19),
    .ce(1'b1),
    .dout(grp_fu_127_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1759(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_20),
    .din1(call_ret_constructor_fu_46_ap_return_20),
    .ce(1'b1),
    .dout(grp_fu_131_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1760(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_21),
    .din1(call_ret_constructor_fu_46_ap_return_21),
    .ce(1'b1),
    .dout(grp_fu_135_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1761(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_22),
    .din1(call_ret_constructor_fu_46_ap_return_22),
    .ce(1'b1),
    .dout(grp_fu_139_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1762(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_23),
    .din1(call_ret_constructor_fu_46_ap_return_23),
    .ce(1'b1),
    .dout(grp_fu_143_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1763(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_24),
    .din1(call_ret_constructor_fu_46_ap_return_24),
    .ce(1'b1),
    .dout(grp_fu_147_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1764(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_25),
    .din1(call_ret_constructor_fu_46_ap_return_25),
    .ce(1'b1),
    .dout(grp_fu_151_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1765(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_26),
    .din1(call_ret_constructor_fu_46_ap_return_26),
    .ce(1'b1),
    .dout(grp_fu_155_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1766(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_27),
    .din1(call_ret_constructor_fu_46_ap_return_27),
    .ce(1'b1),
    .dout(grp_fu_159_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1767(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_28),
    .din1(call_ret_constructor_fu_46_ap_return_28),
    .ce(1'b1),
    .dout(grp_fu_163_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1768(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_29),
    .din1(call_ret_constructor_fu_46_ap_return_29),
    .ce(1'b1),
    .dout(grp_fu_167_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1769(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_30),
    .din1(call_ret_constructor_fu_46_ap_return_30),
    .ce(1'b1),
    .dout(grp_fu_171_p2)
);

krnl_lstm_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U1770(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(call_ret5_constructor_fu_41_ap_return_31),
    .din1(call_ret_constructor_fu_46_ap_return_31),
    .ce(1'b1),
    .dout(grp_fu_175_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((l_mulStr1_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        mul_10_reg_1044 <= grp_fu_91_p2;
        mul_11_reg_1049 <= grp_fu_95_p2;
        mul_12_reg_1054 <= grp_fu_99_p2;
        mul_13_reg_1059 <= grp_fu_103_p2;
        mul_14_reg_1064 <= grp_fu_107_p2;
        mul_15_reg_1069 <= grp_fu_111_p2;
        mul_16_reg_1074 <= grp_fu_115_p2;
        mul_17_reg_1079 <= grp_fu_119_p2;
        mul_18_reg_1084 <= grp_fu_123_p2;
        mul_19_reg_1089 <= grp_fu_127_p2;
        mul_1_reg_999 <= grp_fu_55_p2;
        mul_20_reg_1094 <= grp_fu_131_p2;
        mul_21_reg_1099 <= grp_fu_135_p2;
        mul_22_reg_1104 <= grp_fu_139_p2;
        mul_23_reg_1109 <= grp_fu_143_p2;
        mul_24_reg_1114 <= grp_fu_147_p2;
        mul_25_reg_1119 <= grp_fu_151_p2;
        mul_26_reg_1124 <= grp_fu_155_p2;
        mul_27_reg_1129 <= grp_fu_159_p2;
        mul_28_reg_1134 <= grp_fu_163_p2;
        mul_29_reg_1139 <= grp_fu_167_p2;
        mul_2_reg_1004 <= grp_fu_59_p2;
        mul_30_reg_1144 <= grp_fu_171_p2;
        mul_3_reg_1009 <= grp_fu_63_p2;
        mul_4_reg_1014 <= grp_fu_67_p2;
        mul_5_reg_1019 <= grp_fu_71_p2;
        mul_6_reg_1024 <= grp_fu_75_p2;
        mul_7_reg_1029 <= grp_fu_79_p2;
        mul_8_reg_1034 <= grp_fu_83_p2;
        mul_9_reg_1039 <= grp_fu_87_p2;
        mul_reg_994 <= grp_fu_51_p2;
        mul_s_reg_1149 <= grp_fu_175_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_V_5_reg_669 <= str_in23_dout;
        tmp_V_reg_664 <= str_in12_dout;
    end
end

always @ (*) begin
    if (((l_mulStr1_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((l_mulStr1_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        l_mulStr1_blk_n = l_mulStr1_full_n;
    end else begin
        l_mulStr1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((l_mulStr1_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        l_mulStr1_write = 1'b1;
    end else begin
        l_mulStr1_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        str_in12_blk_n = str_in12_empty_n;
    end else begin
        str_in12_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((str_in23_empty_n == 1'b0) | (str_in12_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        str_in12_read = 1'b1;
    end else begin
        str_in12_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        str_in23_blk_n = str_in23_empty_n;
    end else begin
        str_in23_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((str_in23_empty_n == 1'b0) | (str_in12_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        str_in23_read = 1'b1;
    end else begin
        str_in23_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((str_in23_empty_n == 1'b0) | (str_in12_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((l_mulStr1_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state1 = ((str_in23_empty_n == 1'b0) | (str_in12_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign l_mulStr1_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{l_val_V_465_fu_592_p1}, {l_val_V_464_fu_589_p1}}, {l_val_V_463_fu_586_p1}}, {l_val_V_462_fu_583_p1}}, {l_val_V_461_fu_580_p1}}, {l_val_V_460_fu_577_p1}}, {l_val_V_459_fu_574_p1}}, {l_val_V_458_fu_571_p1}}, {l_val_V_457_fu_568_p1}}, {l_val_V_456_fu_565_p1}}, {l_val_V_455_fu_562_p1}}, {l_val_V_454_fu_559_p1}}, {l_val_V_453_fu_556_p1}}, {l_val_V_452_fu_553_p1}}, {l_val_V_451_fu_550_p1}}, {l_val_V_450_fu_547_p1}}, {l_val_V_449_fu_544_p1}}, {l_val_V_448_fu_541_p1}}, {l_val_V_447_fu_538_p1}}, {l_val_V_446_fu_535_p1}}, {l_val_V_445_fu_532_p1}}, {l_val_V_444_fu_529_p1}}, {l_val_V_443_fu_526_p1}}, {l_val_V_442_fu_523_p1}}, {l_val_V_441_fu_520_p1}}, {l_val_V_440_fu_517_p1}}, {l_val_V_439_fu_514_p1}}, {l_val_V_438_fu_511_p1}}, {l_val_V_437_fu_508_p1}}, {l_val_V_436_fu_505_p1}}, {l_val_V_435_fu_502_p1}}, {l_val_V_fu_499_p1}};

assign l_val_V_435_fu_502_p1 = mul_1_reg_999;

assign l_val_V_436_fu_505_p1 = mul_2_reg_1004;

assign l_val_V_437_fu_508_p1 = mul_3_reg_1009;

assign l_val_V_438_fu_511_p1 = mul_4_reg_1014;

assign l_val_V_439_fu_514_p1 = mul_5_reg_1019;

assign l_val_V_440_fu_517_p1 = mul_6_reg_1024;

assign l_val_V_441_fu_520_p1 = mul_7_reg_1029;

assign l_val_V_442_fu_523_p1 = mul_8_reg_1034;

assign l_val_V_443_fu_526_p1 = mul_9_reg_1039;

assign l_val_V_444_fu_529_p1 = mul_10_reg_1044;

assign l_val_V_445_fu_532_p1 = mul_11_reg_1049;

assign l_val_V_446_fu_535_p1 = mul_12_reg_1054;

assign l_val_V_447_fu_538_p1 = mul_13_reg_1059;

assign l_val_V_448_fu_541_p1 = mul_14_reg_1064;

assign l_val_V_449_fu_544_p1 = mul_15_reg_1069;

assign l_val_V_450_fu_547_p1 = mul_16_reg_1074;

assign l_val_V_451_fu_550_p1 = mul_17_reg_1079;

assign l_val_V_452_fu_553_p1 = mul_18_reg_1084;

assign l_val_V_453_fu_556_p1 = mul_19_reg_1089;

assign l_val_V_454_fu_559_p1 = mul_20_reg_1094;

assign l_val_V_455_fu_562_p1 = mul_21_reg_1099;

assign l_val_V_456_fu_565_p1 = mul_22_reg_1104;

assign l_val_V_457_fu_568_p1 = mul_23_reg_1109;

assign l_val_V_458_fu_571_p1 = mul_24_reg_1114;

assign l_val_V_459_fu_574_p1 = mul_25_reg_1119;

assign l_val_V_460_fu_577_p1 = mul_26_reg_1124;

assign l_val_V_461_fu_580_p1 = mul_27_reg_1129;

assign l_val_V_462_fu_583_p1 = mul_28_reg_1134;

assign l_val_V_463_fu_586_p1 = mul_29_reg_1139;

assign l_val_V_464_fu_589_p1 = mul_30_reg_1144;

assign l_val_V_465_fu_592_p1 = mul_s_reg_1149;

assign l_val_V_fu_499_p1 = mul_reg_994;

assign start_out = real_start;

endmodule //krnl_lstm_mul_float_32u_unsigned_int_float_s
