# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_fpu.srcs/sources_1/imports/verilog" \
"../../../../project_fpu.srcs/sources_1/imports/verilog/alu.v" \
"../../../../project_fpu.srcs/sources_1/imports/verilog/cpu.v" \
"../../../../project_fpu.srcs/sources_1/imports/verilog/floatingPointCoprocessor.v" \
"../../../../project_fpu.srcs/sources_1/imports/verilog/instructionDecoder.v" \
"../../../../project_fpu.srcs/sources_1/imports/verilog/multiplier.v" \
"../../../../project_fpu.srcs/sources_1/imports/verilog/mux.v" \
"../../../../project_fpu.srcs/sources_1/imports/verilog/regfile.v" \
"../../../../project_fpu.srcs/sources_1/imports/verilog/signextend.v" \
"../../../../project_fpu.srcs/sources_1/imports/verilog/subtractor.v" \
"../../../../project_fpu.srcs/sources_1/imports/verilog/variableShifter.v" \
"../../../../../../../Desktop/soot/COLLEGE/3RD YEAR TERM 3/LBYCPD3/MIPS_FPU-master/MIPS_FPU-master/verilog/float_cpu00.t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
