From 526fee19f77ec7ad32eb5fab59911ef77291a746 Mon Sep 17 00:00:00 2001
From: Steve MacLean <sdmaclea.qdt@qualcommdatacenter.com>
Date: Wed, 1 Nov 2017 20:18:22 -0400
Subject: [PATCH] [Arm64] SIMD regalloc

---
 src/jit/regalloc.cpp | 6 +++++-
 1 file changed, 5 insertions(+), 1 deletion(-)

diff --git a/src/jit/regalloc.cpp b/src/jit/regalloc.cpp
index a911994..2318616 100644
--- a/src/jit/regalloc.cpp
+++ b/src/jit/regalloc.cpp
@@ -360,7 +360,7 @@ inline regMaskTP Compiler::genReturnRegForTree(GenTreePtr tree)
 {
     var_types type = tree->TypeGet();
 
-    if (type == TYP_STRUCT && IsHfa(tree))
+    if (varTypeIsStruct(type) && IsHfa(tree))
     {
         int retSlots = GetHfaCount(tree);
         return ((1 << retSlots) - 1) << REG_FLOATRET;
@@ -751,7 +751,11 @@ regNumber Compiler::raUpdateRegStateForArg(RegState* regState, LclVarDsc* argDsc
 #endif // _TARGET_ARM_
 
 #if FEATURE_MULTIREG_ARGS
+#ifdef _TARGET_ARM64_
+    if (varTypeIsStruct(argDsc->lvType))
+#else
     if (argDsc->lvType == TYP_STRUCT)
+#endif
     {
         if (argDsc->lvIsHfaRegArg())
         {
-- 
2.7.4

