// Seed: 3233807778
module module_0 (
    output tri  id_0,
    output tri1 id_1,
    output wor  id_2
);
  wand id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    inout tri0 id_1,
    input tri1 id_2,
    input wor id_3,
    input uwire id_4,
    output uwire id_5,
    input wor id_6,
    input wor id_7#(
        .id_9 (1'd0),
        .id_10(1'b0)
    )
);
  assign id_1 = 1;
  module_0(
      id_1, id_5, id_1
  );
  assign id_5 = (id_0 && id_3);
  id_11(
      .id_0(1), .id_1(id_3), .id_2({1 << 1, 1}), .id_3(id_6), .id_4(1 & id_4), .id_5(1)
  );
endmodule
