{"vcs1":{"timestamp_begin":1726679397.061578884, "rt":1.32, "ut":0.27, "st":0.26}}
{"vcselab":{"timestamp_begin":1726679398.473072070, "rt":1.68, "ut":0.26, "st":0.19}}
{"link":{"timestamp_begin":1726679400.237528196, "rt":0.38, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726679396.340148759}
{"VCS_COMP_START_TIME": 1726679396.340148759}
{"VCS_COMP_END_TIME": 1726679401.838432996}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329752}}
{"stitch_vcselab": {"peak_mem": 215156}}
