0.7
2020.2
Nov  8 2024
22:36:57
D:/processor/UART_TX_RX/UART_TX_RX.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/processor/UART_TX_RX/UART_TX_RX.srcs/sources_1/new/UART_Tx.v,1749925722,verilog,,,,UART_Tx,,,,,,,,
