   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "system_XMC4500.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .global SystemCoreClock
  20              	 .section .no_init,"aw",%progbits
  21              	 .align 2
  24              	SystemCoreClock:
  25 0000 00000000 	 .space 4
  26              	 .global g_chipid
  27              	 .align 2
  30              	g_chipid:
  31 0004 00000000 	 .space 16
  31      00000000 
  31      00000000 
  31      00000000 
  32              	 .section .text.delay,"ax",%progbits
  33              	 .align 2
  34              	 .thumb
  35              	 .thumb_func
  37              	delay:
  38              	.LFB133:
  39              	 .file 1 "../RTE/Device/XMC4500-F100x1024/system_XMC4500.c"
   1:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /**************************************************************************************************
   2:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * @file     system_XMC4500.c
   3:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * @brief    CMSIS Cortex-M4 Device Peripheral Access Layer Header File for the Infineon XMC4500 De
   4:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * @version  V3.1.5
   5:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * @date     26. Sep 2017
   6:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *
   7:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * @cond
   8:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  **************************************************************************************************
   9:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * Copyright (c) 2014-2018, Infineon Technologies AG
  10:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * All rights reserved.
  11:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *
  12:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * following conditions are met:
  14:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *
  15:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * disclaimer.
  17:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *
  18:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.
  20:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *
  21:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * products derived from this software without specific prior written permission.
  23:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *
  24:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *
  32:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * Infineon Technologies AG dave@infineon.com).
  34:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  **************************************************************************************************
  35:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *
  36:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  ********************** Version History ***************************************
  37:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * V3.1.0, Dec 2014, Added options to configure clock settings
  38:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * V3.1.1, 01. Jun 2016, Fix masking of OSCHPCTRL value 
  39:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * V3.1.2, 09. Feb 2017, Fix activation of USBPLL when SDMMC clock is enabled
  40:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * V3.1.3, 19. Jun 2017, Rely on cmsis_compiler.h instead of defining __WEAK
  41:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *                       Added support for ARM Compiler 6 (armclang)
  42:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * V3.1.4, 26. Sep 2017, Disable FPU if FPU_USED is zero   
  43:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *                       Fixed include files
  44:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * V3.1.5, 29. Oct 2018, Fix variable location of SystemCoreClock and g_chipid for ARMCC compiler
  45:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  ******************************************************************************
  46:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * @endcond
  47:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  */
  48:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
  49:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*******************************************************************************
  50:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * HEADER FILES
  51:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *******************************************************************************/
  52:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #include <string.h>
  53:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
  54:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #include <XMC4500.h>
  55:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #include "system_XMC4500.h"
  56:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
  57:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*******************************************************************************
  58:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * MACROS
  59:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *******************************************************************************/
  60:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define CHIPID_LOC ((uint8_t *)0x20000000UL)
  61:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
  62:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PMU_FLASH_WS          (0x3U)
  63:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
  64:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define FPLL_FREQUENCY        (120000000U)
  65:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define FOSCREF               (2500000U)
  66:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define DELAY_CNT_50US_50MHZ  (2500UL)
  67:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define DELAY_CNT_150US_50MHZ (7500UL)
  68:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define DELAY_CNT_50US_60MHZ  (3000UL)
  69:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define DELAY_CNT_50US_90MHZ  (4500UL)
  70:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define DELAY_CNT_50US_120MHZ (6000UL)
  71:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
  72:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
  73:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****                                      SCU_PLL_PLLSTAT_PLLLV_Msk | \
  74:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****                                      SCU_PLL_PLLSTAT_PLLSP_Msk)
  75:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
  76:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*
  77:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
  78:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** */
  79:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
  80:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*
  81:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** // <h> Clock configuration
  82:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** */
  83:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
  84:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*
  85:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <o> External crystal frequency [Hz]
  86:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <8000000=> 8MHz
  87:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <12000000=> 12MHz
  88:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <16000000=> 16MHz
  89:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <i> Defines external crystal frequency
  90:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <i> Default: 8MHz
  91:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** */
  92:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define OSCHP_FREQUENCY (12000000U)
  93:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
  94:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if OSCHP_FREQUENCY == 8000000U
  95:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define USB_PDIV (1U)
  96:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define USB_NDIV (95U)
  97:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define USB_DIV (3U)
  98:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
  99:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 12000000U
 100:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define USB_PDIV (1U)
 101:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define USB_NDIV (63U)
 102:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define USB_DIV (3U)
 103:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 104:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 16000000U
 105:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define USB_PDIV (1U)
 106:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define USB_NDIV (47U)
 107:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define USB_DIV (3U)
 108:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 109:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #else
 110:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #error "External crystal frequency not supported"
 111:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 112:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif
 113:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 114:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*
 115:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <o> System clock (fSYS) source selection
 116:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <0=> Backup clock (24MHz)
 117:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <1=> Maximum clock frequency using PLL (120MHz)
 118:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <i> Default: Maximum clock frequency using PLL (120MHz)
 119:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** */
 120:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SYS_CLOCK_SRC 1
 121:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SYS_CLOCK_SRC_OFI 0
 122:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SYS_CLOCK_SRC_PLL 1
 123:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 124:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*
 125:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <o> Backup clock calibration mode
 126:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <0=> Factory calibration
 127:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <1=> Automatic calibration
 128:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <i> Default: Automatic calibration
 129:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** */
 130:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define FOFI_CALIBRATION_MODE 1
 131:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define FOFI_CALIBRATION_MODE_FACTORY 0
 132:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define FOFI_CALIBRATION_MODE_AUTOMATIC 1
 133:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 134:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*
 135:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <o> Standby clock (fSTDBY) source selection
 136:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <0=> Internal slow oscillator (32768Hz)
 137:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <1=> External crystal (32768Hz)
 138:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <i> Default: Internal slow oscillator (32768Hz)
 139:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** */
 140:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define STDBY_CLOCK_SRC 0
 141:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define STDBY_CLOCK_SRC_OSI 0
 142:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define STDBY_CLOCK_SRC_OSCULP 1
 143:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 144:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*
 145:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <o> PLL clock source selection
 146:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <0=> External crystal
 147:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <1=> External direct input
 148:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //       <2=> Internal fast oscillator
 149:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <i> Default: External crystal
 150:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** */
 151:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_CLOCK_SRC 0
 152:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_CLOCK_SRC_EXT_XTAL 0
 153:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_CLOCK_SRC_EXT_DIRECT 1
 154:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_CLOCK_SRC_OFI 2
 155:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 156:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL
 157:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if OSCHP_FREQUENCY == 8000000U
 158:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_PDIV (1U)
 159:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_NDIV (89U)
 160:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_K2DIV (2U)
 161:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 162:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 12000000U
 163:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_PDIV (1U)
 164:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_NDIV (79U)
 165:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_K2DIV (3U)
 166:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 167:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #elif OSCHP_FREQUENCY == 16000000U
 168:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_PDIV (1U)
 169:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_NDIV (59U)
 170:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_K2DIV (3U)
 171:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 172:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #else
 173:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #error "External crystal frequency not supported"
 174:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 175:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif
 176:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 177:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define VCO ((OSCHP_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))
 178:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 179:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #else /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL */
 180:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 181:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_PDIV (1U)
 182:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_NDIV (39U)
 183:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_K2DIV (3U)
 184:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 185:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define VCO ((OFI_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))
 186:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 187:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_OFI */
 188:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 189:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_K2DIV_0 ((VCO / OFI_FREQUENCY) - 1UL)
 190:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_K2DIV_1 ((VCO / 60000000U) - 1UL)
 191:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PLL_K2DIV_2 ((VCO / 90000000U) - 1UL)
 192:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 193:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_USBCLK SCU_CLK_CLKCLR_USBCDI_Msk
 194:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_MMCCLK SCU_CLK_CLKCLR_MMCCDI_Msk
 195:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_ETHCLK SCU_CLK_CLKCLR_ETH0CDI_Msk
 196:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_EBUCLK SCU_CLK_CLKCLR_EBUCDI_Msk
 197:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_CCUCLK SCU_CLK_CLKCLR_CCUCDI_Msk
 198:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_CLKCLR_ENABLE_WDTCLK SCU_CLK_CLKCLR_WDTCDI_Msk
 199:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 200:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_USBCLKCR_USBSEL_USBPLL (0U << SCU_CLK_USBCLKCR_USBSEL_Pos)
 201:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_USBCLKCR_USBSEL_PLL    (1U << SCU_CLK_USBCLKCR_USBSEL_Pos)
 202:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 203:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_OFI      (0U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 204:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_STANDBY  (1U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 205:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_PLL      (2U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 206:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 207:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_SYS      (0U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 208:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_USBPLL   (2U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 209:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_PLL      (3U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 210:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 211:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define EXTCLK_PIN_P0_8  (0)
 212:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define EXTCLK_PIN_P1_15 (1)
 213:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 214:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*
 215:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    <h> Clock tree
 216:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        <o1.0> CPU clock divider
 217:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                   <0=> fCPU = fSYS
 218:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                   <1=> fCPU = fSYS / 2
 219:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        <o2.0>  Peripheral clock divider
 220:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                     <0=> fPB	= fCPU
 221:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                     <1=> fPB	= fCPU / 2
 222:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        <e.4> Enable CCU clock
 223:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //             <o3.0>  CCU clock divider
 224:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                     <0=> fCCU = fCPU
 225:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                     <1=> fCCU = fCPU / 2
 226:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        </e>
 227:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        <e.5> Enable WDT clock
 228:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //             <o4.0..7>  WDT clock divider <1-256><#-1>
 229:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //             <o4.16..17> WDT clock source <0=> fOFI
 230:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                                          <1=> fSTDBY
 231:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                                          <2=> fPLL
 232:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        </e>
 233:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        <e.3> Enable EBU clock
 234:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //             <o5.0..5>  EBU clock divider  <1-64><#-1>
 235:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        </e>
 236:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        <e.2> Enable ETH clock
 237:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        </e>
 238:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        <e.1> Enable MMC clock
 239:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        </e>
 240:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        <e.0> Enable USB clock
 241:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //             <o6.16> USB clock source <0=> USBPLL
 242:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                                      <1=> PLL
 243:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        </e>
 244:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        <e7> External Clock configuration
 245:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //            <o8.0..1> External Clock Source Selection
 246:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                  <0=> System clock
 247:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                  <2=> USB PLL clock
 248:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                  <3=> PLL clock
 249:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //            <o8.16..24> External Clock divider <1-512><#-1>
 250:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //            <i> Only valid for USB PLL and PLL clocks
 251:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //            <o9.0> External Clock Pin Selection
 252:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                  <0=> P0.8
 253:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //                  <1=> P1.15
 254:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //        </e>
 255:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //    </h>
 256:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** */
 257:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define ENABLE_SCUCLK (0U)
 258:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define CPUCLKDIV (0U)
 259:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define PBCLKDIV (0U)
 260:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define CCUCLKDIV (0U)
 261:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define WDTCLKDIV (0U | SCU_CLK_WDTCLKCR_WDTSEL_OFI)
 262:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define EBUCLKDIV (0U)
 263:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define USBCLKDIV (0U | SCU_CLK_USBCLKCR_USBSEL_USBPLL | USB_DIV)
 264:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 265:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define ENABLE_EXTCLK (0U)
 266:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define EXTCLKDIV (0U | SCU_CLK_EXTCLKCR_ECKSEL_SYS)
 267:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define EXTCLK_PIN (0U)
 268:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 269:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define ENABLE_PLL \
 270:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL) || \
 271:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     ((ENABLE_SCUCLK & SCU_CLK_CLKSET_EBUCEN_Msk) != 0) || \
 272:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     (((ENABLE_SCUCLK & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Ms
 273:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     (((ENABLE_SCUCLK & SCU_CLK_CLKSET_WDTCEN_Msk) != 0) && ((WDTCLKDIV & SCU_CLK_WDTCLKCR_WDTSEL_Ms
 274:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 275:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #define ENABLE_USBPLL \
 276:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     ((((ENABLE_SCUCLK & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_M
 277:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****      (((ENABLE_SCUCLK & SCU_CLK_CLKCLR_ENABLE_MMCCLK) != 0) && ((USBCLKDIV & SCU_CLK_USBCLKCR_USBSE
 278:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*
 279:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** // </h>
 280:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** */
 281:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 282:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*
 283:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** //-------- <<< end of configuration section >>> ------------------
 284:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** */
 285:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****                                      
 286:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*******************************************************************************
 287:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * GLOBAL VARIABLES
 288:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *******************************************************************************/
 289:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if defined ( __CC_ARM )
 290:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** uint32_t SystemCoreClock __attribute__((at(0x2000FFC0)));
 291:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** uint8_t g_chipid[16] __attribute__((at(0x2000FFC4)));
 292:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 293:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** uint32_t SystemCoreClock __attribute__((section(".bss.ARM.__at_0x2000FFC0")));
 294:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** uint8_t g_chipid[16] __attribute__((section(".bss.ARM.__at_0x2000FFC4")));
 295:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #elif defined ( __ICCARM__ )
 296:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** __no_init uint32_t SystemCoreClock;
 297:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** __no_init uint8_t g_chipid[16];
 298:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #elif defined ( __GNUC__ )
 299:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** uint32_t SystemCoreClock __attribute__((section(".no_init")));
 300:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** uint8_t g_chipid[16] __attribute__((section(".no_init")));
 301:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #elif defined ( __TASKING__ )
 302:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** uint32_t SystemCoreClock __at( 0x2000FFC0 );
 303:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** uint8_t g_chipid[16] __at( 0x2000FFC4 );
 304:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif
 305:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 306:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** extern uint32_t __Vectors;
 307:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 308:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*******************************************************************************
 309:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * LOCAL FUNCTIONS
 310:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *******************************************************************************/
 311:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** static void delay(uint32_t cycles)
 312:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** {
  40              	 .loc 1 312 0
  41              	 .cfi_startproc
  42              	 
  43              	 
  44              	 
  45 0000 80B4     	 push {r7}
  46              	.LCFI0:
  47              	 .cfi_def_cfa_offset 4
  48              	 .cfi_offset 7,-4
  49 0002 85B0     	 sub sp,sp,#20
  50              	.LCFI1:
  51              	 .cfi_def_cfa_offset 24
  52 0004 00AF     	 add r7,sp,#0
  53              	.LCFI2:
  54              	 .cfi_def_cfa_register 7
  55 0006 7860     	 str r0,[r7,#4]
 313:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   volatile uint32_t i;
 314:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 315:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   for(i = 0UL; i < cycles ;++i)
  56              	 .loc 1 315 0
  57 0008 0023     	 movs r3,#0
  58 000a FB60     	 str r3,[r7,#12]
  59 000c 03E0     	 b .L2
  60              	.L3:
 316:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 317:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     __NOP();
  61              	 .loc 1 317 0 discriminator 3
  62              	
  63 000e 00BF     	 nop
  64              	
 315:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
  65              	 .loc 1 315 0 discriminator 3
  66              	 .thumb
  67 0010 FB68     	 ldr r3,[r7,#12]
  68 0012 0133     	 adds r3,r3,#1
  69 0014 FB60     	 str r3,[r7,#12]
  70              	.L2:
 315:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
  71              	 .loc 1 315 0 is_stmt 0 discriminator 1
  72 0016 FA68     	 ldr r2,[r7,#12]
  73 0018 7B68     	 ldr r3,[r7,#4]
  74 001a 9A42     	 cmp r2,r3
  75 001c F7D3     	 bcc .L3
 318:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 319:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** }
  76              	 .loc 1 319 0 is_stmt 1
  77 001e 1437     	 adds r7,r7,#20
  78              	.LCFI3:
  79              	 .cfi_def_cfa_offset 4
  80 0020 BD46     	 mov sp,r7
  81              	.LCFI4:
  82              	 .cfi_def_cfa_register 13
  83              	 
  84 0022 5DF8047B 	 ldr r7,[sp],#4
  85              	.LCFI5:
  86              	 .cfi_restore 7
  87              	 .cfi_def_cfa_offset 0
  88 0026 7047     	 bx lr
  89              	 .cfi_endproc
  90              	.LFE133:
  92              	 .section .text.SystemInit,"ax",%progbits
  93              	 .align 2
  94              	 .weak SystemInit
  95              	 .thumb
  96              	 .thumb_func
  98              	SystemInit:
  99              	.LFB134:
 320:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 321:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** /*******************************************************************************
 322:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  * API IMPLEMENTATION
 323:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****  *******************************************************************************/
 324:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 325:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** __WEAK void SystemInit(void)
 326:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** {
 100              	 .loc 1 326 0
 101              	 .cfi_startproc
 102              	 
 103              	 
 104 0000 98B5     	 push {r3,r4,r7,lr}
 105              	.LCFI6:
 106              	 .cfi_def_cfa_offset 16
 107              	 .cfi_offset 3,-16
 108              	 .cfi_offset 4,-12
 109              	 .cfi_offset 7,-8
 110              	 .cfi_offset 14,-4
 111 0002 00AF     	 add r7,sp,#0
 112              	.LCFI7:
 113              	 .cfi_def_cfa_register 7
 327:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   memcpy(g_chipid, CHIPID_LOC, 16);
 114              	 .loc 1 327 0
 115 0004 054A     	 ldr r2,.L5
 116 0006 4FF00053 	 mov r3,#536870912
 117 000a 1446     	 mov r4,r2
 118 000c 0FCB     	 ldmia r3,{r0,r1,r2,r3}
 119 000e 84E80F00 	 stmia r4,{r0,r1,r2,r3}
 328:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 329:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SystemCoreSetup();
 120              	 .loc 1 329 0
 121 0012 FFF7FEFF 	 bl SystemCoreSetup
 330:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SystemCoreClockSetup(); 
 122              	 .loc 1 330 0
 123 0016 FFF7FEFF 	 bl SystemCoreClockSetup
 331:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** }
 124              	 .loc 1 331 0
 125 001a 98BD     	 pop {r3,r4,r7,pc}
 126              	.L6:
 127              	 .align 2
 128              	.L5:
 129 001c 00000000 	 .word g_chipid
 130              	 .cfi_endproc
 131              	.LFE134:
 133              	 .section .text.SystemCoreSetup,"ax",%progbits
 134              	 .align 2
 135              	 .weak SystemCoreSetup
 136              	 .thumb
 137              	 .thumb_func
 139              	SystemCoreSetup:
 140              	.LFB135:
 332:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 333:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** __WEAK void SystemCoreSetup(void)
 334:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** {
 141              	 .loc 1 334 0
 142              	 .cfi_startproc
 143              	 
 144              	 
 145              	 
 146 0000 80B4     	 push {r7}
 147              	.LCFI8:
 148              	 .cfi_def_cfa_offset 4
 149              	 .cfi_offset 7,-4
 150 0002 83B0     	 sub sp,sp,#12
 151              	.LCFI9:
 152              	 .cfi_def_cfa_offset 16
 153 0004 00AF     	 add r7,sp,#0
 154              	.LCFI10:
 155              	 .cfi_def_cfa_register 7
 156              	.LBB8:
 157              	.LBB9:
 158              	 .file 2 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.3.0
   5:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     26. March 2020
   6:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  43:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  46:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  49:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif                                           
  52:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  55:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  56:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  58:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  78:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  86:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  94:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 102:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 110:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 113:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 116:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 119:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 120:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 122:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 125:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            in the used linker script.
 129:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 130:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 131:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 133:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 135:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 136:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t const* src;
 137:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 138:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 139:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __copy_table_t;
 140:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 141:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   typedef struct {
 142:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t* dest;
 143:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t  wlen;
 144:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   } __zero_table_t;
 145:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 146:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 151:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 155:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 156:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 157:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     }
 161:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 162:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  
 163:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   _start();
 164:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 165:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 166:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 168:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 169:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 172:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 173:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 176:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 180:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 184:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 185:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 189:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 190:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 192:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 196:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 198:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 200:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 201:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 202:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 203:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 207:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 209:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 159              	 .loc 2 209 0
 160              	
 161 0006 72B6     	 cpsid i
 162              	
 163              	 .thumb
 164              	.LBE9:
 165              	.LBE8:
 335:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   uint32_t temp;
 336:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 	
 337:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* relocate vector table */
 338:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   __disable_irq();
 339:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCB->VTOR = (uint32_t)(&__Vectors);
 166              	 .loc 1 339 0
 167 0008 164B     	 ldr r3,.L8
 168 000a 174A     	 ldr r2,.L8+4
 169 000c 9A60     	 str r2,[r3,#8]
 170              	.LBB10:
 171              	.LBB11:
 210:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 211:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 212:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 213:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 214:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 215:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 217:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 218:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 220:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 221:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 222:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 224:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 225:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 227:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 229:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 232:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 233:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 235:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 236:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 239:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 240:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 241:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 243:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 244:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 245:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 248:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 250:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 252:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 253:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 254:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 256:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 260:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 262:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 264:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 265:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 266:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 267:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 268:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 269:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 271:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 272:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 274:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 275:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 276:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 278:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 279:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 281:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 282:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 283:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 285:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 286:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 288:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 289:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 292:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 293:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 294:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 295:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 296:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 297:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 299:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 300:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 302:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 303:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 306:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 307:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 308:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 310:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 313:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 314:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 316:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 317:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 320:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 321:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 322:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 323:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 325:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 328:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 329:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 331:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 332:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 335:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 336:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 337:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 338:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 339:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 340:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 344:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 346:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 348:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 350:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 352:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 356:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 358:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 360:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 361:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 362:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 363:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 364:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 367:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 368:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 370:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 371:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 374:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 375:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 376:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 379:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 382:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 383:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 385:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 386:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 387:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 389:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 390:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 391:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 393:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 394:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 398:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 400:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 402:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 403:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 404:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 406:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 410:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 412:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 414:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 415:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 416:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 417:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 419:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               SP Register value
 422:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 423:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 425:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 426:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 427:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 429:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 430:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 432:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 433:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 437:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 439:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 441:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 442:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 443:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 444:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 445:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 446:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 448:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 449:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 451:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 452:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 453:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 455:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 456:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 457:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 460:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 463:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 464:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 466:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 467:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 468:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 470:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 471:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 472:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 474:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 475:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 476:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 479:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 481:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 483:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 484:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 485:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 487:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 491:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 493:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 495:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 496:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 497:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 498:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 502:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 503:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 506:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 508:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 510:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 511:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 512:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 513:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 514:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 517:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 519:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 521:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 522:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 524:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 525:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 527:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 528:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 530:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 531:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 532:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 534:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 535:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 536:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 537:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 539:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 542:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 543:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 545:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 546:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 547:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 549:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 551:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 553:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 554:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 555:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 558:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 560:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 562:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 563:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 564:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 566:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 570:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 572:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 574:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 575:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 576:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 578:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 583:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 585:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 587:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 588:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 589:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 590:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 591:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 593:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 594:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 596:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 597:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 600:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 601:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 602:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 603:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 605:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 608:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 609:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 611:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 612:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 613:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 615:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 616:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 617:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 618:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 619:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 620:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 621:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 624:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 626:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 628:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 630:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 632:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 636:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 638:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 640:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 641:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 642:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 646:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 650:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 651:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 655:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 656:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 658:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 659:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 661:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 665:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 666:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 667:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 669:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 670:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 671:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 672:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 674:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 678:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 680:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 681:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 683:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 686:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 687:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 688:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 690:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 691:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 692:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 693:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 694:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 695:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 696:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 700:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 701:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 706:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 711:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 713:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 714:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 715:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 716:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 718:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 725:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 727:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 731:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 733:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 734:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 735:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 736:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 737:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 738:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 742:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 743:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 745:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 746:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 748:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 752:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 753:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 754:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 756:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 757:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 758:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 759:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 760:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 762:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 766:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 768:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 769:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 771:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 774:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 775:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 776:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 778:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 779:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 780:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 781:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 782:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 783:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 784:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 788:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 789:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 792:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 794:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 799:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 801:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 802:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 803:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 804:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 806:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 810:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 813:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 815:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 819:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 821:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 822:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 823:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 824:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 827:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 828:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 829:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 830:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 833:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 835:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 843:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 844:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 845:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 847:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 848:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 849:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(0U);
 850:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 851:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 852:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 853:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 855:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 856:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 859:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 861:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 869:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 871:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 872:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 873:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 874:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 875:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 876:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 877:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 879:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 880:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 883:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 884:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 885:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 886:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 894:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 898:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 899:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 900:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 901:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 903:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 905:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 906:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 909:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 911:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 912:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 913:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 914:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 917:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 920:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 921:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 922:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 924:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 926:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 927:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 928:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 932:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 933:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 935:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 937:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 938:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 939:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 940:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 944:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 946:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 172              	 .loc 2 946 0
 173              	
 174 000e BFF34F8F 	 dsb 0xF
 175              	
 176              	 .thumb
 177              	.LBE11:
 178              	.LBE10:
 179              	.LBB12:
 180              	.LBB13:
 198:C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 181              	 .loc 2 198 0
 182              	
 183 0012 62B6     	 cpsie i
 184              	
 185              	 .thumb
 186              	.LBE13:
 187              	.LBE12:
 340:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   __DSB();
 341:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   __enable_irq();
 342:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     
 343:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* __FPU_PRESENT = 1 defined in device header file */
 344:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* __FPU_USED value depends on compiler/linker options. */
 345:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* __FPU_USED = 0 if -mfloat-abi=soft is selected */
 346:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* __FPU_USED = 1 if -mfloat-abi=softfp or –mfloat-abi=hard */
 347:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 348:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
 349:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 188              	 .loc 1 349 0
 189 0014 134A     	 ldr r2,.L8
 190 0016 134B     	 ldr r3,.L8
 191 0018 D3F88830 	 ldr r3,[r3,#136]
 192 001c 43F47003 	 orr r3,r3,#15728640
 193 0020 C2F88830 	 str r3,[r2,#136]
 350:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****                  (3UL << 11*2)  );               /* set CP11 Full Access */
 351:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #else
 352:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCB->CPACR = 0;
 353:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif
 354:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 355:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
 356:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 194              	 .loc 1 356 0
 195 0024 0F4A     	 ldr r2,.L8
 196 0026 0F4B     	 ldr r3,.L8
 197 0028 5B69     	 ldr r3,[r3,#20]
 198 002a 23F00803 	 bic r3,r3,#8
 199 002e 5361     	 str r3,[r2,#20]
 357:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 358:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   temp = FLASH0->FCON;
 200              	 .loc 1 358 0
 201 0030 0E4B     	 ldr r3,.L8+8
 202 0032 03F58053 	 add r3,r3,#4096
 203 0036 1433     	 adds r3,r3,#20
 204 0038 1B68     	 ldr r3,[r3]
 205 003a 7B60     	 str r3,[r7,#4]
 359:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   temp &= ~FLASH_FCON_WSPFLASH_Msk;
 206              	 .loc 1 359 0
 207 003c 7B68     	 ldr r3,[r7,#4]
 208 003e 23F00F03 	 bic r3,r3,#15
 209 0042 7B60     	 str r3,[r7,#4]
 360:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   temp |= PMU_FLASH_WS;
 210              	 .loc 1 360 0
 211 0044 7B68     	 ldr r3,[r7,#4]
 212 0046 43F00303 	 orr r3,r3,#3
 213 004a 7B60     	 str r3,[r7,#4]
 361:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   FLASH0->FCON = temp;
 214              	 .loc 1 361 0
 215 004c 074B     	 ldr r3,.L8+8
 216 004e 03F58053 	 add r3,r3,#4096
 217 0052 1433     	 adds r3,r3,#20
 218 0054 7A68     	 ldr r2,[r7,#4]
 219 0056 1A60     	 str r2,[r3]
 362:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** }
 220              	 .loc 1 362 0
 221 0058 0C37     	 adds r7,r7,#12
 222              	.LCFI11:
 223              	 .cfi_def_cfa_offset 4
 224 005a BD46     	 mov sp,r7
 225              	.LCFI12:
 226              	 .cfi_def_cfa_register 13
 227              	 
 228 005c 5DF8047B 	 ldr r7,[sp],#4
 229              	.LCFI13:
 230              	 .cfi_restore 7
 231              	 .cfi_def_cfa_offset 0
 232 0060 7047     	 bx lr
 233              	.L9:
 234 0062 00BF     	 .align 2
 235              	.L8:
 236 0064 00ED00E0 	 .word -536810240
 237 0068 00000000 	 .word __Vectors
 238 006c 00100058 	 .word 1476399104
 239              	 .cfi_endproc
 240              	.LFE135:
 242              	 .section .text.SystemCoreClockSetup,"ax",%progbits
 243              	 .align 2
 244              	 .weak SystemCoreClockSetup
 245              	 .thumb
 246              	 .thumb_func
 248              	SystemCoreClockSetup:
 249              	.LFB136:
 363:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 364:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** __WEAK void SystemCoreClockSetup(void)
 365:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** {
 250              	 .loc 1 365 0
 251              	 .cfi_startproc
 252              	 
 253              	 
 254 0000 80B5     	 push {r7,lr}
 255              	.LCFI14:
 256              	 .cfi_def_cfa_offset 8
 257              	 .cfi_offset 7,-8
 258              	 .cfi_offset 14,-4
 259 0002 00AF     	 add r7,sp,#0
 260              	.LCFI15:
 261              	 .cfi_def_cfa_register 7
 366:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_FACTORY
 367:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Enable factory calibration */
 368:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FOTR_Msk;
 369:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #else
 370:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Automatic calibration uses the fSTDBY */
 371:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 372:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Enable HIB domain */
 373:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Power up HIB domain if and only if it is currently powered down */
 374:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 262              	 .loc 1 374 0
 263 0004 754B     	 ldr r3,.L21
 264 0006 1B68     	 ldr r3,[r3]
 265 0008 03F00103 	 and r3,r3,#1
 266 000c 002B     	 cmp r3,#0
 267 000e 0CD1     	 bne .L11
 375:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 376:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 268              	 .loc 1 376 0
 269 0010 724A     	 ldr r2,.L21
 270 0012 724B     	 ldr r3,.L21
 271 0014 5B68     	 ldr r3,[r3,#4]
 272 0016 43F00103 	 orr r3,r3,#1
 273 001a 5360     	 str r3,[r2,#4]
 377:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 378:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 274              	 .loc 1 378 0
 275 001c 00BF     	 nop
 276              	.L12:
 277              	 .loc 1 378 0 is_stmt 0 discriminator 1
 278 001e 6F4B     	 ldr r3,.L21
 279 0020 1B68     	 ldr r3,[r3]
 280 0022 03F00103 	 and r3,r3,#1
 281 0026 002B     	 cmp r3,#0
 282 0028 F9D0     	 beq .L12
 283              	.L11:
 379:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     {
 380:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* wait until HIB domain is enabled */
 381:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     }
 382:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 383:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 384:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Remove the reset only if HIB domain were in a state of reset */
 385:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 284              	 .loc 1 385 0 is_stmt 1
 285 002a 6D4B     	 ldr r3,.L21+4
 286 002c 1B68     	 ldr r3,[r3]
 287 002e 03F40073 	 and r3,r3,#512
 288 0032 002B     	 cmp r3,#0
 289 0034 09D0     	 beq .L13
 386:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 387:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 290              	 .loc 1 387 0
 291 0036 6A4A     	 ldr r2,.L21+4
 292 0038 694B     	 ldr r3,.L21+4
 293 003a 9B68     	 ldr r3,[r3,#8]
 294 003c 43F40073 	 orr r3,r3,#512
 295 0040 9360     	 str r3,[r2,#8]
 388:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     delay(DELAY_CNT_150US_50MHZ);
 296              	 .loc 1 388 0
 297 0042 41F64C50 	 movw r0,#7500
 298 0046 FFF7FEFF 	 bl delay
 299              	.L13:
 389:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 390:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   
 391:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP
 392:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Enable OSC_ULP */
 393:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   if ((SCU_HIBERNATE->OSCULCTRL & SCU_HIBERNATE_OSCULCTRL_MODE_Msk) != 0UL)
 394:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 395:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /*enable OSC_ULP*/
 396:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 397:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     {
 398:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 399:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     }
 400:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 401:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 402:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* Check if the clock is OK using OSCULP Oscillator Watchdog*/
 403:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 404:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     {
 405:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 406:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     }
 407:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 408:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 409:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* wait till clock is stable */
 410:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     do
 411:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     {
 412:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 413:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       {
 414:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****         /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 415:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       }
 416:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       SCU_HIBERNATE->HDCLR |= SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 417:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 418:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       delay(DELAY_CNT_50US_50MHZ);
 419:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 420:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     } while ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) != 0UL);
 421:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 422:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 423:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 424:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* now OSC_ULP is running and can be used*/
 425:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Select OSC_ULP as the clock source for RTC and STDBY*/
 426:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 427:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 428:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 429:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 430:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;
 431:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 432:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */
 433:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 434:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Enable automatic calibration of internal fast oscillator */
 435:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 300              	 .loc 1 435 0
 301 004a 664A     	 ldr r2,.L21+8
 302 004c 654B     	 ldr r3,.L21+8
 303 004e 5B68     	 ldr r3,[r3,#4]
 304 0050 43F40023 	 orr r3,r3,#524288
 305 0054 5360     	 str r3,[r2,#4]
 436:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */
 437:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 438:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   delay(DELAY_CNT_50US_50MHZ);
 306              	 .loc 1 438 0
 307 0056 40F6C410 	 movw r0,#2500
 308 005a FFF7FEFF 	 bl delay
 439:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 440:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if ENABLE_PLL
 441:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 442:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* enable PLL */
 443:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 309              	 .loc 1 443 0
 310 005e 614A     	 ldr r2,.L21+8
 311 0060 604B     	 ldr r3,.L21+8
 312 0062 5B68     	 ldr r3,[r3,#4]
 313 0064 23F48033 	 bic r3,r3,#65536
 314 0068 23F00203 	 bic r3,r3,#2
 315 006c 5360     	 str r3,[r2,#4]
 444:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 445:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
 446:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* enable OSC_HP */
 447:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 316              	 .loc 1 447 0
 317 006e 5E4B     	 ldr r3,.L21+12
 318 0070 5B68     	 ldr r3,[r3,#4]
 319 0072 03F03003 	 and r3,r3,#48
 320 0076 002B     	 cmp r3,#0
 321 0078 29D0     	 beq .L14
 448:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 449:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 322              	 .loc 1 449 0
 323 007a 5B4A     	 ldr r2,.L21+12
 324 007c 5A4B     	 ldr r3,.L21+12
 325 007e 5B68     	 ldr r3,[r3,#4]
 326 0080 23F47023 	 bic r3,r3,#983040
 327 0084 23F03003 	 bic r3,r3,#48
 328 0088 5360     	 str r3,[r2,#4]
 450:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 329              	 .loc 1 450 0
 330 008a FFF7FEFF 	 bl OSCHP_GetFrequency
 331 008e 0246     	 mov r2,r0
 332 0090 564B     	 ldr r3,.L21+16
 333 0092 A3FB0223 	 umull r2,r3,r3,r2
 334 0096 1B0D     	 lsrs r3,r3,#20
 335 0098 013B     	 subs r3,r3,#1
 336 009a 1B04     	 lsls r3,r3,#16
 337 009c 5249     	 ldr r1,.L21+12
 338 009e 524A     	 ldr r2,.L21+12
 339 00a0 5268     	 ldr r2,[r2,#4]
 340 00a2 1343     	 orrs r3,r3,r2
 341 00a4 4B60     	 str r3,[r1,#4]
 451:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 452:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* select OSC_HP clock as PLL input */
 453:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 342              	 .loc 1 453 0
 343 00a6 4F4A     	 ldr r2,.L21+8
 344 00a8 4E4B     	 ldr r3,.L21+8
 345 00aa DB68     	 ldr r3,[r3,#12]
 346 00ac 23F00103 	 bic r3,r3,#1
 347 00b0 D360     	 str r3,[r2,#12]
 454:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 455:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* restart OSC Watchdog */
 456:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 348              	 .loc 1 456 0
 349 00b2 4C4A     	 ldr r2,.L21+8
 350 00b4 4B4B     	 ldr r3,.L21+8
 351 00b6 5B68     	 ldr r3,[r3,#4]
 352 00b8 23F40033 	 bic r3,r3,#131072
 353 00bc 5360     	 str r3,[r2,#4]
 457:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 458:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 354              	 .loc 1 458 0
 355 00be 00BF     	 nop
 356              	.L15:
 357              	 .loc 1 458 0 is_stmt 0 discriminator 1
 358 00c0 484B     	 ldr r3,.L21+8
 359 00c2 1B68     	 ldr r3,[r3]
 360 00c4 03F46073 	 and r3,r3,#896
 361 00c8 B3F5607F 	 cmp r3,#896
 362 00cc F8D1     	 bne .L15
 363              	.L14:
 459:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     {
 460:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* wait till OSC_HP output frequency is usable */
 461:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     }
 462:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 463:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #else /* PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI */
 464:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 465:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* select backup clock as PLL input */
 466:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
 467:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif
 468:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 469:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Go to bypass the Main PLL */
 470:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 364              	 .loc 1 470 0 is_stmt 1
 365 00ce 454A     	 ldr r2,.L21+8
 366 00d0 444B     	 ldr r3,.L21+8
 367 00d2 5B68     	 ldr r3,[r3,#4]
 368 00d4 43F00103 	 orr r3,r3,#1
 369 00d8 5360     	 str r3,[r2,#4]
 471:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 472:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* disconnect Oscillator from PLL */
 473:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 370              	 .loc 1 473 0
 371 00da 424A     	 ldr r2,.L21+8
 372 00dc 414B     	 ldr r3,.L21+8
 373 00de 5B68     	 ldr r3,[r3,#4]
 374 00e0 43F01003 	 orr r3,r3,#16
 375 00e4 5360     	 str r3,[r2,#4]
 474:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 475:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Setup divider settings for main PLL */
 476:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 376              	 .loc 1 476 0
 377 00e6 3F4B     	 ldr r3,.L21+8
 378 00e8 414A     	 ldr r2,.L21+20
 379 00ea 9A60     	 str r2,[r3,#8]
 477:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****                       (PLL_K2DIV_0 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 478:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****                       (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 479:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 480:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Set OSCDISCDIS */
 481:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 380              	 .loc 1 481 0
 381 00ec 3D4A     	 ldr r2,.L21+8
 382 00ee 3D4B     	 ldr r3,.L21+8
 383 00f0 5B68     	 ldr r3,[r3,#4]
 384 00f2 43F04003 	 orr r3,r3,#64
 385 00f6 5360     	 str r3,[r2,#4]
 482:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 483:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* connect Oscillator to PLL */
 484:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 386              	 .loc 1 484 0
 387 00f8 3A4A     	 ldr r2,.L21+8
 388 00fa 3A4B     	 ldr r3,.L21+8
 389 00fc 5B68     	 ldr r3,[r3,#4]
 390 00fe 23F01003 	 bic r3,r3,#16
 391 0102 5360     	 str r3,[r2,#4]
 485:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 486:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* restart PLL Lock detection */
 487:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 392              	 .loc 1 487 0
 393 0104 374A     	 ldr r2,.L21+8
 394 0106 374B     	 ldr r3,.L21+8
 395 0108 5B68     	 ldr r3,[r3,#4]
 396 010a 43F48023 	 orr r3,r3,#262144
 397 010e 5360     	 str r3,[r2,#4]
 488:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 489:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 398              	 .loc 1 489 0
 399 0110 00BF     	 nop
 400              	.L16:
 401              	 .loc 1 489 0 is_stmt 0 discriminator 1
 402 0112 344B     	 ldr r3,.L21+8
 403 0114 1B68     	 ldr r3,[r3]
 404 0116 03F00403 	 and r3,r3,#4
 405 011a 002B     	 cmp r3,#0
 406 011c F9D0     	 beq .L16
 490:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 491:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* wait for PLL Lock */
 492:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 493:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 494:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Disable bypass- put PLL clock back */
 495:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 407              	 .loc 1 495 0 is_stmt 1
 408 011e 314A     	 ldr r2,.L21+8
 409 0120 304B     	 ldr r3,.L21+8
 410 0122 5B68     	 ldr r3,[r3,#4]
 411 0124 23F00103 	 bic r3,r3,#1
 412 0128 5360     	 str r3,[r2,#4]
 496:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 413              	 .loc 1 496 0
 414 012a 00BF     	 nop
 415              	.L17:
 416              	 .loc 1 496 0 is_stmt 0 discriminator 1
 417 012c 2D4B     	 ldr r3,.L21+8
 418 012e 1B68     	 ldr r3,[r3]
 419 0130 03F00103 	 and r3,r3,#1
 420 0134 002B     	 cmp r3,#0
 421 0136 F9D1     	 bne .L17
 497:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 498:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* wait for normal mode */
 499:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 500:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif /* ENABLE_PLL */
 501:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 502:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if (SYS_CLOCK_SRC == SYS_CLOCK_SRC_PLL)
 503:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Switch system clock to PLL */
 504:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_CLK->SYSCLKCR |= SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 422              	 .loc 1 504 0 is_stmt 1
 423 0138 2E4A     	 ldr r2,.L21+24
 424 013a 2E4B     	 ldr r3,.L21+24
 425 013c DB68     	 ldr r3,[r3,#12]
 426 013e 43F48033 	 orr r3,r3,#65536
 427 0142 D360     	 str r3,[r2,#12]
 505:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #else
 506:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Switch system clock to backup clock */
 507:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_CLK->SYSCLKCR &= ~SCU_CLK_SYSCLKCR_SYSSEL_Msk;
 508:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif
 509:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 510:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Before scaling to final frequency we need to setup the clock dividers */
 511:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_CLK->PBCLKCR = PBCLKDIV;
 428              	 .loc 1 511 0
 429 0144 2B4B     	 ldr r3,.L21+24
 430 0146 0022     	 movs r2,#0
 431 0148 5A61     	 str r2,[r3,#20]
 512:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_CLK->CPUCLKCR = CPUCLKDIV;
 432              	 .loc 1 512 0
 433 014a 2A4B     	 ldr r3,.L21+24
 434 014c 0022     	 movs r2,#0
 435 014e 1A61     	 str r2,[r3,#16]
 513:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_CLK->CCUCLKCR = CCUCLKDIV;
 436              	 .loc 1 513 0
 437 0150 284B     	 ldr r3,.L21+24
 438 0152 0022     	 movs r2,#0
 439 0154 1A62     	 str r2,[r3,#32]
 514:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_CLK->WDTCLKCR = WDTCLKDIV;
 440              	 .loc 1 514 0
 441 0156 274B     	 ldr r3,.L21+24
 442 0158 0022     	 movs r2,#0
 443 015a 5A62     	 str r2,[r3,#36]
 515:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_CLK->EBUCLKCR = EBUCLKDIV;
 444              	 .loc 1 515 0
 445 015c 254B     	 ldr r3,.L21+24
 446 015e 0022     	 movs r2,#0
 447 0160 DA61     	 str r2,[r3,#28]
 516:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_CLK->USBCLKCR = USBCLKDIV;
 448              	 .loc 1 516 0
 449 0162 244B     	 ldr r3,.L21+24
 450 0164 0322     	 movs r2,#3
 451 0166 9A61     	 str r2,[r3,#24]
 517:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 518:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if ENABLE_PLL
 519:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* PLL frequency stepping...*/
 520:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Reset OSCDISCDIS */
 521:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 452              	 .loc 1 521 0
 453 0168 1E4A     	 ldr r2,.L21+8
 454 016a 1E4B     	 ldr r3,.L21+8
 455 016c 5B68     	 ldr r3,[r3,#4]
 456 016e 23F04003 	 bic r3,r3,#64
 457 0172 5360     	 str r3,[r2,#4]
 522:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 523:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 458              	 .loc 1 523 0
 459 0174 1B4B     	 ldr r3,.L21+8
 460 0176 204A     	 ldr r2,.L21+28
 461 0178 9A60     	 str r2,[r3,#8]
 524:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 	                    (PLL_K2DIV_1 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 525:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 526:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 527:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 528:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   delay(DELAY_CNT_50US_60MHZ);
 462              	 .loc 1 528 0
 463 017a 40F6B830 	 movw r0,#3000
 464 017e FFF7FEFF 	 bl delay
 529:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 465              	 .loc 1 529 0
 466 0182 00BF     	 nop
 467              	.L18:
 468              	 .loc 1 529 0 is_stmt 0 discriminator 1
 469 0184 174B     	 ldr r3,.L21+8
 470 0186 1B68     	 ldr r3,[r3]
 471 0188 03F00403 	 and r3,r3,#4
 472 018c 002B     	 cmp r3,#0
 473 018e F9D0     	 beq .L18
 530:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 531:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* wait for PLL Lock */
 532:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 533:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 534:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 474              	 .loc 1 534 0 is_stmt 1
 475 0190 144B     	 ldr r3,.L21+8
 476 0192 1A4A     	 ldr r2,.L21+32
 477 0194 9A60     	 str r2,[r3,#8]
 535:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 	                    (PLL_K2DIV_2 << SCU_PLL_PLLCON1_K2DIV_Pos) |
 536:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 537:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 538:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 539:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   delay(DELAY_CNT_50US_90MHZ);
 478              	 .loc 1 539 0
 479 0196 41F29410 	 movw r0,#4500
 480 019a FFF7FEFF 	 bl delay
 540:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 481              	 .loc 1 540 0
 482 019e 00BF     	 nop
 483              	.L19:
 484              	 .loc 1 540 0 is_stmt 0 discriminator 1
 485 01a0 104B     	 ldr r3,.L21+8
 486 01a2 1B68     	 ldr r3,[r3]
 487 01a4 03F00403 	 and r3,r3,#4
 488 01a8 002B     	 cmp r3,#0
 489 01aa F9D0     	 beq .L19
 541:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 542:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* wait for PLL Lock */
 543:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 544:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 545:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 490              	 .loc 1 545 0 is_stmt 1
 491 01ac 0D4B     	 ldr r3,.L21+8
 492 01ae 144A     	 ldr r2,.L21+36
 493 01b0 9A60     	 str r2,[r3,#8]
 546:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 	                    (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
 547:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 	                    (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 548:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 549:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 550:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   delay(DELAY_CNT_50US_120MHZ);
 494              	 .loc 1 550 0
 495 01b2 41F27070 	 movw r0,#6000
 496 01b6 FFF7FEFF 	 bl delay
 551:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 497              	 .loc 1 551 0
 498 01ba 00BF     	 nop
 499              	.L20:
 500              	 .loc 1 551 0 is_stmt 0 discriminator 1
 501 01bc 094B     	 ldr r3,.L21+8
 502 01be 1B68     	 ldr r3,[r3]
 503 01c0 03F00403 	 and r3,r3,#4
 504 01c4 002B     	 cmp r3,#0
 505 01c6 F9D0     	 beq .L20
 552:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 553:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* wait for PLL Lock */
 554:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 555:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 556:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_TRAP->TRAPCLR = SCU_TRAP_TRAPCLR_SOSCWDGT_Msk | SCU_TRAP_TRAPCLR_SVCOLCKT_Msk;
 506              	 .loc 1 556 0 is_stmt 1
 507 01c8 0E4B     	 ldr r3,.L21+40
 508 01ca 0522     	 movs r2,#5
 509 01cc DA60     	 str r2,[r3,#12]
 557:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif /* ENABLE_PLL */
 558:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 559:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if ENABLE_USBPLL
 560:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* enable USB PLL first */
 561:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->USBPLLCON &= ~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 562:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 563:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* USB PLL uses as clock input the OSC_HP */
 564:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* check and if not already running enable OSC_HP */
 565:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 566:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 567:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* check if Main PLL is switched on for OSC WDG*/
 568:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
 569:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     {
 570:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* enable PLL first */
 571:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 572:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     }
 573:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 574:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 575:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 576:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 577:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* restart OSC Watchdog */
 578:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 579:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 580:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 581:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     {
 582:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* wait till OSC_HP output frequency is usable */
 583:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     }
 584:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 585:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 586:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Setup USB PLL */
 587:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Go to bypass the USB PLL */
 588:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_VCOBYP_Msk;
 589:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 590:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* disconnect Oscillator from USB PLL */
 591:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_FINDIS_Msk;
 592:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 593:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Setup Divider settings for USB PLL */
 594:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->USBPLLCON = ((USB_NDIV << SCU_PLL_USBPLLCON_NDIV_Pos) |
 595:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****                         (USB_PDIV << SCU_PLL_USBPLLCON_PDIV_Pos));
 596:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 597:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Set OSCDISCDIS */
 598:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 599:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 600:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* connect Oscillator to USB PLL */
 601:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_FINDIS_Msk;
 602:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 603:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* restart PLL Lock detection */
 604:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_RESLD_Msk;
 605:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 606:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 607:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 608:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* wait for PLL Lock */
 609:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 610:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif /* (USBCLKDIV & SCU_CLK_USBCLKCR_USBSEL_Msk) */
 611:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 612:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Enable selected clocks */
 613:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_CLK->CLKSET = ENABLE_SCUCLK;
 510              	 .loc 1 613 0
 511 01ce 094B     	 ldr r3,.L21+24
 512 01d0 0022     	 movs r2,#0
 513 01d2 5A60     	 str r2,[r3,#4]
 614:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 615:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if ENABLE_EXTCLK == 1
 616:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* Configure external clock */
 617:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SCU_CLK->EXTCLKCR = EXTCLKDIV;
 618:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 619:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #if EXTCLK_PIN == EXTCLK_PIN_P1_15
 620:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* P1.15 */
 621:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   PORT1->PDR1 &= ~PORT1_PDR1_PD15_Msk;
 622:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   PORT1->IOCR12 = (PORT1->IOCR12 & ~PORT0_IOCR12_PC15_Msk) | (0x11U << PORT0_IOCR12_PC15_Pos);
 623:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #else
 624:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   /* P0.8 */
 625:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   PORT0->HWSEL &= ~PORT0_HWSEL_HW8_Msk;
 626:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   PORT0->PDR1 &= ~PORT0_PDR1_PD8_Msk;
 627:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
 628:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif
 629:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 630:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** #endif  /* ENABLE_EXTCLK == 1  */
 631:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 632:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SystemCoreClockUpdate();
 514              	 .loc 1 632 0
 515 01d4 FFF7FEFF 	 bl SystemCoreClockUpdate
 633:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** }
 516              	 .loc 1 633 0
 517 01d8 80BD     	 pop {r7,pc}
 518              	.L22:
 519 01da 00BF     	 .align 2
 520              	.L21:
 521 01dc 00420050 	 .word 1342194176
 522 01e0 00440050 	 .word 1342194688
 523 01e4 10470050 	 .word 1342195472
 524 01e8 00470050 	 .word 1342195456
 525 01ec 6BCA5F6B 	 .word 1801439851
 526 01f0 004F1301 	 .word 18042624
 527 01f4 00460050 	 .word 1342195200
 528 01f8 004F0701 	 .word 17256192
 529 01fc 004F0401 	 .word 17059584
 530 0200 004F0301 	 .word 16994048
 531 0204 60410050 	 .word 1342194016
 532              	 .cfi_endproc
 533              	.LFE136:
 535              	 .section .text.SystemCoreClockUpdate,"ax",%progbits
 536              	 .align 2
 537              	 .weak SystemCoreClockUpdate
 538              	 .thumb
 539              	 .thumb_func
 541              	SystemCoreClockUpdate:
 542              	.LFB137:
 634:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 635:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** __WEAK void SystemCoreClockUpdate(void)
 636:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** {
 543              	 .loc 1 636 0
 544              	 .cfi_startproc
 545              	 
 546              	 
 547 0000 80B5     	 push {r7,lr}
 548              	.LCFI16:
 549              	 .cfi_def_cfa_offset 8
 550              	 .cfi_offset 7,-8
 551              	 .cfi_offset 14,-4
 552 0002 84B0     	 sub sp,sp,#16
 553              	.LCFI17:
 554              	 .cfi_def_cfa_offset 24
 555 0004 00AF     	 add r7,sp,#0
 556              	.LCFI18:
 557              	 .cfi_def_cfa_register 7
 637:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   uint32_t pdiv;
 638:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   uint32_t ndiv;
 639:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   uint32_t kdiv;
 640:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   uint32_t temp;
 641:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 642:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 558              	 .loc 1 642 0
 559 0006 2F4B     	 ldr r3,.L30
 560 0008 DB68     	 ldr r3,[r3,#12]
 561 000a 03F48033 	 and r3,r3,#65536
 562 000e 002B     	 cmp r3,#0
 563 0010 3ED0     	 beq .L24
 643:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 644:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* fPLL is clock source for fSYS */
 645:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 564              	 .loc 1 645 0
 565 0012 2D4B     	 ldr r3,.L30+4
 566 0014 DB68     	 ldr r3,[r3,#12]
 567 0016 03F00103 	 and r3,r3,#1
 568 001a 002B     	 cmp r3,#0
 569 001c 02D0     	 beq .L25
 646:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     {
 647:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* PLL input clock is the backup clock (fOFI) */
 648:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       temp = OFI_FREQUENCY;
 570              	 .loc 1 648 0
 571 001e 2B4B     	 ldr r3,.L30+8
 572 0020 FB60     	 str r3,[r7,#12]
 573 0022 02E0     	 b .L26
 574              	.L25:
 649:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     }
 650:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     else
 651:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     {
 652:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* PLL input clock is the high performance osicllator (fOSCHP) */
 653:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       temp = OSCHP_GetFrequency();
 575              	 .loc 1 653 0
 576 0024 FFF7FEFF 	 bl OSCHP_GetFrequency
 577 0028 F860     	 str r0,[r7,#12]
 578              	.L26:
 654:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     }
 655:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 656:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* check if PLL is locked */
 657:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 579              	 .loc 1 657 0
 580 002a 274B     	 ldr r3,.L30+4
 581 002c 1B68     	 ldr r3,[r3]
 582 002e 03F00403 	 and r3,r3,#4
 583 0032 002B     	 cmp r3,#0
 584 0034 20D0     	 beq .L27
 658:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     {
 659:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* PLL normal mode */
 660:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* read back divider settings */
 661:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 585              	 .loc 1 661 0
 586 0036 244B     	 ldr r3,.L30+4
 587 0038 9B68     	 ldr r3,[r3,#8]
 588 003a 03F07063 	 and r3,r3,#251658240
 589 003e 1B0E     	 lsrs r3,r3,#24
 590 0040 0133     	 adds r3,r3,#1
 591 0042 BB60     	 str r3,[r7,#8]
 662:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 592              	 .loc 1 662 0
 593 0044 204B     	 ldr r3,.L30+4
 594 0046 9B68     	 ldr r3,[r3,#8]
 595 0048 03F4FE43 	 and r3,r3,#32512
 596 004c 1B0A     	 lsrs r3,r3,#8
 597 004e 0133     	 adds r3,r3,#1
 598 0050 7B60     	 str r3,[r7,#4]
 663:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 599              	 .loc 1 663 0
 600 0052 1D4B     	 ldr r3,.L30+4
 601 0054 9B68     	 ldr r3,[r3,#8]
 602 0056 03F4FE03 	 and r3,r3,#8323072
 603 005a 1B0C     	 lsrs r3,r3,#16
 604 005c 0133     	 adds r3,r3,#1
 605 005e 3B60     	 str r3,[r7]
 664:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 665:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       temp = (temp / (pdiv * kdiv)) * ndiv;
 606              	 .loc 1 665 0
 607 0060 BB68     	 ldr r3,[r7,#8]
 608 0062 3A68     	 ldr r2,[r7]
 609 0064 02FB03F3 	 mul r3,r2,r3
 610 0068 FA68     	 ldr r2,[r7,#12]
 611 006a B2FBF3F3 	 udiv r3,r2,r3
 612 006e 7A68     	 ldr r2,[r7,#4]
 613 0070 02FB03F3 	 mul r3,r2,r3
 614 0074 FB60     	 str r3,[r7,#12]
 615 0076 0DE0     	 b .L29
 616              	.L27:
 666:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     }
 667:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     else
 668:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     {
 669:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* PLL prescalar mode */
 670:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       /* read back divider settings */
 671:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 617              	 .loc 1 671 0
 618 0078 134B     	 ldr r3,.L30+4
 619 007a 9B68     	 ldr r3,[r3,#8]
 620 007c 03F07F03 	 and r3,r3,#127
 621 0080 0133     	 adds r3,r3,#1
 622 0082 3B60     	 str r3,[r7]
 672:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       
 673:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****       temp = (temp / kdiv);
 623              	 .loc 1 673 0
 624 0084 FA68     	 ldr r2,[r7,#12]
 625 0086 3B68     	 ldr r3,[r7]
 626 0088 B2FBF3F3 	 udiv r3,r2,r3
 627 008c FB60     	 str r3,[r7,#12]
 628 008e 01E0     	 b .L29
 629              	.L24:
 674:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     }
 675:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 676:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   else
 677:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   {
 678:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     /* fOFI is clock source for fSYS */    
 679:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****     temp = OFI_FREQUENCY;
 630              	 .loc 1 679 0
 631 0090 0E4B     	 ldr r3,.L30+8
 632 0092 FB60     	 str r3,[r7,#12]
 633              	.L29:
 680:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   }
 681:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 682:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 634              	 .loc 1 682 0
 635 0094 0B4B     	 ldr r3,.L30
 636 0096 DB68     	 ldr r3,[r3,#12]
 637 0098 DBB2     	 uxtb r3,r3
 638 009a 0133     	 adds r3,r3,#1
 639 009c FA68     	 ldr r2,[r7,#12]
 640 009e B2FBF3F3 	 udiv r3,r2,r3
 641 00a2 FB60     	 str r3,[r7,#12]
 683:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 642              	 .loc 1 683 0
 643 00a4 074B     	 ldr r3,.L30
 644 00a6 1B69     	 ldr r3,[r3,#16]
 645 00a8 03F00103 	 and r3,r3,#1
 646 00ac 0133     	 adds r3,r3,#1
 647 00ae FA68     	 ldr r2,[r7,#12]
 648 00b0 B2FBF3F3 	 udiv r3,r2,r3
 649 00b4 FB60     	 str r3,[r7,#12]
 684:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 685:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   SystemCoreClock = temp;
 650              	 .loc 1 685 0
 651 00b6 064A     	 ldr r2,.L30+12
 652 00b8 FB68     	 ldr r3,[r7,#12]
 653 00ba 1360     	 str r3,[r2]
 686:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** }
 654              	 .loc 1 686 0
 655 00bc 1037     	 adds r7,r7,#16
 656              	.LCFI19:
 657              	 .cfi_def_cfa_offset 8
 658 00be BD46     	 mov sp,r7
 659              	.LCFI20:
 660              	 .cfi_def_cfa_register 13
 661              	 
 662 00c0 80BD     	 pop {r7,pc}
 663              	.L31:
 664 00c2 00BF     	 .align 2
 665              	.L30:
 666 00c4 00460050 	 .word 1342195200
 667 00c8 10470050 	 .word 1342195472
 668 00cc 00366E01 	 .word 24000000
 669 00d0 00000000 	 .word SystemCoreClock
 670              	 .cfi_endproc
 671              	.LFE137:
 673              	 .section .text.OSCHP_GetFrequency,"ax",%progbits
 674              	 .align 2
 675              	 .weak OSCHP_GetFrequency
 676              	 .thumb
 677              	 .thumb_func
 679              	OSCHP_GetFrequency:
 680              	.LFB138:
 687:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** 
 688:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 689:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** {
 681              	 .loc 1 689 0
 682              	 .cfi_startproc
 683              	 
 684              	 
 685              	 
 686 0000 80B4     	 push {r7}
 687              	.LCFI21:
 688              	 .cfi_def_cfa_offset 4
 689              	 .cfi_offset 7,-4
 690 0002 00AF     	 add r7,sp,#0
 691              	.LCFI22:
 692              	 .cfi_def_cfa_register 7
 690:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c ****   return OSCHP_FREQUENCY;
 693              	 .loc 1 690 0
 694 0004 024B     	 ldr r3,.L34
 691:../RTE/Device/XMC4500-F100x1024/system_XMC4500.c **** }
 695              	 .loc 1 691 0
 696 0006 1846     	 mov r0,r3
 697 0008 BD46     	 mov sp,r7
 698              	.LCFI23:
 699              	 .cfi_def_cfa_register 13
 700              	 
 701 000a 5DF8047B 	 ldr r7,[sp],#4
 702              	.LCFI24:
 703              	 .cfi_restore 7
 704              	 .cfi_def_cfa_offset 0
 705 000e 7047     	 bx lr
 706              	.L35:
 707              	 .align 2
 708              	.L34:
 709 0010 001BB700 	 .word 12000000
 710              	 .cfi_endproc
 711              	.LFE138:
 713              	 .text
 714              	.Letext0:
 715              	 .file 3 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 716              	 .file 4 "c:\\infineon\\tools\\dave ide\\4.5.0.202105191637\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 717              	 .file 5 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Include/core_cm4.h"
 718              	 .file 6 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/06_XMC/uVisionTest/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_XMC4500.c
    {standard input}:24     .no_init:00000000 SystemCoreClock
    {standard input}:21     .no_init:00000000 $d
    {standard input}:30     .no_init:00000004 g_chipid
    {standard input}:33     .text.delay:00000000 $t
    {standard input}:37     .text.delay:00000000 delay
    {standard input}:93     .text.SystemInit:00000000 $t
    {standard input}:98     .text.SystemInit:00000000 SystemInit
    {standard input}:139    .text.SystemCoreSetup:00000000 SystemCoreSetup
    {standard input}:248    .text.SystemCoreClockSetup:00000000 SystemCoreClockSetup
    {standard input}:129    .text.SystemInit:0000001c $d
    {standard input}:134    .text.SystemCoreSetup:00000000 $t
    {standard input}:236    .text.SystemCoreSetup:00000064 $d
    {standard input}:243    .text.SystemCoreClockSetup:00000000 $t
    {standard input}:679    .text.OSCHP_GetFrequency:00000000 OSCHP_GetFrequency
    {standard input}:541    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
    {standard input}:521    .text.SystemCoreClockSetup:000001dc $d
    {standard input}:536    .text.SystemCoreClockUpdate:00000000 $t
    {standard input}:666    .text.SystemCoreClockUpdate:000000c4 $d
    {standard input}:674    .text.OSCHP_GetFrequency:00000000 $t
    {standard input}:709    .text.OSCHP_GetFrequency:00000010 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
__Vectors
