/* cpu_ctrl_set_cfg.h */

#ifndef ___CPU_CTRL__SET_CFG__H___
#define ___CPU_CTRL__SET_CFG__H___

/*
 * #define DEF_SET_CPU_CTRL_RST_CTRL
 * #define DEF_SET_CPU_CTRL_RST_CTRL_NCORERESET0
 * #define DEF_SET_CPU_CTRL_RST_CTRL_NCORERESET1
 * #define DEF_SET_CPU_CTRL_RST_CTRL_NCOREPORESET0
 * #define DEF_SET_CPU_CTRL_RST_CTRL_NCOREPORESET1
 * #define DEF_SET_CPU_CTRL_RST_CTRL_NDBGRESET0
 * #define DEF_SET_CPU_CTRL_RST_CTRL_NDBGRESET1
 * #define DEF_SET_CPU_CTRL_RST_CTRL_L1RSTDISABLE0
 * #define DEF_SET_CPU_CTRL_RST_CTRL_L1RSTDISABLE1
 * #define DEF_SET_CPU_CTRL_CTRL_R
 * #define DEF_SET_CPU_CTRL_CTRL_R_EVENTI
 * #define DEF_SET_CPU_CTRL_CTRL_R_CFGSDISABLE
 * #define DEF_SET_CPU_CTRL_CTRL_R_CP15SDISABLE0
 * #define DEF_SET_CPU_CTRL_CTRL_R_CP15SDISABLE1
 * #define DEF_SET_CPU_CTRL_CTRL_R_CPU1_GAT
 * #define DEF_SET_CPU_CTRL_CTRL_R_ACINACTM
 * #define DEF_SET_CPU_CTRL_CFG_R
 * #define DEF_SET_CPU_CTRL_CFG_R_BROADCASTINNER
 * #define DEF_SET_CPU_CTRL_CFG_R_BROADCASTOUTER
 * #define DEF_SET_CPU_CTRL_CFG_R_BROADCASTCACHEMAINT
 * #define DEF_SET_CPU_CTRL_CFG_R_SYSBARDISABLE
 * #define DEF_SET_CPU_CTRL_STATUS_R
 * #define DEF_SET_CPU_CTRL_STATUS_R_SMPNAMP0
 * #define DEF_SET_CPU_CTRL_STATUS_R_SMPNAMP1
 * #define DEF_SET_CPU_CTRL_STATUS_R_STANDBYWFE0
 * #define DEF_SET_CPU_CTRL_STATUS_R_STANDBYWFE1
 * #define DEF_SET_CPU_CTRL_STATUS_R_STANDBYWFI0
 * #define DEF_SET_CPU_CTRL_STATUS_R_STANDBYWFI1
 * #define DEF_SET_CPU_CTRL_STATUS_R_STANDBYWFIL2
 * #define DEF_SET_CPU_CTRL_GENER_REG
 * #define DEF_SET_CPU_CTRL_GENER_REG_GPR
 * #define DEF_SET_CPU_CTRL_CPU_CLK_SEL
 * #define DEF_SET_CPU_CTRL_CPU_CLK_SEL_SRC
 * #define DEF_SET_CPU_CTRL_CPU_CLK_SEL_SRC_DIV
 * #define DEF_SET_CPU_CTRL_CPU_CLK_SEL_DBG_EN
 * #define DEF_SET_CPU_CTRL_CPU_CLK_SEL_EN
 * #define DEF_SET_CPU_CTRL_ADPLL_FAC
 * #define DEF_SET_CPU_CTRL_ADPLL_FAC_PRE_DIV
 * #define DEF_SET_CPU_CTRL_ADPLL_FAC_N
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE0
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE0_TUNE0
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE0_TUNE1
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE0_AUTO_ADRANGE
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE0_TUNE2
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE0_TUNE3
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE0_TUNE4
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE1
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE1_TUNE0
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE1_TUNE1
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE1_TUNE2
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE1_TUNE3
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE1_SLEWRATE
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE1_TUNE4
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE1_TUNE5
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE1_TUNE6
 * #define DEF_SET_CPU_CTRL_ADPLL_TUNE1_TUNE7
 * #define DEF_SET_CPU_CTRL_ADPLL_STAT
 * #define DEF_SET_CPU_CTRL_ADPLL_STAT_FERR
 * #define DEF_SET_CPU_CTRL_ADPLL_STAT_FLOCK
 * #define DEF_SET_CPU_CTRL_ADPLL_STAT_PERR
 * #define DEF_SET_CPU_CTRL_ADPLL_STAT_PLOCK
 * #define DEF_SET_CPU_CTRL_CACHE_CFG0
 * #define DEF_SET_CPU_CTRL_CACHE_CFG0_PARAMETER
 * #define DEF_SET_CPU_CTRL_CACHE_CFG1
 * #define DEF_SET_CPU_CTRL_CACHE_CFG1_PARAMETER
 * #define DEF_SET_CPU_CTRL_DBG_REG0
 * #define DEF_SET_CPU_CTRL_DBG_REG0_DBGPWRDUP0
 * #define DEF_SET_CPU_CTRL_DBG_REG0_DBGPWRDUP1
 * #define DEF_SET_CPU_CTRL_DBG_REG0_DBGPWRUPREQ0
 * #define DEF_SET_CPU_CTRL_DBG_REG0_DBGPWRUPREQ1
 * #define DEF_SET_CPU_CTRL_DBG_REG0_DBGNOPWRDWN0
 * #define DEF_SET_CPU_CTRL_DBG_REG0_DBGNOPWRDWN1
 * #define DEF_SET_CPU_CTRL_VER
 * #define DEF_SET_CPU_CTRL_VER_VER_L
 * #define DEF_SET_CPU_CTRL_VER_VER_H
 * #define DEF_SET_CPU_CTRL_VER_COMP
 * #define DEF_SET_CPU_CTRL_C_RST_CTRL
 * #define DEF_SET_CPU_CTRL_C_RST_CTRL_CLUSTER_RST
 * #define DEF_SET_CPU_CTRL_C_RST_CTRL_SOC_DBG_RST
 * #define DEF_SET_CPU_CTRL_C_RST_CTRL_DAP_RST
 * #define DEF_SET_CPU_CTRL_C_RST_CTRL_JTAG_RST
 * #define DEF_SET_CPU_CTRL_C_RST_CTRL_GIC_RST
 * #define DEF_SET_CPU_CTRL_C_RST_CTRL_L2_RST
 * #define DEF_SET_CPU_CTRL_C_RST_CTRL_L2RSTDISABLE
*/

#endif /* ___CPU_CTRL__SET_CFG__H___ */
