# 32-Bit-Processor-
Designed a 32-bit RISC processor using Verilog HDL with a 5-stage pipeline (IF, ID, EX, MEM, WB). Supports MIPS32 instructions, with hazard detection and forwarding. Simulated in Xilinx Vivado and synthesized on ZedBoard FPGA for real-time validation.
