
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : impl1

# Written on Wed May 21 20:03:27 2025

##### DESIGN INFO #######################################################

Top View:                "df1_lidar_top"
Constraint File(s):      "D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\df1_lidar_top.sdc"




##### SUMMARY ############################################################

Found 24 issues in 19 out of 34 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                       Ending                                         |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |     5.000            |     No paths         |     No paths         |     No paths                         
System                                         i_ethphy_refclk                                |     20.000           |     No paths         |     No paths         |     No paths                         
System                                         w_pll_50m                                      |     20.000           |     No paths         |     No paths         |     No paths                         
System                                         pll_uniq_1|CLKOS2_inferred_clock               |     5.000            |     No paths         |     No paths         |     No paths                         
System                                         df1_lidar_top|w_pll_100m                       |     5.000            |     No paths         |     No paths         |     No paths                         
System                                         reveal_coretop|jtck_inferred_clock[0]          |     No paths         |     No paths         |     5.000            |     No paths                         
System                                         iddrx2f_uniq_2|sclk_inferred_clock             |     5.000            |     No paths         |     No paths         |     No paths                         
System                                         iddrx2f_uniq_1|sclk_inferred_clock             |     5.000            |     No paths         |     No paths         |     No paths                         
System                                         eth_pll_uniq_1|CLKOS_inferred_clock            |     5.000            |     No paths         |     No paths         |     No paths                         
System                                         ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     |     5.000            |     No paths         |     No paths         |     No paths                         
i_clk_50m                                      System                                         |     20.000           |     No paths         |     No paths         |     No paths                         
i_clk_50m                                      i_clk_50m                                      |     20.000           |     No paths         |     No paths         |     No paths                         
i_clk_50m                                      i_ethphy_refclk                                |     20.000           |     No paths         |     No paths         |     No paths                         
i_clk_50m                                      w_pll_50m                                      |     20.000           |     No paths         |     No paths         |     No paths                         
i_clk_50m                                      pll_uniq_1|CLKOS2_inferred_clock               |     Diff grp         |     No paths         |     No paths         |     No paths                         
i_clk_50m                                      df1_lidar_top|w_pll_100m                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
i_clk_50m                                      eth_pll_uniq_1|CLKOS_inferred_clock            |     Diff grp         |     No paths         |     No paths         |     No paths                         
i_clk_50m                                      ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     |     Diff grp         |     No paths         |     No paths         |     No paths                         
i_ethphy_refclk                                System                                         |     20.000           |     No paths         |     No paths         |     No paths                         
i_ethphy_refclk                                i_ethphy_refclk                                |     20.000           |     No paths         |     No paths         |     No paths                         
i_ethphy_refclk                                df1_lidar_top|w_pll_100m                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
w_pll_50m                                      System                                         |     20.000           |     No paths         |     No paths         |     No paths                         
w_pll_50m                                      w_pll_50m                                      |     20.000           |     No paths         |     No paths         |     No paths                         
w_pll_50m                                      df1_lidar_top|w_pll_100m                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_uniq_1|CLKOS2_inferred_clock               System                                         |     5.000            |     No paths         |     No paths         |     No paths                         
pll_uniq_1|CLKOS2_inferred_clock               pll_uniq_1|CLKOS2_inferred_clock               |     5.000            |     No paths         |     No paths         |     No paths                         
pll_uniq_1|CLKOS2_inferred_clock               df1_lidar_top|w_pll_100m                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_uniq_1|CLKOS2_inferred_clock               iddrx2f_uniq_2|sclk_inferred_clock             |     Diff grp         |     No paths         |     No paths         |     No paths                         
pll_uniq_1|CLKOS2_inferred_clock               iddrx2f_uniq_1|sclk_inferred_clock             |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|w_pll_100m                       System                                         |     5.000            |     No paths         |     No paths         |     No paths                         
df1_lidar_top|w_pll_100m                       i_ethphy_refclk                                |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|w_pll_100m                       w_pll_50m                                      |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|w_pll_100m                       pll_uniq_1|CLKOS2_inferred_clock               |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|w_pll_100m                       df1_lidar_top|w_pll_100m                       |     5.000            |     No paths         |     No paths         |     No paths                         
df1_lidar_top|w_pll_100m                       reveal_coretop|jtck_inferred_clock[0]          |     No paths         |     No paths         |     Diff grp         |     No paths                         
df1_lidar_top|w_pll_100m                       iddrx2f_uniq_2|sclk_inferred_clock             |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|w_pll_100m                       iddrx2f_uniq_1|sclk_inferred_clock             |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|w_pll_100m                       eth_pll_uniq_1|CLKOS_inferred_clock            |     Diff grp         |     No paths         |     No paths         |     No paths                         
df1_lidar_top|w_pll_100m                       ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     |     Diff grp         |     No paths         |     No paths         |     No paths                         
reveal_coretop|jtck_inferred_clock[0]          System                                         |     No paths         |     No paths         |     No paths         |     5.000                            
reveal_coretop|jtck_inferred_clock[0]          df1_lidar_top|w_pll_100m                       |     No paths         |     No paths         |     No paths         |     Diff grp                         
reveal_coretop|jtck_inferred_clock[0]          reveal_coretop|jtck_inferred_clock[0]          |     No paths         |     5.000            |     No paths         |     No paths                         
iddrx2f_uniq_2|sclk_inferred_clock             System                                         |     5.000            |     No paths         |     No paths         |     No paths                         
iddrx2f_uniq_2|sclk_inferred_clock             df1_lidar_top|w_pll_100m                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
iddrx2f_uniq_2|sclk_inferred_clock             iddrx2f_uniq_2|sclk_inferred_clock             |     5.000            |     No paths         |     No paths         |     No paths                         
iddrx2f_uniq_1|sclk_inferred_clock             System                                         |     5.000            |     No paths         |     No paths         |     No paths                         
iddrx2f_uniq_1|sclk_inferred_clock             df1_lidar_top|w_pll_100m                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
iddrx2f_uniq_1|sclk_inferred_clock             iddrx2f_uniq_1|sclk_inferred_clock             |     5.000            |     No paths         |     No paths         |     No paths                         
eth_pll_uniq_1|CLKOS_inferred_clock            System                                         |     5.000            |     No paths         |     No paths         |     No paths                         
eth_pll_uniq_1|CLKOS_inferred_clock            df1_lidar_top|w_pll_100m                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
eth_pll_uniq_1|CLKOS_inferred_clock            eth_pll_uniq_1|CLKOS_inferred_clock            |     5.000            |     No paths         |     No paths         |     No paths                         
ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     System                                         |     5.000            |     No paths         |     No paths         |     No paths                         
ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     df1_lidar_top|w_pll_100m                       |     Diff grp         |     No paths         |     No paths         |     No paths                         
ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     |     5.000            |     No paths         |     No paths         |     No paths                         
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:em_ddr_addr[0]
p:em_ddr_addr[1]
p:em_ddr_addr[2]
p:em_ddr_addr[3]
p:em_ddr_addr[4]
p:em_ddr_addr[5]
p:em_ddr_addr[6]
p:em_ddr_addr[7]
p:em_ddr_addr[8]
p:em_ddr_addr[9]
p:em_ddr_addr[10]
p:em_ddr_addr[11]
p:em_ddr_addr[12]
p:em_ddr_addr[13]
p:em_ddr_ba[0]
p:em_ddr_ba[1]
p:em_ddr_ba[2]
p:em_ddr_cas_n
p:em_ddr_cke
p:em_ddr_clk
p:em_ddr_cs_n
p:em_ddr_data[0] (bidir end point)
p:em_ddr_data[0] (bidir start point)
p:em_ddr_data[1] (bidir end point)
p:em_ddr_data[1] (bidir start point)
p:em_ddr_data[2] (bidir end point)
p:em_ddr_data[2] (bidir start point)
p:em_ddr_data[3] (bidir end point)
p:em_ddr_data[3] (bidir start point)
p:em_ddr_data[4] (bidir end point)
p:em_ddr_data[4] (bidir start point)
p:em_ddr_data[5] (bidir end point)
p:em_ddr_data[5] (bidir start point)
p:em_ddr_data[6] (bidir end point)
p:em_ddr_data[6] (bidir start point)
p:em_ddr_data[7] (bidir end point)
p:em_ddr_data[7] (bidir start point)
p:em_ddr_data[8] (bidir end point)
p:em_ddr_data[8] (bidir start point)
p:em_ddr_data[9] (bidir end point)
p:em_ddr_data[9] (bidir start point)
p:em_ddr_data[10] (bidir end point)
p:em_ddr_data[10] (bidir start point)
p:em_ddr_data[11] (bidir end point)
p:em_ddr_data[11] (bidir start point)
p:em_ddr_data[12] (bidir end point)
p:em_ddr_data[12] (bidir start point)
p:em_ddr_data[13] (bidir end point)
p:em_ddr_data[13] (bidir start point)
p:em_ddr_data[14] (bidir end point)
p:em_ddr_data[14] (bidir start point)
p:em_ddr_data[15] (bidir end point)
p:em_ddr_data[15] (bidir start point)
p:em_ddr_dm[0]
p:em_ddr_dm[1]
p:em_ddr_dqs[0] (bidir end point)
p:em_ddr_dqs[0] (bidir start point)
p:em_ddr_dqs[1] (bidir end point)
p:em_ddr_dqs[1] (bidir start point)
p:em_ddr_odt
p:em_ddr_ras_n
p:em_ddr_reset_n
p:em_ddr_we_n
p:i_adc_sda
p:i_code_sigin1
p:i_code_sigin2
p:i_ethphy_rxd[0]
p:i_ethphy_rxd[1]
p:i_ethphy_rxdv
p:i_flash_miso
p:i_motor_fg1
p:i_motor_fg2
p:i_motor_rd1
p:i_motor_rd2
p:i_rst_n
p:i_tdc1_lvds_serdata
p:i_tdc2_lvds_serdata
p:i_tdc_interrupt[0]
p:i_tdc_interrupt[1]
p:i_tdc_spi_miso[0]
p:i_tdc_spi_miso[1]
p:io_phy_mdio (bidir end point)
p:io_phy_mdio (bidir start point)
p:o_adc_cs1
p:o_adc_cs2
p:o_adc_sclk
p:o_da_pwm
p:o_decode_done[0]
p:o_decode_done[1]
p:o_ethphy_txd[0]
p:o_ethphy_txd[1]
p:o_ethphy_txen
p:o_flash_cs
p:o_flash_mosi
p:o_hv_en
p:o_laser_str[0]
p:o_laser_str[1]
p:o_laser_str[2]
p:o_laser_str[3]
p:o_laser_str[4]
p:o_laser_str[5]
p:o_laser_str[6]
p:o_laser_str[7]
p:o_motor_pwm1
p:o_motor_pwm2
p:o_phy_mdc
p:o_phy_reset_n
p:o_tdc_enable[0]
p:o_tdc_enable[1]
p:o_tdc_resetn[0]
p:o_tdc_resetn[1]
p:o_tdc_spi_clk[0]
p:o_tdc_spi_clk[1]
p:o_tdc_spi_mosi[0]
p:o_tdc_spi_mosi[1]
p:o_tdc_spi_ssn[0]
p:o_tdc_spi_ssn[1]
p:o_tempadc_sel[0]
p:o_tempadc_sel[1]


Inapplicable constraints
************************

create_clock -name w_pll_150m -period 6.666666 [get_ports w_pll_150m]
	@E:MT548:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":6:0:6:0|Source for clock w_pll_150m not found in netlist.
create_generated_clock -name w_iddr_sclk1 -source [get_ports i_tdc1_lvds_serclk] -divide_by 2 [get_pins CLKDIV_inst/CLKOUT]
	@E:MT548:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":32:0:32:0|Source for clock w_iddr_sclk1 not found in netlist.
create_generated_clock -name w_iddr_sclk2 -source [get_ports i_tdc2_lvds_serclk] -divide_by 2 [get_pins CLKDIV_inst/CLKOUT]
	@E:MT548:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":55:0:55:0|Source for clock w_iddr_sclk2 not found in netlist.
set_clock_groups -asynchronous -group w_pll_100m -group w_sclk
	@E:MF896:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":18:0:18:0|Clock "w_pll_100m" does not exist
	@E:MF896:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":18:0:18:0|Clock "w_sclk" does not exist
set_input_delay -clock i_ddrclk_100m -max 0.1 [get_ports {i_ddrclk_100m[*]}]
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":10:0:10:0|collection "[get_ports {i_ddrclk_100m[*]}]" is empty
set_input_delay -clock i_ddrclk_100m -min -0.1 [get_ports {i_ddrclk_100m[*]}]
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":11:0:11:0|collection "[get_ports {i_ddrclk_100m[*]}]" is empty
set_input_delay -clock i_tdc1_lvds_serclk -max 0.1 [get_ports {i_tdc1_lvds_serdata[*]}]
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":36:0:36:0|collection "[get_ports {i_tdc1_lvds_serdata[*]}]" is empty
set_input_delay -clock i_tdc1_lvds_serclk -max 0.1 [get_ports {i_tdc1_lvds_serdata[*]}] -clock_fall -add_delay
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":40:0:40:0|collection "[get_ports {i_tdc1_lvds_serdata[*]}]" is empty
set_input_delay -clock i_tdc1_lvds_serclk -min -0.1 [get_ports {i_tdc1_lvds_serdata[*]}]
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":37:0:37:0|collection "[get_ports {i_tdc1_lvds_serdata[*]}]" is empty
set_input_delay -clock i_tdc1_lvds_serclk -min -0.1 [get_ports {i_tdc1_lvds_serdata[*]}] -clock_fall -add_delay
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":41:0:41:0|collection "[get_ports {i_tdc1_lvds_serdata[*]}]" is empty
set_input_delay -clock i_tdc2_lvds_serclk -max 0.1 [get_ports {i_tdc2_lvds_serdata[*]}]
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":59:0:59:0|collection "[get_ports {i_tdc2_lvds_serdata[*]}]" is empty
set_input_delay -clock i_tdc2_lvds_serclk -max 0.1 [get_ports {i_tdc2_lvds_serdata[*]}] -clock_fall -add_delay
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":63:0:63:0|collection "[get_ports {i_tdc2_lvds_serdata[*]}]" is empty
set_input_delay -clock i_tdc2_lvds_serclk -min -0.1 [get_ports {i_tdc2_lvds_serdata[*]}]
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":60:0:60:0|collection "[get_ports {i_tdc2_lvds_serdata[*]}]" is empty
set_input_delay -clock i_tdc2_lvds_serclk -min -0.1 [get_ports {i_tdc2_lvds_serdata[*]}] -clock_fall -add_delay
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":64:0:64:0|collection "[get_ports {i_tdc2_lvds_serdata[*]}]" is empty
set_multicycle_path -hold 1 -from [get_clocks i_tdc1_lvds_serclk] -to [get_clocks w_iddr_sclk1]
	@E::"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":44:0:44:0|Timing constraint (from [get_clocks i_tdc1_lvds_serclk] to [get_clocks w_iddr_sclk1]) (multi path 1) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":44:0:44:0|collection "[get_clocks w_iddr_sclk1]" is empty
set_multicycle_path -hold 1 -from [get_clocks i_tdc2_lvds_serclk] -to [get_clocks w_iddr_sclk2]
	@E::"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":67:0:67:0|Timing constraint (from [get_clocks i_tdc2_lvds_serclk] to [get_clocks w_iddr_sclk2]) (multi path 1) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":67:0:67:0|collection "[get_clocks w_iddr_sclk2]" is empty
set_multicycle_path -setup 1 -from [get_clocks i_tdc1_lvds_serclk] -to [get_clocks w_iddr_sclk1]
	@E::"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":43:0:43:0|Timing constraint (from [get_clocks i_tdc1_lvds_serclk] to [get_clocks w_iddr_sclk1]) (multi path 1) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":43:0:43:0|collection "[get_clocks w_iddr_sclk1]" is empty
set_multicycle_path -setup 1 -from [get_clocks i_tdc2_lvds_serclk] -to [get_clocks w_iddr_sclk2]
	@E::"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":66:0:66:0|Timing constraint (from [get_clocks i_tdc2_lvds_serclk] to [get_clocks w_iddr_sclk2]) (multi path 1) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design
	@E:MF1039:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":66:0:66:0|collection "[get_clocks w_iddr_sclk2]" is empty

Applicable constraints with issues
**********************************

create_clock -name w_pll_50m -period 20.0 [get_nets w_pll_50m]
	@W:Z241:"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":5:0:5:0|Source for clock w_pll_50m should be moved to net u_pll.CLKOP connected to driving cell pin u_pll.PLLInst_0.CLKOP

Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
