ğŸš€ AI-Based Logic Depth Predictor

ğŸ“Œ Overview

This repository contains an AI-powered tool to predict combinational logic depth of signals in an RTL module before synthesis. The model eliminates the need for time-consuming synthesis runs while maintaining high accuracy, enabling faster timing closure and design optimization.

ğŸ›  Features

Graph-based RTL parsing for extracting signal dependencies.

Deep Learning (TensorFlow DNN) for fast and accurate combinational depth prediction.

Trained on OpenCores & FPGA/ASIC synthesis reports.

Detects timing violations without requiring full synthesis.

ğŸ“Š Machine Learning Model Used

Model: TensorFlow Deep Neural Network (DNN)

Training Data: Extracted RTL features (Fan-in, Fan-out, Path Depth)

Training Size: 80% train / 20% test split

Evaluation Metrics:

Mean Absolute Error (MAE): â‰¤ 0.5

RÂ² Score: â‰¥ 0.90

ğŸ“Œ Installation

Run the following command to install the required dependencies:
pip install tensorflow pandas numpy networkx pyverilog scikit-learn
ğŸš€ Usage

1ï¸âƒ£ Clone the Repository
git clone https://github.com/yourusername/GH-2025-Logic-Depth.git
cd GH-2025-Logic-Depth
2ï¸âƒ£ Prepare RTL File

Place your Verilog RTL file in the same directory, or use the provided example_rtl.v.

3ï¸âƒ£ Run the Predictor
python train_logic_depth_predictor.py
4ï¸âƒ£ Expected Output

Extracted RTL Features (Fan-in, Fan-out, Logic Depth)

Model Performance Metrics (MAE, RÂ² Score)

Trained Model Saved as tf_logic_depth_model.h5

ğŸ“‚ Sample Dataset

A synthetic dataset is included for training & testing.

Dataset File: dataset/logic_depth_dataset.csv


