

================================================================
== Vivado HLS Report for 'Accelerator_DOT_Divide_Loop_row_proc'
================================================================
* Date:           Thu Oct 29 22:12:26 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        accelerator
* Solution:       solution2opt
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.01|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   83|   83|   83|   83|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- row     |   81|   81|        26|          8|          1|     8|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     10|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|    1017|   1506|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    141|
|Register         |        -|      -|     318|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1335|   1658|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Accelerator_fdiv_32ns_32ns_32_16_U69  |Accelerator_fdiv_32ns_32ns_32_16  |        0|      0|  761|  994|
    |Accelerator_mux_8to1_sel3_32_1_U70    |Accelerator_mux_8to1_sel3_32_1    |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U71    |Accelerator_mux_8to1_sel3_32_1    |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U72    |Accelerator_mux_8to1_sel3_32_1    |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U73    |Accelerator_mux_8to1_sel3_32_1    |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U74    |Accelerator_mux_8to1_sel3_32_1    |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U75    |Accelerator_mux_8to1_sel3_32_1    |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U76    |Accelerator_mux_8to1_sel3_32_1    |        0|      0|   32|   64|
    |Accelerator_mux_8to1_sel3_32_1_U77    |Accelerator_mux_8to1_sel3_32_1    |        0|      0|   32|   64|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                  |        0|      0| 1017| 1506|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_176_p2              |     +    |      0|  0|   4|           4|           1|
    |ap_sig_bdd_60            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_72            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_90            |    and   |      0|  0|   1|           1|           1|
    |exitcond1_i_i_fu_170_p2  |   icmp   |      0|  0|   2|           4|           5|
    |ap_sig_bdd_244           |    or    |      0|  0|   1|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  10|          12|          10|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |   4|         11|    1|         11|
    |ap_reg_ppiten_pp0_it3  |   1|          2|    1|          2|
    |grp_fu_161_p0          |  64|          9|   32|        288|
    |grp_fu_161_p1          |  64|          9|   32|        288|
    |i_0_i_i_phi_fu_153_p4  |   4|          2|    4|          8|
    |i_0_i_i_reg_149        |   4|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 141|         35|   74|        605|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |A_read_1_reg_393                     |  32|   0|   32|          0|
    |A_read_2_reg_403                     |  32|   0|   32|          0|
    |A_read_3_reg_413                     |  32|   0|   32|          0|
    |A_read_4_reg_423                     |  32|   0|   32|          0|
    |A_read_5_reg_433                     |  32|   0|   32|          0|
    |A_read_6_reg_443                     |  32|   0|   32|          0|
    |A_read_7_reg_453                     |  32|   0|   32|          0|
    |A_read_reg_383                       |  32|   0|   32|          0|
    |ap_CS_fsm                            |  10|   0|   10|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_18_reg_371_pp0_it1  |   3|   0|    3|          0|
    |exitcond1_i_i_reg_362                |   1|   0|    1|          0|
    |i_0_i_i_reg_149                      |   4|   0|    4|          0|
    |i_reg_366                            |   4|   0|    4|          0|
    |reg_165                              |  32|   0|   32|          0|
    |tmp_18_reg_371                       |   3|   0|    3|          0|
    |exitcond1_i_i_reg_362                |   0|   1|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 318|   1|  319|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Accelerator_DOT_Divide_Loop_row_proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Accelerator_DOT_Divide_Loop_row_proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Accelerator_DOT_Divide_Loop_row_proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Accelerator_DOT_Divide_Loop_row_proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Accelerator_DOT_Divide_Loop_row_proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Accelerator_DOT_Divide_Loop_row_proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Accelerator_DOT_Divide_Loop_row_proc | return value |
|A_dout       |  in |   32|   ap_fifo  |                   A                  |    pointer   |
|A_empty_n    |  in |    1|   ap_fifo  |                   A                  |    pointer   |
|A_read       | out |    1|   ap_fifo  |                   A                  |    pointer   |
|C_din        | out |   32|   ap_fifo  |                   C                  |    pointer   |
|C_full_n     |  in |    1|   ap_fifo  |                   C                  |    pointer   |
|C_write      | out |    1|   ap_fifo  |                   C                  |    pointer   |
+-------------+-----+-----+------------+--------------------------------------+--------------+

