* Z:\mnt\design.r\spice\examples\ADA4051.asc
V1 +V 0 2.5
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
? Missing component
V2 -V 0 -2.5
Rload OUT 0 10K
.tran 10m
.lib ADI.lib
.backanno
.end
