$date
	Thu Apr 24 03:51:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! bench_out $end
$var wire 1 " bench_in $end
$var wire 1 # bench_clk $end
$var reg 1 $ bench_reset $end
$var reg 2 % indata_array [0:1] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
x$
x#
x"
x!
$end
#5
0#
0"
b0 %
#10
1"
b1 %
0$
#20
0!
1#
b11 %
#25
0#
b1 %
#40
0!
1#
0"
b10 %
#45
1!
0#
1"
b1 %
#55
0!
1#
0"
b10 %
#60
1!
0#
1"
b1 %
#70
0!
0"
b0 %
#75
1!
1"
b1 %
#80
0!
1#
0"
b10 %
#85
1!
0#
1"
b1 %
#90
0!
1#
0"
b10 %
#95
1!
0#
1"
b1 %
#100
0!
1#
b11 %
#105
1!
0"
b10 %
#110
0!
1"
b11 %
#115
1!
0"
b10 %
#125
0#
b0 %
#130
0!
1"
b1 %
#135
1!
0"
b0 %
#140
0!
1"
b1 %
#155
1#
b11 %
#160
1!
0"
b10 %
#165
0#
b0 %
#175
0!
1#
b10 %
#180
1!
0#
1"
b1 %
#185
0!
1#
0"
b10 %
#190
1!
1"
b11 %
#195
0#
b1 %
#199
