{"indexed":{"date-parts":[[2018,5,3]],"date-time":"2018-05-03T13:21:15Z","timestamp":1525353675047},"reference-count":23,"publisher":"IEEE Comput. Soc. Press","isbn-type":[{"value":"081867573X","type":"print"}],"content-domain":{"domain":[],"crossmark-restriction":false},"DOI":"10.1109\/eurdac.1996.558256","type":"paper-conference","created":{"date-parts":[[2002,12,24]],"date-time":"2002-12-24T01:52:43Z","timestamp":1040694763000},"source":"Crossref","is-referenced-by-count":0,"title":"System design using an integrated specification and performance modeling methodology","prefix":"10.1109","author":[{"given":"A.","family":"Sarkar","sequence":"first","affiliation":[]}],"member":"263","event":"EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition","container-title":"Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition","original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx3\/4063\/12120\/00558256.pdf?arnumber=558256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T16:36:16Z","timestamp":1497544576000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["081867573X"],"references-count":23,"URL":"http:\/\/dx.doi.org\/10.1109\/eurdac.1996.558256","relation":{}}