# Efficiency: locality; caching
_COSC 208, Introduction to Computer Systems, 2023-11-13_

## Announcements
* Project 3 due today @ 11pm

## Warm-up

* Q1: _Cross-out unnecessary loads and stores in the following assembly code:_

```
000000000000088c <interest_due>:
    88c:    sub    sp, sp, #0x20
    890:    str    w0, [sp, #12]
    894:    str    w1, [sp, #8]
    898:    ldr    w0, [sp, #12]
    89c:    ldr    w1, [sp, #8] 
    8a0:    mul    w0, w1, w0
    8a4:    str    w0, [sp, #20]
    8a8:    mov    w0, #0x4b0
    8ac:    str    w0, [sp, #24]
    8b0:    ldr    w1, [sp, #20]
    8b4:    ldr    w0, [sp, #24] 
    8b8:    sdiv   w0, w1, w0
    8bc:    str    w0, [sp, #28] 
    8c0:    ldr    w0, [sp, #28] 
    8c4:    add    sp, sp, #0x20
    8c8:    ret
```

ðŸ›‘ **STOP here** after completing the above question; if you have extra time please **skip ahead** to the extra practice.

## Cache replacement

* Assume a cache can hold 3 entries and the following 15 data accesses occur: 
```
3, 4, 4, 5, 3, 2, 3, 4, 1, 4, 4, 2, 5, 2, 4
```
* Q2: _What is the sequence of hits, insertions, and replacements that occur when an **optimal** cache replacement algorithm is used?_

<p style="height:6em;"></p>

* Q3: _What is the sequence of hits, insertions, and replacements that occur when a **first in first out (FIFO)** cache replacement algorithm is used?_

<p style="height:6em;"></p>

* Q4: _What is the sequence of hits, insertions, and replacements that occur when a **least recently used (LRU)** cache replacement algorithm is used?_

<p style="height:6em;"></p>

## Extra practice

* Q5: _Cross-out unnecessary loads and stores in the following assembly code:_

```
000000000040056c <volume>:                             
    40056c:    d10083ff     sub    sp, sp, #0x20       
    400570:    f9000bfe     str    x30, [sp, #16]      
    400574:    b9000fe0     str    w0, [sp, #12]       
    400578:    b9000be1     str    w1, [sp, #8]        
    40057c:    b90007e2     str    w2, [sp, #4]        
    400580:    b9400fe0     ldr    w0, [sp, #12]       
    400584:    b9400be1     ldr    w1, [sp, #8]        
    400588:    97ffffef     bl     400544 <multiply>    
    40058c:    b90003e0     str    w0, [sp]            
    400590:    b94003e0     ldr    w0, [sp]            
    400594:    b94007e1     ldr    w1, [sp, #4]        
    400598:    97ffffeb     bl     400544 <multiply>    
    40059c:    b90003e0     str    w0, [sp]            
    4005a0:    b94003e0     ldr    w0, [sp]            
    4005a4:    f9400bfe     ldr    x30, [sp, #16]      
    4005a8:    910083ff     add    sp, sp, #0x20       
    4005ac:    d65f03c0     ret                        
```

<div style="page-break-after:always;"></div>
