<snippet>
  <description>entity architecture</description>
  <tabTrigger>entarch</tabTrigger>
  <scope>source.vhdl</scope>
  <content>entity ${1:${TM_FILENAME/(.*?)(\..+)/$1/}} is
port (
	${0:clock}
);
end entity ; -- ${1:${TM_FILENAME/(.*?)(\..+)/$1/}}

architecture ${2:arch} of ${1:${TM_FILENAME/(.*?)(\..+)/$1/}} is

    -- Constant

    -- Signals

begin



end architecture; -- ${2:arch}</content>
</snippet>