<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='aes_core.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: aes_core
    <br/>
    Created: Nov  8, 2002
    <br/>
    Updated: Oct 23, 2013
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Crypto core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Simple AES (Rijndael) IP Core.

I have tried to balance this implementation and to trade off size and performance. The goal was to be able to fit in to a low cost Xilinx Spartan series FPGA and still be as fast as possible.
As one can see from the implementation results below, this goal has been achieved !

Other Implementations of this standard with different key sizes (192 &amp; 256 bit) and performance attributes (like a fully pipelined ultra-high-speed version) are commercially available from
     <b>
      
       ASICS.ws
      
     </b>
     .

Even though no official testing has been performed we believe that this core is fully complies to
     <b>
      
       FIPS-197 (pdf)
      
     </b>
     .

For more information see the core documentation.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     <ul>
      <li>
       16 byte block size
      </li>
      <li>
       16 byte key size
      </li>
      <li>
       separate cipher (encrypt) block
      </li>
      <li>
       separate inverted cipher (decrypt) block
      </li>
      <li>
       incorporated key expansion module
      </li>
      <li>
       written in verilog
      </li>
     </ul>
     <br/>
     <b>
      <u>
       Sample Synthesis Results for the Cipher Block
      </u>
     </b>
     <br/>
     <table cellpadding="0" cellspacing="1" border="0">
      <tbody>
       <tr>
        <td valign="top" align="center">
         <b>
          Technology
         </b>
        </td>
        <td valign="top" align="center">
         <b>
          Size/Area
         </b>
        </td>
        <td valign="top" align="center">
         <b>
          Speed/Performance
         </b>
        </td>
       </tr>
       <tr>
        <td valign="top" align="center">
         Xilinx Spartan IIe XS2V200-6
        </td>
        <td valign="top" align="center">
         3497 LUTs (74 %),
         <br/>
         1026 Regs. (21 %)
        </td>
        <td valign="top" align="center">
         101 Mhz (1.08 Gbits/sec)
        </td>
       </tr>
       <tr>
        <td valign="top" align="center">
         UMC 0.18u Std. Cell
        </td>
        <td valign="top" align="center">
         38K Gates
        </td>
        <td valign="top" align="center">
         265 Mhz (2.82 Gbits/sec)
        </td>
       </tr>
      </tbody>
     </table>
     <br/>
     <b>
      <u>
       Sample Synthesis Results for the Inverse Cipher Block
      </u>
     </b>
     <br/>
     <table cellpadding="0" cellspacing="1" border="0">
      <tbody>
       <tr>
        <td valign="top" align="center">
         <b>
          Technology
         </b>
        </td>
        <td valign="top" align="center">
         <b>
          Size/Area
         </b>
        </td>
        <td valign="top" align="center">
         <b>
          Speed/Performance
         </b>
        </td>
       </tr>
       <tr>
        <td valign="top" align="center">
         Xilinx Spartan IIe XS2V200-6
        </td>
        <td valign="top" align="center">
         3393 LUTs (72 %),
         <br/>
         883 Regs. (18 %)
        </td>
        <td valign="top" align="center">
         85 Mhz (906 Mbits/sec)
        </td>
       </tr>
       <tr>
        <td valign="top" align="center">
         UMC 0.18u Std. Cell
        </td>
        <td valign="top" align="center">
         50K Gates
        </td>
        <td valign="top" align="center">
         235 Mhz (2.5 Gbits/sec)
        </td>
       </tr>
      </tbody>
     </table>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Nov 12, 2002 Found a bunch of test vectors on the NIST site, added them today to the testbench. Added missing timescale.v file.
     <br/>
     - I could use some "official" testvectors. If you know were to get them or have any, please contact the author.
     <br/>
     - This core is done. Initial Release: Nov. 9, 2002
    </p>
   </div>
   <div id="d_&lt;br&gt;&lt;br&gt;&lt;font size=-1&gt;This IP Core is provided by:&lt;/font&gt;">
    <h2>
     
      <br/>
      <font_size>
       this_ip_core_is_provided_by:
       "&gt;
      </font_size>
     
     <br/>
     <font size="-1">
      This IP Core is provided by:
     </font>
    </h2>
    <p id="p_&lt;br&gt;&lt;br&gt;&lt;font size=-1&gt;This IP Core is provided by:&lt;/font&gt;">
    </p>
    <p>
     <b>
      www.ASICS.ws - Solutions for your ASIC/FPGA needs -
     </b>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
