module SeqCheck(
    input wire clk,
    input wire rst,
    input wire in_sig,
    output reg detected
);

reg [2:0] shift_reg;

always @(posedge clk or posedge rst) begin
    if (rst) begin
        shift_reg <= 3'b000;
        detected <= 0;
    end else begin
        shift_reg <= {shift_reg[1:0], in_sig};
        detected <= (shift_reg == 3'b011);
    end
end

endmodule
