Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 21 16:13:16 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file temp_sensor_adt7420_control_sets_placed.rpt
| Design       : temp_sensor_adt7420
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           18 |
| No           | No                    | Yes                    |              49 |           12 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |              59 |           19 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+--------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |                   Enable Signal                  |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+--------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  uart_tx_inst/packet_send_f1__0    |                                                  |                                        |                1 |              1 |         1.00 |
|  uart_tx_inst/clk_baudrate_reg_n_0 |                                                  |                                        |                1 |              2 |         2.00 |
|  uart_tx_inst/clk_baudrate_reg_n_0 |                                                  | uart_reset_IBUF                        |                1 |              3 |         3.00 |
|  FSM_onehot_state_reg[8]_i_3_n_0   |                                                  |                                        |                2 |              3 |         1.50 |
|  uart_tx_inst/clk_baudrate_reg_n_0 | uart_tx_inst/FSM_onehot_present_state[3]_i_1_n_0 | uart_reset_IBUF                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                     |                                                  | i2c_master_0/SR[0]                     |                2 |              6 |         3.00 |
|  uart_tx_inst/selected_frame__0    |                                                  |                                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                     | i2c_master_0/E[1]                                |                                        |                1 |              8 |         8.00 |
|  FSM_onehot_state_reg[8]_i_3_n_0   | i2c_master_0/FSM_onehot_state[7]_i_1_n_0         | i2c_master_0/SR[0]                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                     |                                                  |                                        |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG                     |                                                  | i2c_master_0/scl_proc.count[7]_i_1_n_0 |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                     | i2c_master_0/E[0]                                |                                        |                2 |              8 |         4.00 |
| ~FSM_onehot_state_reg[8]_i_3_n_0   |                                                  |                                        |                4 |              9 |         2.25 |
|  FSM_onehot_state_reg[8]_i_3_n_0   |                                                  | i2c_master_0/SR[0]                     |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG                     | i2c_master_0/FSM_sequential_state_reg[2]_1[0]    | i2c_master_0/SR[0]                     |                9 |             23 |         2.56 |
|  clk_IBUF_BUFG                     | uart_tx_inst/E[0]                                | i2c_master_0/SR[0]                     |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                     |                                                  | uart_reset_IBUF                        |                9 |             40 |         4.44 |
+------------------------------------+--------------------------------------------------+----------------------------------------+------------------+----------------+--------------+


