

================================================================
== Vitis HLS Report for 'radix_sort_oct_batch_22_1_Pipeline_input_bucket'
================================================================
* Date:           Mon Apr 24 11:19:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.163 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   156252|   156252|  1.563 ms|  1.563 ms|  156252|  156252|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- input_bucket  |   156250|   156250|         2|          1|          1|  156250|       yes|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 5 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_49 = alloca i32 1"   --->   Operation 7 'alloca' 'j_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%mul_ln43_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln43"   --->   Operation 8 'read' 'mul_ln43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%mul_cast_i_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %mul_cast_i"   --->   Operation 9 'read' 'mul_cast_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln41_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %mul_ln41"   --->   Operation 10 'read' 'mul_ln41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bucket_pointer_1592_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_1592_reload"   --->   Operation 11 'read' 'bucket_pointer_1592_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bucket_pointer_1593_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_1593_reload"   --->   Operation 12 'read' 'bucket_pointer_1593_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bucket_pointer_1594_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_1594_reload"   --->   Operation 13 'read' 'bucket_pointer_1594_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bucket_pointer_1595_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_1595_reload"   --->   Operation 14 'read' 'bucket_pointer_1595_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bucket_pointer_1596_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_1596_reload"   --->   Operation 15 'read' 'bucket_pointer_1596_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bucket_pointer_1597_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_1597_reload"   --->   Operation 16 'read' 'bucket_pointer_1597_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bucket_pointer_1598_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_1598_reload"   --->   Operation 17 'read' 'bucket_pointer_1598_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bucket_pointer_1599_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_pointer_1599_reload"   --->   Operation 18 'read' 'bucket_pointer_1599_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bucket_sizes_3545_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_3545_reload"   --->   Operation 19 'read' 'bucket_sizes_3545_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bucket_sizes_3546_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_3546_reload"   --->   Operation 20 'read' 'bucket_sizes_3546_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bucket_sizes_3547_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_3547_reload"   --->   Operation 21 'read' 'bucket_sizes_3547_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bucket_sizes_3548_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_3548_reload"   --->   Operation 22 'read' 'bucket_sizes_3548_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bucket_sizes_3549_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_3549_reload"   --->   Operation 23 'read' 'bucket_sizes_3549_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bucket_sizes_3550_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_3550_reload"   --->   Operation 24 'read' 'bucket_sizes_3550_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bucket_sizes_3551_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_3551_reload"   --->   Operation 25 'read' 'bucket_sizes_3551_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bucket_sizes_3552_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bucket_sizes_3552_reload"   --->   Operation 26 'read' 'bucket_sizes_3552_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_cast_i_cast = sext i7 %mul_cast_i_read"   --->   Operation 27 'sext' 'mul_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_3552_reload_read, i32 %bucket_sizes_3568_out"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_3551_reload_read, i32 %bucket_sizes_3567_out"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_3550_reload_read, i32 %bucket_sizes_3566_out"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_3549_reload_read, i32 %bucket_sizes_3565_out"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_3548_reload_read, i32 %bucket_sizes_3564_out"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_3547_reload_read, i32 %bucket_sizes_3563_out"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_3546_reload_read, i32 %bucket_sizes_3562_out"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_sizes_3545_reload_read, i32 %bucket_sizes_3561_out"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_1599_reload_read, i32 %bucket_pointer_1608_out"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_1598_reload_read, i32 %bucket_pointer_1607_out"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_1597_reload_read, i32 %bucket_pointer_1606_out"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_1596_reload_read, i32 %bucket_pointer_1605_out"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_1595_reload_read, i32 %bucket_pointer_1604_out"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_1594_reload_read, i32 %bucket_pointer_1603_out"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_1593_reload_read, i32 %bucket_pointer_1602_out"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 %bucket_pointer_1592_reload_read, i32 %bucket_pointer_1601_out"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln0 = store i18 0, i18 %j_49"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %reuse_reg"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc61.i"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%j = load i18 %j_49" [sort_seperate_bucket/multi_radix_oct_kmerge.c:40]   --->   Operation 48 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.69ns)   --->   "%icmp_ln40 = icmp_eq  i18 %j, i18 156250" [sort_seperate_bucket/multi_radix_oct_kmerge.c:40]   --->   Operation 50 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 156250, i64 156250, i64 156250"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%add_ln40 = add i18 %j, i18 1" [sort_seperate_bucket/multi_radix_oct_kmerge.c:40]   --->   Operation 52 'add' 'add_ln40' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc61.split.i, void %xlx_merge_loop.bucket_pointer_initialization.21_end.exitStub" [sort_seperate_bucket/multi_radix_oct_kmerge.c:40]   --->   Operation 53 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i18 %j" [sort_seperate_bucket/multi_radix_oct_kmerge.c:41]   --->   Operation 54 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.80ns)   --->   "%add_ln41 = add i19 %mul_ln41_read, i19 %zext_ln41" [sort_seperate_bucket/multi_radix_oct_kmerge.c:41]   --->   Operation 55 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln41_49 = zext i19 %add_ln41" [sort_seperate_bucket/multi_radix_oct_kmerge.c:41]   --->   Operation 56 'zext' 'zext_ln41_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %zext_ln41_49" [sort_seperate_bucket/multi_radix_oct_kmerge.c:41]   --->   Operation 57 'getelementptr' 'bucket_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.24ns)   --->   "%bucket_load = load i19 %bucket_addr" [sort_seperate_bucket/multi_radix_oct_kmerge.c:41]   --->   Operation 58 'load' 'bucket_load' <Predicate = (!icmp_ln40)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_1 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln40 = store i18 %add_ln40, i18 %j_49" [sort_seperate_bucket/multi_radix_oct_kmerge.c:40]   --->   Operation 59 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.38>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc61.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:40]   --->   Operation 60 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 131 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%bucket_pointer_1601_out_load = load i32 %bucket_pointer_1601_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 61 'load' 'bucket_pointer_1601_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%bucket_pointer_1602_out_load = load i32 %bucket_pointer_1602_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 62 'load' 'bucket_pointer_1602_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%bucket_pointer_1603_out_load = load i32 %bucket_pointer_1603_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 63 'load' 'bucket_pointer_1603_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%bucket_pointer_1604_out_load = load i32 %bucket_pointer_1604_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 64 'load' 'bucket_pointer_1604_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%bucket_pointer_1605_out_load = load i32 %bucket_pointer_1605_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 65 'load' 'bucket_pointer_1605_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%bucket_pointer_1606_out_load = load i32 %bucket_pointer_1606_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 66 'load' 'bucket_pointer_1606_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%bucket_pointer_1607_out_load = load i32 %bucket_pointer_1607_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 67 'load' 'bucket_pointer_1607_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%bucket_pointer_1608_out_load = load i32 %bucket_pointer_1608_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 68 'load' 'bucket_pointer_1608_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_60" [sort_seperate_bucket/multi_radix_oct_kmerge.c:11]   --->   Operation 69 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i32 %reuse_reg"   --->   Operation 70 'load' 'reuse_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 71 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (1.24ns)   --->   "%bucket_load = load i19 %bucket_addr" [sort_seperate_bucket/multi_radix_oct_kmerge.c:41]   --->   Operation 72 'load' 'bucket_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 73 [1/1] (1.06ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln41_49" [sort_seperate_bucket/multi_radix_oct_kmerge.c:41]   --->   Operation 73 'icmp' 'addr_cmp' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.22ns)   --->   "%reuse_select = select i1 %addr_cmp, i32 %reuse_reg_load, i32 %bucket_load" [sort_seperate_bucket/multi_radix_oct_kmerge.c:41]   --->   Operation 74 'select' 'reuse_select' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.05ns)   --->   "%shifted = ashr i32 %reuse_select, i32 %mul_cast_i_cast" [sort_seperate_bucket/multi_radix_oct_kmerge.c:41]   --->   Operation 75 'ashr' 'shifted' <Predicate = true> <Delay = 1.05> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i32 %shifted" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 76 'trunc' 'trunc_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.58ns)   --->   "%tmp_82_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %bucket_pointer_1601_out_load, i32 %bucket_pointer_1602_out_load, i32 %bucket_pointer_1603_out_load, i32 %bucket_pointer_1604_out_load, i32 %bucket_pointer_1605_out_load, i32 %bucket_pointer_1606_out_load, i32 %bucket_pointer_1607_out_load, i32 %bucket_pointer_1608_out_load, i3 %trunc_ln43" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 77 'mux' 'tmp_82_i' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln43_50 = trunc i32 %tmp_82_i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 78 'trunc' 'trunc_ln43_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.80ns)   --->   "%add_ln43 = add i19 %mul_ln43_read, i19 %trunc_ln43_50" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 79 'add' 'add_ln43' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i19 %add_ln43" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 80 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%bucket_addr_49 = getelementptr i32 %bucket, i64 0, i64 %zext_ln43" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 81 'getelementptr' 'bucket_addr_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.24ns)   --->   "%store_ln43 = store i32 %reuse_select, i19 %bucket_addr_49" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 82 'store' 'store_ln43' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 312500> <RAM>
ST_2 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln41 = store i32 %reuse_select, i32 %reuse_reg" [sort_seperate_bucket/multi_radix_oct_kmerge.c:41]   --->   Operation 83 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln43 = store i64 %zext_ln43, i64 %reuse_addr_reg" [sort_seperate_bucket/multi_radix_oct_kmerge.c:43]   --->   Operation 84 'store' 'store_ln43' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 85 [1/1] (0.88ns)   --->   "%bucket_pointer = add i32 %tmp_82_i, i32 1" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 85 'add' 'bucket_pointer' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.34ns)   --->   "%switch_ln44 = switch i3 %trunc_ln43, void %arrayidx49.case.7.i, i3 0, void %for.inc61.split.i.arrayidx49.exit.i_crit_edge41, i3 1, void %arrayidx49.case.1.i, i3 2, void %arrayidx49.case.2.i, i3 3, void %arrayidx49.case.3.i, i3 4, void %arrayidx49.case.4.i, i3 5, void %arrayidx49.case.5.i, i3 6, void %for.inc61.split.i.arrayidx49.exit.i_crit_edge" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 86 'switch' 'switch_ln44' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_1607_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 87 'store' 'store_ln44' <Predicate = (trunc_ln43 == 6)> <Delay = 0.38>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 88 'br' 'br_ln44' <Predicate = (trunc_ln43 == 6)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_1606_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 89 'store' 'store_ln44' <Predicate = (trunc_ln43 == 5)> <Delay = 0.38>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 90 'br' 'br_ln44' <Predicate = (trunc_ln43 == 5)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_1605_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 91 'store' 'store_ln44' <Predicate = (trunc_ln43 == 4)> <Delay = 0.38>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 92 'br' 'br_ln44' <Predicate = (trunc_ln43 == 4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_1604_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 93 'store' 'store_ln44' <Predicate = (trunc_ln43 == 3)> <Delay = 0.38>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 94 'br' 'br_ln44' <Predicate = (trunc_ln43 == 3)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_1603_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 95 'store' 'store_ln44' <Predicate = (trunc_ln43 == 2)> <Delay = 0.38>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 96 'br' 'br_ln44' <Predicate = (trunc_ln43 == 2)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_1602_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 97 'store' 'store_ln44' <Predicate = (trunc_ln43 == 1)> <Delay = 0.38>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 98 'br' 'br_ln44' <Predicate = (trunc_ln43 == 1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_1601_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 99 'store' 'store_ln44' <Predicate = (trunc_ln43 == 0)> <Delay = 0.38>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 100 'br' 'br_ln44' <Predicate = (trunc_ln43 == 0)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln44 = store i32 %bucket_pointer, i32 %bucket_pointer_1608_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 101 'store' 'store_ln44' <Predicate = (trunc_ln43 == 7)> <Delay = 0.38>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln44 = br void %arrayidx49.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:44]   --->   Operation 102 'br' 'br_ln44' <Predicate = (trunc_ln43 == 7)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%bucket_sizes_3561_out_load = load i32 %bucket_sizes_3561_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 103 'load' 'bucket_sizes_3561_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%bucket_sizes_3562_out_load = load i32 %bucket_sizes_3562_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 104 'load' 'bucket_sizes_3562_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%bucket_sizes_3563_out_load = load i32 %bucket_sizes_3563_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 105 'load' 'bucket_sizes_3563_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%bucket_sizes_3564_out_load = load i32 %bucket_sizes_3564_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 106 'load' 'bucket_sizes_3564_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%bucket_sizes_3565_out_load = load i32 %bucket_sizes_3565_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 107 'load' 'bucket_sizes_3565_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%bucket_sizes_3566_out_load = load i32 %bucket_sizes_3566_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 108 'load' 'bucket_sizes_3566_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%bucket_sizes_3567_out_load = load i32 %bucket_sizes_3567_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 109 'load' 'bucket_sizes_3567_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%bucket_sizes_3568_out_load = load i32 %bucket_sizes_3568_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 110 'load' 'bucket_sizes_3568_out_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %shifted, i32 3, i32 5" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 111 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.58ns)   --->   "%tmp_83_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i3, i32 %bucket_sizes_3561_out_load, i32 %bucket_sizes_3562_out_load, i32 %bucket_sizes_3563_out_load, i32 %bucket_sizes_3564_out_load, i32 %bucket_sizes_3565_out_load, i32 %bucket_sizes_3566_out_load, i32 %bucket_sizes_3567_out_load, i32 %bucket_sizes_3568_out_load, i3 %trunc_ln" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 112 'mux' 'tmp_83_i' <Predicate = true> <Delay = 0.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.88ns)   --->   "%bucket_sizes = add i32 %tmp_83_i, i32 1" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 113 'add' 'bucket_sizes' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.34ns)   --->   "%switch_ln47 = switch i3 %trunc_ln, void %arrayidx59.case.7.i, i3 0, void %arrayidx49.exit.i.arrayidx59.exit.i_crit_edge32, i3 1, void %arrayidx59.case.1.i, i3 2, void %arrayidx59.case.2.i, i3 3, void %arrayidx59.case.3.i, i3 4, void %arrayidx59.case.4.i, i3 5, void %arrayidx59.case.5.i, i3 6, void %arrayidx49.exit.i.arrayidx59.exit.i_crit_edge" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 114 'switch' 'switch_ln47' <Predicate = true> <Delay = 0.34>
ST_2 : Operation 115 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_3567_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 115 'store' 'store_ln47' <Predicate = (trunc_ln == 6)> <Delay = 0.38>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 116 'br' 'br_ln47' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_3566_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 117 'store' 'store_ln47' <Predicate = (trunc_ln == 5)> <Delay = 0.38>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 118 'br' 'br_ln47' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_3565_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 119 'store' 'store_ln47' <Predicate = (trunc_ln == 4)> <Delay = 0.38>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 120 'br' 'br_ln47' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_3564_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 121 'store' 'store_ln47' <Predicate = (trunc_ln == 3)> <Delay = 0.38>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 122 'br' 'br_ln47' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_3563_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 123 'store' 'store_ln47' <Predicate = (trunc_ln == 2)> <Delay = 0.38>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 124 'br' 'br_ln47' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_3562_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 125 'store' 'store_ln47' <Predicate = (trunc_ln == 1)> <Delay = 0.38>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 126 'br' 'br_ln47' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_3561_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 127 'store' 'store_ln47' <Predicate = (trunc_ln == 0)> <Delay = 0.38>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 128 'br' 'br_ln47' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln47 = store i32 %bucket_sizes, i32 %bucket_sizes_3568_out" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 129 'store' 'store_ln47' <Predicate = (trunc_ln == 7)> <Delay = 0.38>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln47 = br void %arrayidx59.exit.i" [sort_seperate_bucket/multi_radix_oct_kmerge.c:47]   --->   Operation 130 'br' 'br_ln47' <Predicate = (trunc_ln == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	'alloca' operation ('j') [39]  (0 ns)
	'load' operation ('j', sort_seperate_bucket/multi_radix_oct_kmerge.c:40) on local variable 'j' [81]  (0 ns)
	'add' operation ('add_ln41', sort_seperate_bucket/multi_radix_oct_kmerge.c:41) [97]  (0.803 ns)
	'getelementptr' operation ('bucket_addr', sort_seperate_bucket/multi_radix_oct_kmerge.c:41) [99]  (0 ns)
	'load' operation ('bucket_load', sort_seperate_bucket/multi_radix_oct_kmerge.c:41) on array 'bucket' [103]  (1.25 ns)

 <State 2>: 5.16ns
The critical path consists of the following:
	'load' operation ('bucket_load', sort_seperate_bucket/multi_radix_oct_kmerge.c:41) on array 'bucket' [103]  (1.25 ns)
	'select' operation ('reuse_select', sort_seperate_bucket/multi_radix_oct_kmerge.c:41) [105]  (0.227 ns)
	'ashr' operation ('shifted', sort_seperate_bucket/multi_radix_oct_kmerge.c:41) [106]  (1.05 ns)
	'mux' operation ('tmp_82_i', sort_seperate_bucket/multi_radix_oct_kmerge.c:43) [108]  (0.584 ns)
	'add' operation ('add_ln43', sort_seperate_bucket/multi_radix_oct_kmerge.c:43) [110]  (0.803 ns)
	'getelementptr' operation ('bucket_addr_49', sort_seperate_bucket/multi_radix_oct_kmerge.c:43) [112]  (0 ns)
	'store' operation ('store_ln43', sort_seperate_bucket/multi_radix_oct_kmerge.c:43) of variable 'reuse_select', sort_seperate_bucket/multi_radix_oct_kmerge.c:41 on array 'bucket' [113]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
