# Digital Logic - Academic Simulations

A repository of VHDL & Verilog circuits for academic purposes!

![](https://github.com/sabneet95/Digital-Logic/blob/master/simulation.jpg)

â†’ `Domain-specific code! Will not work on its own but can be modified for other projects.`

## Requirements

[ModelSim (Optional)](https://www.mentor.com/products/fv/modelsim/)

## Build Tested

Visual Studio Code
* Version: 1.52.1 (system setup)
* Commit: ea3859d4ba2f3e577a159bc91e3074c5d85c0523
* Electron: 9.3.5
* Chrome: 83.0.4103.122
* Node.js: 12.14.1
* V8: 8.3.110.13-electron.0
* OS: Windows_NT x64 10.0.19042
* Memory: 1981M
* Cores: 8

## Usage

1)	Open the project in **Visual Studio Code** > and install any required extensions

2)  Simulate away!

## Contributing

Pull requests are welcome. For major changes, please open an issue first to discuss what you would like to change.

Please make sure to update tests as appropriate.


## License
[MIT](https://choosealicense.com/licenses/mit/)
