
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012373                       # Number of seconds simulated
sim_ticks                                 12372811170                       # Number of ticks simulated
final_tick                               577671242997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193146                       # Simulator instruction rate (inst/s)
host_op_rate                                   242714                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 274076                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375708                       # Number of bytes of host memory used
host_seconds                                 45143.68                       # Real time elapsed on the host
sim_insts                                  8719334887                       # Number of instructions simulated
sim_ops                                   10957026514                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       198016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       182912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       336640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        99328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       123264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       407808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       408832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       409600                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2203136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       615808                       # Number of bytes written to this memory
system.physmem.bytes_written::total            615808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1547                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1429                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2630                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          776                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          963                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         3186                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         3194                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         3200                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 17212                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4811                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4811                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       310358                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16004124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       393120                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14783382                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       341394                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27208045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       362084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8027925                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       444846                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9962489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       362084                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     32960012                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       372430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     33042774                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       382775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     33104845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               178062687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       310358                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       393120                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       341394                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       362084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       444846                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       362084                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       372430                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       382775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2969091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49771066                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49771066                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49771066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       310358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16004124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       393120                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14783382                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       341394                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27208045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       362084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8027925                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       444846                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9962489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       362084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     32960012                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       372430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     33042774                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       382775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     33104845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              227833753                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus0.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2182795                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1952881                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       175471                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1460309                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1435178                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          128316                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5245                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     23128329                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              12408873                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2182795                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1563494                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2767560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         577014                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        511925                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1400641                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       171920                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     26808419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.517774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.756236                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        24040859     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          425486      1.59%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          210989      0.79%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          420354      1.57%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          131677      0.49%     94.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          389815      1.45%     95.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           60341      0.23%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           96837      0.36%     96.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1032061      3.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     26808419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073567                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418215                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        22917641                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       728303                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2761906                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2199                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        398366                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       202865                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2209                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      13855694                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         5098                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        398366                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        22942377                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         441939                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       210566                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2737866                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        77301                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      13835410                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         10474                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        58661                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     18107217                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     62663878                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     62663878                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14646430                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         3460769                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1831                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          932                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           180042                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2518968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       398545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         3338                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        90792                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          13763315                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12873302                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         8345                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      2510440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      5169697                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     26808419                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.480196                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.091683                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     21165788     78.95%     78.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1754107      6.54%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1913014      7.14%     92.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1102724      4.11%     96.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       560842      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       140507      0.52%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       164258      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3888      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3291      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     26808419                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          21046     57.12%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8610     23.37%     80.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7191     19.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10080725     78.31%     78.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        99361      0.77%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          901      0.01%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2297301     17.85%     96.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       395014      3.07%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12873302                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.433868                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              36847                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002862                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     52600214                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16275637                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12543489                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12910149                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         9826                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       516010                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10238                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        398366                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         354324                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9338                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     13765167                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2518968                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       398545                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          930                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          188                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118085                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        67573                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       185658                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12710422                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2264310                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       162879                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2659290                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1933598                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            394980                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.428378                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12546358                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12543489                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7597892                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         16455832                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.422752                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.461714                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11236447                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2529207                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1817                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       174197                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     26410053                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.425461                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     22235510     84.19%     84.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1633070      6.18%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      1056461      4.00%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       330746      1.25%     95.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       555522      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       105735      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        67700      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        61218      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       364091      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     26410053                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11236447                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2391262                       # Number of memory references committed
system.switch_cpus0.commit.loads              2002955                       # Number of loads committed
system.switch_cpus0.commit.membars                907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1725938                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9812683                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       138175                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       364091                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            39811577                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           27930022                       # The number of ROB writes
system.switch_cpus0.timesIdled                 518307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2862592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11236447                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.967101                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.967101                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337029                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337029                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59111800                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       16322538                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       14748687                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2341466                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1919707                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       231789                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       956350                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          911146                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          239674                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        10288                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     22369453                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              13319629                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2341466                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1150820                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2927724                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         659889                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1209574                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1380512                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       230291                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     26931090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604926                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.951854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        24003366     89.13%     89.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          317400      1.18%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          365819      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          200944      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          231366      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          127133      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           87453      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          227285      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1370324      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     26931090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078914                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448911                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        22187737                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1395031                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2903161                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23171                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        421986                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       380283                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2353                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      16262198                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        12150                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        421986                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        22223260                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         367454                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       929786                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2891944                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        96656                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      16252014                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22809                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        45909                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     22589255                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     75673975                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     75673975                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     19247714                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3341541                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4215                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2336                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           264553                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1552906                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       844188                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        21957                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       188658                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          16224802                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4227                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15321503                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21462                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2052446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4754592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          444                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     26931090                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.568915                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260134                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     20479769     76.05%     76.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2590830      9.62%     85.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1394674      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       967737      3.59%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       843808      3.13%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       431183      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       105163      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67419      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50507      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     26931090                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3765     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14700     44.06%     55.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14900     44.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12826281     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       239428      1.56%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1874      0.01%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1415691      9.24%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       838229      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15321503                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.516380                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              33365                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002178                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     57628923                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     18281646                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15063287                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15354868                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37977                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       277927                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        19580                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          937                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          134                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        421986                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         314772                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14890                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     16229053                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5538                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1552906                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       844188                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2338                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          176                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       133565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       130790                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       264355                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15092232                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1328823                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       229271                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2166793                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2111599                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            837970                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508652                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15063571                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15063287                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8952678                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23463334                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507677                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381560                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11301923                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13866226                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2362975                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3783                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       232951                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     26509104                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.523074                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.341206                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     20844715     78.63%     78.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2626442      9.91%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1102023      4.16%     92.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       659945      2.49%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       458133      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       295799      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       154195      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       123610      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       244242      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     26509104                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11301923                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13866226                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2099587                       # Number of memory references committed
system.switch_cpus1.commit.loads              1274979                       # Number of loads committed
system.switch_cpus1.commit.membars               1888                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1984777                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         12500669                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       282098                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       244242                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            42493985                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           32880411                       # The number of ROB writes
system.switch_cpus1.timesIdled                 344535                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2739921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11301923                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13866226                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11301923                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.625306                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.625306                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380908                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380908                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68071058                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20910877                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       15171292                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3778                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus2.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2297532                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1879076                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       227193                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       972426                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          906411                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          235971                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10084                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     22323042                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              13031580                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2297532                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1142382                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2730589                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         656955                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        621975                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1374437                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       228641                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     26100436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.610220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958917                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        23369847     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          147306      0.56%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          233526      0.89%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          371143      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          154413      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          174749      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          183309      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          121180      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1344963      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     26100436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077434                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.439202                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        22120560                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       826476                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2721938                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         6923                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        424537                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       376380                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      15914612                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1625                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        424537                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        22152768                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         223542                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       506893                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2696897                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        95797                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      15904283                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2540                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         27092                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        35380                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         5556                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     22078085                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     73978228                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     73978228                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18847279                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3230795                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4030                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2208                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           287876                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1518551                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       815376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        24436                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       185541                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          15882461                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4041                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15038130                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        19135                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1998789                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4454110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          366                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     26100436                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576164                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.268437                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19757575     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2547250      9.76%     85.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1391971      5.33%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       948265      3.63%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       886911      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       256422      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       198075      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67797      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        46170      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     26100436                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3493     12.63%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         10616     38.37%     51.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13558     49.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12598443     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       237044      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1822      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1390426      9.25%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       810395      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15038130                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506829                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              27667                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001840                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     56223498                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     17885496                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14795060                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15065797                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        45752                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       274601                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        24727                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          958                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        424537                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         148650                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13419                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     15886528                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1518551                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       815376                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2206                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9790                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          211                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       132627                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       129616                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       262243                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14823492                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1308395                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       214638                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2118400                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2085981                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            810005                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.499595                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14795303                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14795060                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8650972                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         22599347                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.498637                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382797                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11070604                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13569767                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2316799                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3675                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       231734                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     25675899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.528502                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.381313                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     20164724     78.54%     78.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2670537     10.40%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      1039255      4.05%     92.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       559011      2.18%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       419163      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       233714      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       144283      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       128929      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       316283      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     25675899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11070604                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13569767                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2034595                       # Number of memory references committed
system.switch_cpus2.commit.loads              1243946                       # Number of loads committed
system.switch_cpus2.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1947806                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12227452                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       275663                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       316283                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            41246104                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           32197715                       # The number of ROB writes
system.switch_cpus2.timesIdled                 362453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3570575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11070604                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13569767                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11070604                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.680162                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.680162                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.373112                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.373112                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66847736                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20509937                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14843341                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3670                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2654654                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2210469                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       242827                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1015883                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          969898                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          284817                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        11320                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     23086349                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              14561022                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2654654                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1254715                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3034417                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         675456                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1196665                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles         2504                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          1434778                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       232047                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     27750395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.644690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.016167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        24715978     89.07%     89.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          186028      0.67%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          236255      0.85%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          373818      1.35%     91.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          155069      0.56%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          200359      0.72%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          234100      0.84%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          106553      0.38%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1542235      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     27750395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089470                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.490749                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        22952907                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1345964                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3019824                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1540                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        430155                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       403670                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      17792254                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1470                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        430155                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        22976822                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          74861                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1205515                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2997452                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        65580                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      17682185                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          9448                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        45487                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     24703287                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     82222271                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     82222271                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     20656877                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         4046383                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4294                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2244                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           233326                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1653685                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       865063                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10121                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       194768                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17262487                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4307                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         16556705                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        16780                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      2100236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4279451                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     27750395                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.596630                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.318819                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     20734945     74.72%     74.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      3200221     11.53%     86.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1307281      4.71%     90.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       733908      2.64%     93.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       993470      3.58%     97.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       304975      1.10%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       300643      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       162031      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        12921      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     27750395                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         114682     79.31%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15123     10.46%     89.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14796     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13949441     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       226178      1.37%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         2049      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1516940      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       862097      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      16556705                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.558009                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             144601                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008734                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     61025186                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     19367135                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     16125758                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16701306                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        12426                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       311034                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          107                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11852                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        430155                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57138                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7291                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17266796                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        13158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1653685                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       865063                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2245                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6417                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          107                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       142988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       136613                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       279601                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     16268324                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1492560                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       288381                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2354562                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2300668                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            862002                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548290                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              16125861                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             16125758                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9662220                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25948195                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.543485                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372366                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     12017373                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     14808386                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2458504                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       244714                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     27320240                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.542030                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.361968                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     21053052     77.06%     77.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      3176294     11.63%     88.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1152028      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       575202      2.11%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       525683      1.92%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       221164      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       218394      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       103870      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       294553      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     27320240                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     12017373                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      14808386                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               2195862                       # Number of memory references committed
system.switch_cpus3.commit.loads              1342651                       # Number of loads committed
system.switch_cpus3.commit.membars               2060                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2146483                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         13332356                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       305786                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       294553                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            44292499                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           34963958                       # The number of ROB writes
system.switch_cpus3.timesIdled                 351685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1920616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           12017373                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             14808386                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     12017373                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.469010                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.469010                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.405021                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.405021                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        73202230                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       22537393                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       16459127                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4124                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2411883                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1973839                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       237126                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       991955                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          947799                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          248143                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10750                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     23197933                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              13485379                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2411883                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1195942                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2814689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         648982                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        631993                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines          1421147                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       237301                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     27053428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.612233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.954284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        24238739     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          131627      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          208288      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          281690      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          290366      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          245358      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          136897      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          203613      0.75%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1316850      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     27053428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081288                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454497                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        22962098                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       870166                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2809296                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         3342                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        408525                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       396584                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      16547855                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1542                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        408525                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        23025380                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         167110                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       558382                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2749982                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       144046                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      16540788                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         20527                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        62214                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     23081301                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     76948882                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     76948882                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     19969242                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3112059                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3987                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2022                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           429349                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1550808                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       837492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         9761                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       224772                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          16516858                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3999                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         15670141                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2297                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1851937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4456127                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           44                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     27053428                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579229                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269390                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     20403908     75.42%     75.42% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2748291     10.16%     85.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1389347      5.14%     90.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      1035532      3.83%     94.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       813850      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       331429      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       208081      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       108391      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        14599      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     27053428                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3131     11.80%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.80% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         10074     37.97%     49.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13329     50.23%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     13178935     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       234173      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1962      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1420293      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       834778      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      15670141                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528130                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              26534                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001693                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     58422541                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     18372867                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     15431952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      15696675                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        31264                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       253765                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        12457                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        408525                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         133388                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13846                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     16520885                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         7500                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1550808                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       837492                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2024                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         11721                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       137222                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       134158                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       271380                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     15451522                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1335461                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       218619                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2170162                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2195957                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            834701                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.520762                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              15432085                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             15431952                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8861819                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23879297                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520102                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371109                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     11640870                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     14323552                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2197335                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3955                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       239874                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     26644903                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.537572                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.383358                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     20750468     77.88%     77.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2931047     11.00%     88.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1098980      4.12%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       523404      1.96%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       452440      1.70%     96.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       253577      0.95%     97.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       216298      0.81%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       100612      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       318077      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     26644903                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     11640870                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      14323552                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2122078                       # Number of memory references committed
system.switch_cpus4.commit.loads              1297043                       # Number of loads committed
system.switch_cpus4.commit.membars               1974                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           2065550                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         12905197                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       294912                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       318077                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            42847635                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           33450317                       # The number of ROB writes
system.switch_cpus4.timesIdled                 353263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                2617583                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           11640870                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             14323552                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     11640870                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.548865                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.548865                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392331                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392331                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        69535806                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       21500290                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       15336185                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3950                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus5.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2208680                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1992512                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       117773                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       841949                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          787246                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          121793                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         5272                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     23384728                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              13882592                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2208680                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       909039                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2744255                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         370249                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       1523313                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1344016                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       118118                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     27901872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.583766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.902296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        25157617     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           96966      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          200230      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           84497      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          456130      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          405607      1.45%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           78518      0.28%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          164872      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1257435      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     27901872                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074439                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467884                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        23220910                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      1688919                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2733966                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         8745                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        249327                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       194124                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      16277921                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1496                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        249327                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        23247731                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1477397                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       125884                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2717958                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        83570                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      16267449                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         37604                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        29783                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          584                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19106650                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     76609066                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     76609066                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16910624                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2196014                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         1895                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          961                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           206071                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      3835630                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1938612                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        17811                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        94900                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          16232551                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         1900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         15594898                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         9160                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1270479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3058715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     27901872                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.558919                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.353984                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     22337460     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      1678106      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1371591      4.92%     90.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       592981      2.13%     93.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       746072      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       716079      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       407259      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        32162      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        20162      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     27901872                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          39328     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        303935     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         8813      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      9786136     62.75%     62.75% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       136198      0.87%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          932      0.01%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      3737715     23.97%     87.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1933917     12.40%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      15594898                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525594                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             352076                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022576                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     59452904                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     17505340                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     15460383                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      15946974                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        28086                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       151692                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        12608                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         1373                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        249327                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1424179                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        23742                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     16234469                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts          155                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      3835630                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1938612                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          962                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         15782                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          412                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        67706                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        69985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       137691                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     15484879                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      3725085                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       110019                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   18                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             5658768                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         2029393                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1933683                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521886                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              15460917                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             15460383                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          8351080                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         16467447                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521060                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507127                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     12552557                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     14750858                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1485583                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         1879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       120127                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     27652545                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533436                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.355457                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     22294226     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      1962494      7.10%     87.72% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       917623      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       906136      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       247386      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1045673      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        78897      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        57461      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       142649      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     27652545                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     12552557                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      14750858                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               5609935                       # Number of memory references committed
system.switch_cpus5.commit.loads              3683931                       # Number of loads committed
system.switch_cpus5.commit.membars                938                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1948287                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         13116627                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       142840                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       142649                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            43746298                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           32722251                       # The number of ROB writes
system.switch_cpus5.timesIdled                 509664                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1769139                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           12552557                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             14750858                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     12552557                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.363742                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.363742                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423058                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423058                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        76544379                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       17960171                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       19374890                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          1876                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2206885                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1990747                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       117415                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       845920                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          786801                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          121853                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         5255                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     23366388                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              13869528                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2206885                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       908654                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2742346                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         369123                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1563159                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1342645                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       117775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     27920688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        25178342     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           97275      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          200456      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           84350      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          455808      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          405741      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           77819      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          164249      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1256648      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     27920688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074378                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.467444                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        23199236                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1732092                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2732078                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         8726                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        248551                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       194117                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          245                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      16262773                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1471                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        248551                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        23226216                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1520631                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       124254                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2716023                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        85008                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      16252691                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         38953                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        29965                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          700                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     19089278                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     76538638                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     76538638                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16903812                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2185450                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1897                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          965                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           207426                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3832462                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1937117                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        17522                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        94894                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          16218311                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1902                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         15584322                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         8979                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1265343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3042486                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           23                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     27920688                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558164                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.352815                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     22356731     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1678948      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1372705      4.92%     91.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       593387      2.13%     93.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       745663      2.67%     95.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       714536      2.56%     98.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       406674      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        31925      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        20119      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     27920688                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          39351     11.20%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.20% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        303261     86.29%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         8819      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      9780098     62.76%     62.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       136061      0.87%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          932      0.01%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3734952     23.97%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1932279     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      15584322                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.525237                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             351431                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022550                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     59449742                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     17485981                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     15449717                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      15935753                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        27943                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       151484                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        12593                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1375                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        248551                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1465543                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        23961                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     16220229                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          183                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3832462                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1937117                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          964                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         15769                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        67428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        69910                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       137338                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     15474306                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3722448                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       110016                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5654486                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         2028473                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1932038                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521529                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              15450277                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             15449717                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8345505                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         16455208                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520701                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507165                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     12546045                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     14743458                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1478579                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1879                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       119777                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     27672137                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.532791                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.354675                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     22315415     80.64%     80.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1962595      7.09%     87.73% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       917434      3.32%     91.05% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       905727      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       247618      0.89%     95.22% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1044379      3.77%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        78924      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        57457      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       142588      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     27672137                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     12546045                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      14743458                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               5605495                       # Number of memory references committed
system.switch_cpus6.commit.loads              3680971                       # Number of loads committed
system.switch_cpus6.commit.membars                938                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1947399                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         13110115                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       142840                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       142588                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            43751547                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           32692676                       # The number of ROB writes
system.switch_cpus6.timesIdled                 508746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1750323                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           12546045                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             14743458                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     12546045                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.364969                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.364969                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.422838                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.422838                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        76490259                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17947827                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       19357475                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1876                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                29671011                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2211239                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1995140                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       117983                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       836979                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          787875                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          121865                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         5266                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     23409937                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              13897420                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2211239                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       909740                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2746970                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         371151                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1516224                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1345458                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       118321                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     27923397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.583941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.902599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        25176427     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           97138      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          200242      0.72%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           84290      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          456784      1.64%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          405972      1.45%     94.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           78462      0.28%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          165302      0.59%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1258780      4.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     27923397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074525                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.468384                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        23251054                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1676928                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2736672                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         8720                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        250018                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       194054                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      16295133                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1500                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        250018                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        23277666                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1467479                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       124172                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2720831                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        83226                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      16284582                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         36989                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        29186                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1424                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     19127549                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     76689163                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     76689163                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     16928719                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2198824                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1898                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          963                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           203801                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3839897                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1940495                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        17780                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        94552                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          16249807                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1905                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         15610963                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         9121                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1272214                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3064719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     27923397                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559064                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354277                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     22354736     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1678241      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1373413      4.92%     90.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       592776      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       746360      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       717445      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       408214      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        32077      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        20135      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     27923397                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          39373     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        304637     86.34%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         8818      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      9796427     62.75%     62.75% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       136271      0.87%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          933      0.01%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3741684     23.97%     87.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1935648     12.40%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      15610963                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.526135                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             352828                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022601                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     59507272                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     17524338                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     15475760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      15963791                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        27943                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       152034                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          414                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12434                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1377                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        250018                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1415947                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        23398                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     16251729                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          177                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3839897                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1940495                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          965                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         15571                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          414                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        67851                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        70174                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       138025                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     15500197                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3728876                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       110766                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             5664291                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         2031239                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1935415                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522402                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              15476271                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             15475760                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8360209                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         16482757                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521578                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507209                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     12565939                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     14766525                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1487138                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1883                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       120341                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     27673379                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533600                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.355634                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     22310175     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1963120      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       919129      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       907422      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       246615      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      1047776      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        79089      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        57417      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       142636      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     27673379                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     12565939                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      14766525                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               5615923                       # Number of memory references committed
system.switch_cpus7.commit.loads              3687862                       # Number of loads committed
system.switch_cpus7.commit.membars                940                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1950294                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         13130573                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       142973                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       142636                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            43784367                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           32757377                       # The number of ROB writes
system.switch_cpus7.timesIdled                 510538                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1747614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           12565939                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             14766525                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     12565939                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.361225                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.361225                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423509                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423509                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        76621007                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17978736                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       19395138                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1880                       # number of misc regfile writes
system.l20.replacements                          1577                       # number of replacements
system.l20.tagsinuse                      4095.797572                       # Cycle average of tags in use
system.l20.total_refs                          209706                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5673                       # Sample count of references to valid blocks.
system.l20.avg_refs                         36.965627                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.734268                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    25.134781                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   820.817760                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3198.110763                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012630                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006136                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.200395                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.780789                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4480                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4481                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             822                       # number of Writeback hits
system.l20.Writeback_hits::total                  822                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            9                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4489                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4490                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4489                       # number of overall hits
system.l20.overall_hits::total                   4490                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           30                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1547                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1577                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           30                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1547                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1577                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           30                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1547                       # number of overall misses
system.l20.overall_misses::total                 1577                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     18360776                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    696326443                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      714687219                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     18360776                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    696326443                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       714687219                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     18360776                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    696326443                       # number of overall miss cycles
system.l20.overall_miss_latency::total      714687219                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           31                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         6027                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               6058                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          822                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              822                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           31                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         6036                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                6067                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           31                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         6036                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               6067                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.256678                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260317                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.256296                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259931                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.967742                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.256296                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259931                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 612025.866667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 450114.054945                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 453194.178186                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 612025.866667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 450114.054945                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 453194.178186                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 612025.866667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 450114.054945                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 453194.178186                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 228                       # number of writebacks
system.l20.writebacks::total                      228                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           30                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1547                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1577                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           30                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1547                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1577                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           30                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1547                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1577                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16206776                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    585176572                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    601383348                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16206776                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    585176572                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    601383348                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16206776                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    585176572                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    601383348                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.256678                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260317                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.256296                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259931                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.967742                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.256296                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259931                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 540225.866667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 378265.398836                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 381346.447685                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 540225.866667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 378265.398836                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 381346.447685                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 540225.866667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 378265.398836                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 381346.447685                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1468                       # number of replacements
system.l21.tagsinuse                      4095.492355                       # Cycle average of tags in use
system.l21.total_refs                          371016                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5561                       # Sample count of references to valid blocks.
system.l21.avg_refs                         66.717497                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          146.644056                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    30.118603                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   698.650598                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3220.079099                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.035802                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007353                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.170569                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.786152                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999876                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4648                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4649                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2636                       # number of Writeback hits
system.l21.Writeback_hits::total                 2636                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           17                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   17                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4665                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4666                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4665                       # number of overall hits
system.l21.overall_hits::total                   4666                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1429                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1467                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1429                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1467                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1429                       # number of overall misses
system.l21.overall_misses::total                 1467                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35176324                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    749860338                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      785036662                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35176324                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    749860338                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       785036662                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35176324                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    749860338                       # number of overall miss cycles
system.l21.overall_miss_latency::total      785036662                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6077                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6116                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2636                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2636                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6094                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6133                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6094                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6133                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.235149                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.239863                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.234493                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.239198                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.234493                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.239198                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 925692.736842                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 524744.813156                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 535130.648943                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 925692.736842                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 524744.813156                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 535130.648943                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 925692.736842                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 524744.813156                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 535130.648943                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 929                       # number of writebacks
system.l21.writebacks::total                      929                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1429                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1467                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1429                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1467                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1429                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1467                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32446111                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    647175884                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    679621995                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32446111                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    647175884                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    679621995                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32446111                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    647175884                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    679621995                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.235149                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.239863                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.234493                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.239198                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.234493                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.239198                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 853845.026316                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 452887.252624                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 463273.343558                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 853845.026316                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 452887.252624                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 463273.343558                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 853845.026316                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 452887.252624                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 463273.343558                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2664                       # number of replacements
system.l22.tagsinuse                      4095.530402                       # Cycle average of tags in use
system.l22.total_refs                          317803                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6760                       # Sample count of references to valid blocks.
system.l22.avg_refs                         47.012278                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           36.895108                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    24.177786                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   963.249316                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3071.208192                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009008                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005903                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.235168                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.749807                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999885                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         5387                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   5388                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1570                       # number of Writeback hits
system.l22.Writeback_hits::total                 1570                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           18                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         5405                       # number of demand (read+write) hits
system.l22.demand_hits::total                    5406                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         5405                       # number of overall hits
system.l22.overall_hits::total                   5406                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           33                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2630                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2663                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           33                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2630                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2663                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           33                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2630                       # number of overall misses
system.l22.overall_misses::total                 2663                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     25931055                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1340204392                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1366135447                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     25931055                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1340204392                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1366135447                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     25931055                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1340204392                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1366135447                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           34                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         8017                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               8051                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1570                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1570                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           18                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           34                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         8035                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                8069                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           34                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         8035                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               8069                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.328053                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.330766                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.327318                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.330029                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.970588                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.327318                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.330029                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 785789.545455                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 509583.419011                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 513006.176117                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 785789.545455                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 509583.419011                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 513006.176117                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 785789.545455                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 509583.419011                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 513006.176117                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 508                       # number of writebacks
system.l22.writebacks::total                      508                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           33                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2630                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2663                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           33                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2630                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2663                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           33                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2630                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2663                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     23560831                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1151297394                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1174858225                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     23560831                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1151297394                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1174858225                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     23560831                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1151297394                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1174858225                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.328053                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.330766                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.327318                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.330029                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.970588                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.327318                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.330029                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 713964.575758                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 437755.663118                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 441178.454750                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 713964.575758                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 437755.663118                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 441178.454750                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 713964.575758                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 437755.663118                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 441178.454750                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           811                       # number of replacements
system.l23.tagsinuse                      4095.413375                       # Cycle average of tags in use
system.l23.total_refs                          275748                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4907                       # Sample count of references to valid blocks.
system.l23.avg_refs                         56.194824                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          120.924816                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    29.901473                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   393.292580                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3551.294506                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.029523                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.007300                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.096019                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.867015                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999857                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3513                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3515                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1142                       # number of Writeback hits
system.l23.Writeback_hits::total                 1142                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           18                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3531                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3533                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3531                       # number of overall hits
system.l23.overall_hits::total                   3533                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          776                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  811                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          776                       # number of demand (read+write) misses
system.l23.demand_misses::total                   811                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          776                       # number of overall misses
system.l23.overall_misses::total                  811                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     55714588                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    374737817                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      430452405                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     55714588                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    374737817                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       430452405                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     55714588                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    374737817                       # number of overall miss cycles
system.l23.overall_miss_latency::total      430452405                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4289                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4326                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1142                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1142                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4307                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4344                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4307                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4344                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.180928                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.187471                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.180172                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.186694                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.945946                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.180172                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.186694                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1591845.371429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 482909.557990                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 530767.453761                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1591845.371429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 482909.557990                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 530767.453761                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1591845.371429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 482909.557990                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 530767.453761                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 461                       # number of writebacks
system.l23.writebacks::total                      461                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          776                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             811                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          776                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              811                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          776                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             811                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     53200481                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    318971879                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    372172360                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     53200481                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    318971879                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    372172360                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     53200481                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    318971879                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    372172360                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.180928                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.187471                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.180172                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.186694                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.945946                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.180172                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.186694                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1520013.742857                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 411046.235825                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 458905.499383                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1520013.742857                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 411046.235825                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 458905.499383                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1520013.742857                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 411046.235825                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 458905.499383                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          1006                       # number of replacements
system.l24.tagsinuse                      4095.286961                       # Cycle average of tags in use
system.l24.total_refs                          286684                       # Total number of references to valid blocks.
system.l24.sampled_refs                          5100                       # Sample count of references to valid blocks.
system.l24.avg_refs                         56.212549                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.217954                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    33.821718                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   481.356672                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3501.890618                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019096                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008257                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.117519                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.854954                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999826                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3626                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3628                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1121                       # number of Writeback hits
system.l24.Writeback_hits::total                 1121                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3644                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3646                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3644                       # number of overall hits
system.l24.overall_hits::total                   3646                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           43                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          964                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 1007                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           43                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          964                       # number of demand (read+write) misses
system.l24.demand_misses::total                  1007                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           43                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          964                       # number of overall misses
system.l24.overall_misses::total                 1007                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     37870692                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    449400803                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      487271495                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     37870692                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    449400803                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       487271495                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     37870692                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    449400803                       # number of overall miss cycles
system.l24.overall_miss_latency::total      487271495                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           45                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         4590                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               4635                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1121                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1121                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           45                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         4608                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                4653                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           45                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         4608                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               4653                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.210022                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.217260                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.209201                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.216420                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.955556                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.209201                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.216420                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 880713.767442                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 466183.405602                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 483884.304866                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 880713.767442                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 466183.405602                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 483884.304866                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 880713.767442                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 466183.405602                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 483884.304866                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 534                       # number of writebacks
system.l24.writebacks::total                      534                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           43                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          963                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            1006                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           43                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          963                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             1006                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           43                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          963                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            1006                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     34782300                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    378679045                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    413461345                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     34782300                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    378679045                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    413461345                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     34782300                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    378679045                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    413461345                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.209804                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.217044                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.208984                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.216205                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.955556                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.208984                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.216205                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 808890.697674                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 393228.499481                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 410995.372763                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 808890.697674                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 393228.499481                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 410995.372763                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 808890.697674                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 393228.499481                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 410995.372763                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          3221                       # number of replacements
system.l25.tagsinuse                      4095.903171                       # Cycle average of tags in use
system.l25.total_refs                          353952                       # Total number of references to valid blocks.
system.l25.sampled_refs                          7317                       # Sample count of references to valid blocks.
system.l25.avg_refs                         48.373924                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           13.827428                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    25.918472                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  1520.259163                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          2535.898107                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.003376                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006328                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.371157                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.619116                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999976                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         5839                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   5840                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            2431                       # number of Writeback hits
system.l25.Writeback_hits::total                 2431                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            9                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         5848                       # number of demand (read+write) hits
system.l25.demand_hits::total                    5849                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         5848                       # number of overall hits
system.l25.overall_hits::total                   5849                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           35                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         3186                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 3221                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           35                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         3186                       # number of demand (read+write) misses
system.l25.demand_misses::total                  3221                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           35                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         3186                       # number of overall misses
system.l25.overall_misses::total                 3221                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     34189247                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   1663914687                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     1698103934                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     34189247                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   1663914687                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      1698103934                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     34189247                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   1663914687                       # number of overall miss cycles
system.l25.overall_miss_latency::total     1698103934                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           36                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         9025                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               9061                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         2431                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             2431                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            9                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           36                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         9034                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                9070                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           36                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         9034                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               9070                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.353019                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.355480                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.352668                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.355127                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.972222                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.352668                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.355127                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 976835.628571                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 522258.219397                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 527197.744179                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 976835.628571                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 522258.219397                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 527197.744179                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 976835.628571                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 522258.219397                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 527197.744179                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 716                       # number of writebacks
system.l25.writebacks::total                      716                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         3186                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            3221                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         3186                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             3221                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         3186                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            3221                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     31675427                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   1435064694                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   1466740121                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     31675427                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   1435064694                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   1466740121                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     31675427                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   1435064694                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   1466740121                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.353019                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.355480                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.352668                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.355127                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.972222                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.352668                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.355127                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 905012.200000                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 450428.340866                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 455367.935734                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 905012.200000                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 450428.340866                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 455367.935734                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 905012.200000                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 450428.340866                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 455367.935734                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          3230                       # number of replacements
system.l26.tagsinuse                      4095.906360                       # Cycle average of tags in use
system.l26.total_refs                          353957                       # Total number of references to valid blocks.
system.l26.sampled_refs                          7326                       # Sample count of references to valid blocks.
system.l26.avg_refs                         48.315179                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           13.871090                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    26.902188                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  1526.712145                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          2528.420936                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.003386                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006568                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.372732                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.617290                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5842                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5843                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2433                       # number of Writeback hits
system.l26.Writeback_hits::total                 2433                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5851                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5852                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5851                       # number of overall hits
system.l26.overall_hits::total                   5852                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         3194                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 3230                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         3194                       # number of demand (read+write) misses
system.l26.demand_misses::total                  3230                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         3194                       # number of overall misses
system.l26.overall_misses::total                 3230                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     33638979                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1704716199                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1738355178                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     33638979                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1704716199                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1738355178                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     33638979                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1704716199                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1738355178                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         9036                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               9073                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2433                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2433                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         9045                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                9082                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         9045                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               9082                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.353475                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.356001                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.353123                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.355649                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.353123                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.355649                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 934416.083333                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 533724.545711                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 538190.457585                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 934416.083333                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 533724.545711                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 538190.457585                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 934416.083333                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 533724.545711                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 538190.457585                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 716                       # number of writebacks
system.l26.writebacks::total                      716                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         3194                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            3230                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         3194                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             3230                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         3194                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            3230                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31053540                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1475224107                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1506277647                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31053540                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1475224107                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1506277647                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31053540                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1475224107                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1506277647                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.353475                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.356001                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.353123                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.355649                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.353123                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.355649                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 862598.333333                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 461873.546337                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 466339.828793                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 862598.333333                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 461873.546337                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 466339.828793                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 862598.333333                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 461873.546337                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 466339.828793                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          3237                       # number of replacements
system.l27.tagsinuse                      4095.906066                       # Cycle average of tags in use
system.l27.total_refs                          353964                       # Total number of references to valid blocks.
system.l27.sampled_refs                          7333                       # Sample count of references to valid blocks.
system.l27.avg_refs                         48.270012                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           13.819060                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    26.972407                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  1526.461494                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          2528.653105                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.003374                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006585                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.372671                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.617347                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         5846                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   5847                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2436                       # number of Writeback hits
system.l27.Writeback_hits::total                 2436                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         5855                       # number of demand (read+write) hits
system.l27.demand_hits::total                    5856                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         5855                       # number of overall hits
system.l27.overall_hits::total                   5856                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         3200                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 3237                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         3200                       # number of demand (read+write) misses
system.l27.demand_misses::total                  3237                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         3200                       # number of overall misses
system.l27.overall_misses::total                 3237                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     44357338                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1660742042                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1705099380                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     44357338                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1660742042                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1705099380                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     44357338                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1660742042                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1705099380                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         9046                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               9084                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2436                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2436                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         9055                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                9093                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         9055                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               9093                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.353748                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.356341                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.353396                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.355988                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.353396                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.355988                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1198846.972973                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 518981.888125                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 526752.974977                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1198846.972973                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 518981.888125                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 526752.974977                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1198846.972973                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 518981.888125                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 526752.974977                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 719                       # number of writebacks
system.l27.writebacks::total                      719                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         3200                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            3237                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         3200                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             3237                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         3200                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            3237                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     41700161                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1430925921                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1472626082                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     41700161                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1430925921                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1472626082                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     41700161                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1430925921                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1472626082                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.353748                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.356341                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.353396                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.355988                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.353396                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.355988                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1127031.378378                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 447164.350313                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 454935.459376                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1127031.378378                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 447164.350313                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 454935.459376                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1127031.378378                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 447164.350313                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 454935.459376                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               552.134695                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001432871                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1794682.564516                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    25.964937                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.169758                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.041610                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.843221                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.884831                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1400602                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1400602                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1400602                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1400602                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1400602                       # number of overall hits
system.cpu0.icache.overall_hits::total        1400602                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.cpu0.icache.overall_misses::total           39                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     22034031                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     22034031                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     22034031                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     22034031                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     22034031                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     22034031                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1400641                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1400641                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1400641                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1400641                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1400641                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1400641                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 564975.153846                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 564975.153846                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 564975.153846                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 564975.153846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 564975.153846                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 564975.153846                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           31                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           31                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     18688407                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18688407                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     18688407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18688407                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     18688407                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18688407                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 602851.838710                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 602851.838710                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 602851.838710                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 602851.838710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 602851.838710                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 602851.838710                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  6036                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               221205481                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  6292                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35156.624444                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   184.459037                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    71.540963                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.720543                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.279457                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2073222                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2073222                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       386426                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        386426                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          914                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          914                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2459648                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2459648                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2459648                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2459648                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        20397                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        20397                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           45                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        20442                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         20442                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        20442                       # number of overall misses
system.cpu0.dcache.overall_misses::total        20442                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4621804148                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4621804148                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      3703438                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      3703438                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4625507586                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4625507586                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4625507586                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4625507586                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2093619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2093619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       386471                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2480090                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2480090                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2480090                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2480090                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009742                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009742                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008242                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008242                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008242                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008242                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 226592.349267                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 226592.349267                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82298.622222                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82298.622222                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 226274.708248                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 226274.708248                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 226274.708248                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 226274.708248                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          822                       # number of writebacks
system.cpu0.dcache.writebacks::total              822                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        14370                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        14370                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14406                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14406                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         6027                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6027                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         6036                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         6036                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         6036                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         6036                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1002272307                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1002272307                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1002849207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1002849207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1002849207                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1002849207                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002879                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002434                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002434                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002434                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002434                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166297.047785                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166297.047785                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166144.666501                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166144.666501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166144.666501                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166144.666501                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.984374                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1076048287                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2065351.798464                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    30.984374                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822090                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1380460                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1380460                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1380460                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1380460                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1380460                       # number of overall hits
system.cpu1.icache.overall_hits::total        1380460                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     48272837                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48272837                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     48272837                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48272837                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     48272837                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48272837                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1380512                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1380512                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1380512                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1380512                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1380512                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1380512                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 928323.788462                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 928323.788462                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 928323.788462                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 928323.788462                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 928323.788462                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 928323.788462                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35588692                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35588692                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35588692                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35588692                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35588692                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35588692                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 912530.564103                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 912530.564103                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 912530.564103                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 912530.564103                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 912530.564103                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 912530.564103                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6094                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               170148383                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6350                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26795.020945                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.564479                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.435521                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.888924                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.111076                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       971194                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         971194                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       820118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        820118                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1924                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1889                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1889                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1791312                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1791312                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1791312                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1791312                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20942                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20942                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          441                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          441                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        21383                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         21383                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        21383                       # number of overall misses
system.cpu1.dcache.overall_misses::total        21383                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4906253487                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4906253487                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    118748980                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    118748980                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5025002467                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5025002467                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5025002467                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5025002467                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       992136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       992136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       820559                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       820559                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1889                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1812695                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1812695                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1812695                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1812695                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021108                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021108                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000537                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000537                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011796                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011796                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011796                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011796                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234278.172429                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234278.172429                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 269272.063492                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 269272.063492                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 234999.881541                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 234999.881541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 234999.881541                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 234999.881541                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1602323                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 228903.285714                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2636                       # number of writebacks
system.cpu1.dcache.writebacks::total             2636                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14865                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14865                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          424                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        15289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        15289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        15289                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        15289                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6077                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6077                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6094                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6094                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6094                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6094                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1066874414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1066874414                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1105091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1105091                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1067979505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1067979505                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1067979505                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1067979505                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006125                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 175559.390160                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 175559.390160                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65005.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65005.352941                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 175250.985395                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 175250.985395                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 175250.985395                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 175250.985395                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               518.367256                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1080560868                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   524                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2062139.061069                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    28.367256                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.045460                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.830717                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1374391                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1374391                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1374391                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1374391                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1374391                       # number of overall hits
system.cpu2.icache.overall_hits::total        1374391                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           46                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           46                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           46                       # number of overall misses
system.cpu2.icache.overall_misses::total           46                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     35576868                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     35576868                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     35576868                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     35576868                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     35576868                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     35576868                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1374437                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1374437                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1374437                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1374437                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1374437                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1374437                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 773410.173913                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 773410.173913                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 773410.173913                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 773410.173913                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 773410.173913                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 773410.173913                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     26292711                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     26292711                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     26292711                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     26292711                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     26292711                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     26292711                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 773315.029412                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 773315.029412                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 773315.029412                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 773315.029412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 773315.029412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 773315.029412                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  8035                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               178861815                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  8291                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21573.008684                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   228.632906                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    27.367094                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.893097                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.106903                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       951318                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         951318                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       786833                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        786833                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2163                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2163                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1835                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1835                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1738151                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1738151                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1738151                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1738151                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        20772                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20772                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        20877                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         20877                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        20877                       # number of overall misses
system.cpu2.dcache.overall_misses::total        20877                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4723044158                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4723044158                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8647533                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8647533                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4731691691                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4731691691                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4731691691                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4731691691                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       972090                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       972090                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       786938                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       786938                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1835                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1759028                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1759028                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1759028                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1759028                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021368                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021368                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000133                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011868                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011868                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011868                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011868                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 227375.513095                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 227375.513095                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82357.457143                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82357.457143                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 226646.150836                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226646.150836                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 226646.150836                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226646.150836                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1570                       # number of writebacks
system.cpu2.dcache.writebacks::total             1570                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12755                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12755                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12842                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12842                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12842                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12842                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         8017                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8017                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         8035                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         8035                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         8035                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8035                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1716002133                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1716002133                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1175368                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1175368                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1717177501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1717177501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1717177501                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1717177501                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004568                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004568                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004568                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004568                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 214045.420107                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 214045.420107                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65298.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65298.222222                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 213712.196764                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 213712.196764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 213712.196764                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 213712.196764                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               486.713745                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1077558740                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190160.040650                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    31.713745                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.050823                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.779990                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1434726                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1434726                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1434726                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1434726                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1434726                       # number of overall hits
system.cpu3.icache.overall_hits::total        1434726                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     88985225                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     88985225                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     88985225                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     88985225                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     88985225                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     88985225                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1434776                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1434776                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1434776                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1434776                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1434776                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1434776                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1779704.500000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1779704.500000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1779704.500000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1779704.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1779704.500000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1779704.500000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs      1104276                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       552138                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     56142012                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     56142012                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     56142012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     56142012                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     56142012                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     56142012                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1517351.675676                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1517351.675676                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1517351.675676                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1517351.675676                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1517351.675676                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1517351.675676                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4307                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               160347066                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4563                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35140.711374                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   221.325228                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    34.674772                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.864552                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.135448                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1142533                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1142533                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       848943                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        848943                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2211                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2211                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2062                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2062                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1991476                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1991476                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1991476                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1991476                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11077                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11077                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          103                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          103                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11180                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11180                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11180                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11180                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1564958206                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1564958206                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      8005073                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      8005073                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1572963279                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1572963279                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1572963279                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1572963279                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1153610                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1153610                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       849046                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       849046                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2211                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2062                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2062                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2002656                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2002656                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2002656                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2002656                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009602                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009602                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000121                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000121                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005583                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005583                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005583                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005583                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 141279.968042                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 141279.968042                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77719.155340                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77719.155340                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 140694.389893                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 140694.389893                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 140694.389893                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 140694.389893                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        16068                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        16068                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1142                       # number of writebacks
system.cpu3.dcache.writebacks::total             1142                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6788                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6788                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6873                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6873                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6873                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6873                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4289                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4289                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4307                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4307                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4307                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4307                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    609813437                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    609813437                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1333361                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1333361                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    611146798                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    611146798                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    611146798                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    611146798                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003718                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003718                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002151                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002151                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002151                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002151                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142180.796689                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 142180.796689                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 74075.611111                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 74075.611111                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 141896.168563                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 141896.168563                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 141896.168563                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 141896.168563                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.354103                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1074556627                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2066455.051923                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    35.354103                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.056657                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.817875                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1421090                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1421090                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1421090                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1421090                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1421090                       # number of overall hits
system.cpu4.icache.overall_hits::total        1421090                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           57                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           57                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           57                       # number of overall misses
system.cpu4.icache.overall_misses::total           57                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46084211                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46084211                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46084211                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46084211                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46084211                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46084211                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1421147                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1421147                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1421147                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1421147                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1421147                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1421147                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 808494.929825                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 808494.929825                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 808494.929825                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 808494.929825                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 808494.929825                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 808494.929825                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           45                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           45                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           45                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     38414332                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     38414332                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     38414332                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     38414332                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     38414332                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     38414332                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 853651.822222                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 853651.822222                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 853651.822222                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 853651.822222                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 853651.822222                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 853651.822222                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4608                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               163993889                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4864                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              33715.848890                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   221.683730                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    34.316270                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.865952                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.134048                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       977891                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         977891                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       821154                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        821154                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         2000                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         2000                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1975                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1975                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1799045                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1799045                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1799045                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1799045                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        14731                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        14731                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          104                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        14835                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         14835                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        14835                       # number of overall misses
system.cpu4.dcache.overall_misses::total        14835                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2786957463                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2786957463                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8548779                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8548779                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2795506242                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2795506242                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2795506242                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2795506242                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       992622                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       992622                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       821258                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       821258                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         2000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         2000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1975                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1975                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1813880                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1813880                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1813880                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1813880                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.014840                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.014840                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008179                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008179                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008179                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008179                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 189189.971014                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 189189.971014                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82199.798077                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82199.798077                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 188439.921941                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 188439.921941                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 188439.921941                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 188439.921941                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1121                       # number of writebacks
system.cpu4.dcache.writebacks::total             1121                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        10141                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        10141                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           86                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        10227                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        10227                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        10227                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        10227                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4590                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4590                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4608                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4608                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4608                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4608                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    693649730                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    693649730                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1170085                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1170085                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    694819815                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    694819815                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    694819815                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    694819815                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004624                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002540                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002540                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 151121.945534                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 151121.945534                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 65004.722222                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 65004.722222                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 150785.550130                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 150785.550130                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 150785.550130                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 150785.550130                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               571.820635                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1108871282                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   579                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1915149.018998                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    29.692603                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.128032                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.047584                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868795                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.916379                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1343964                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1343964                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1343964                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1343964                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1343964                       # number of overall hits
system.cpu5.icache.overall_hits::total        1343964                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           52                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           52                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           52                       # number of overall misses
system.cpu5.icache.overall_misses::total           52                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     46990686                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     46990686                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     46990686                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     46990686                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     46990686                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     46990686                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1344016                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1344016                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1344016                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1344016                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1344016                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1344016                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000039                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 903667.038462                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 903667.038462                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 903667.038462                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 903667.038462                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 903667.038462                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 903667.038462                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     34565148                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     34565148                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     34565148                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     34565148                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     34565148                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     34565148                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       960143                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total       960143                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst       960143                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total       960143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst       960143                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total       960143                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  9034                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               440646309                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  9290                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              47432.326050                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.132712                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.867288                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.434112                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.565888                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3514946                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3514946                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1924075                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1924075                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          944                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          944                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          938                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          938                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      5439021                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         5439021                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      5439021                       # number of overall hits
system.cpu5.dcache.overall_hits::total        5439021                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        32613                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        32613                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           30                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        32643                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         32643                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        32643                       # number of overall misses
system.cpu5.dcache.overall_misses::total        32643                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   8129345495                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   8129345495                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      2324806                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2324806                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   8131670301                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   8131670301                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   8131670301                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   8131670301                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3547559                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3547559                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1924105                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1924105                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      5471664                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      5471664                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      5471664                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      5471664                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009193                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009193                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005966                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005966                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005966                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005966                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 249267.025266                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 249267.025266                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 77493.533333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 77493.533333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 249109.159728                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 249109.159728                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 249109.159728                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 249109.159728                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2431                       # number of writebacks
system.cpu5.dcache.writebacks::total             2431                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        23588                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        23588                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           21                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        23609                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        23609                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        23609                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        23609                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         9025                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         9025                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         9034                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         9034                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         9034                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         9034                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   2090599298                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   2090599298                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       582118                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       582118                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   2091181416                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   2091181416                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   2091181416                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   2091181416                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001651                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001651                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 231645.351579                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 231645.351579                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64679.777778                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64679.777778                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 231479.014390                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 231479.014390                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 231479.014390                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 231479.014390                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               571.824482                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1108869909                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1911844.670690                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.568524                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.255958                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048988                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867397                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.916385                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1342591                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1342591                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1342591                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1342591                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1342591                       # number of overall hits
system.cpu6.icache.overall_hits::total        1342591                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     43435802                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     43435802                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     43435802                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     43435802                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     43435802                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     43435802                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1342645                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1342645                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1342645                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1342645                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1342645                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1342645                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000040                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 804366.703704                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 804366.703704                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 804366.703704                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 804366.703704                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 804366.703704                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 804366.703704                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34047105                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34047105                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34047105                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34047105                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34047105                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34047105                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 920192.027027                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 920192.027027                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 920192.027027                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 920192.027027                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 920192.027027                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 920192.027027                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  9045                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               440642332                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  9301                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              47375.801742                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.116196                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.883804                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.434048                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.565952                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3512457                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3512457                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1922590                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1922590                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          941                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          941                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          938                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          938                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      5435047                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         5435047                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      5435047                       # number of overall hits
system.cpu6.dcache.overall_hits::total        5435047                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        32608                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        32608                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        32638                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         32638                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        32638                       # number of overall misses
system.cpu6.dcache.overall_misses::total        32638                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   8228122674                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   8228122674                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2369353                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2369353                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   8230492027                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   8230492027                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   8230492027                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   8230492027                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3545065                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3545065                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1922620                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1922620                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          938                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      5467685                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      5467685                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      5467685                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      5467685                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009198                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009198                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005969                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005969                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005969                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005969                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 252334.478472                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 252334.478472                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 78978.433333                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 78978.433333                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 252175.134107                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 252175.134107                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 252175.134107                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 252175.134107                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2433                       # number of writebacks
system.cpu6.dcache.writebacks::total             2433                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        23572                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        23572                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        23593                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        23593                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        23593                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        23593                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         9036                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         9036                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         9045                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         9045                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         9045                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         9045                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   2131498799                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   2131498799                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       595909                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       595909                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   2132094708                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   2132094708                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   2132094708                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   2132094708                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001654                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001654                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 235889.641324                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 235889.641324                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 66212.111111                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66212.111111                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 235720.807960                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 235720.807960                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 235720.807960                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 235720.807960                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               571.843051                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1108872718                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1908558.895009                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.117922                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   540.725129                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.049868                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.866547                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.916415                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1345400                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1345400                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1345400                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1345400                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1345400                       # number of overall hits
system.cpu7.icache.overall_hits::total        1345400                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           58                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           58                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           58                       # number of overall misses
system.cpu7.icache.overall_misses::total           58                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     60172741                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     60172741                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     60172741                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     60172741                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     60172741                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     60172741                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1345458                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1345458                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1345458                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1345458                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1345458                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1345458                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 1037461.051724                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 1037461.051724                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 1037461.051724                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 1037461.051724                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 1037461.051724                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 1037461.051724                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           20                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           20                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           20                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     44736632                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     44736632                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     44736632                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     44736632                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     44736632                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     44736632                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1177279.789474                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1177279.789474                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1177279.789474                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1177279.789474                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1177279.789474                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1177279.789474                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  9055                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               440652187                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  9311                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              47325.978627                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.136907                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.863093                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.434129                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.565871                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3518769                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3518769                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1926129                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1926129                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          943                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          943                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          940                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          940                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      5444898                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         5444898                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      5444898                       # number of overall hits
system.cpu7.dcache.overall_hits::total        5444898                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        32575                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        32575                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        32605                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         32605                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        32605                       # number of overall misses
system.cpu7.dcache.overall_misses::total        32605                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   8065292740                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   8065292740                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2435287                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2435287                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   8067728027                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   8067728027                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   8067728027                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   8067728027                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3551344                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3551344                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1926159                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1926159                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          940                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          940                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      5477503                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      5477503                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      5477503                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      5477503                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009173                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009173                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005953                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005953                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005953                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005953                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 247591.488565                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 247591.488565                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81176.233333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81176.233333                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 247438.369177                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 247438.369177                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 247438.369177                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 247438.369177                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2436                       # number of writebacks
system.cpu7.dcache.writebacks::total             2436                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        23529                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        23529                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        23550                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        23550                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        23550                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        23550                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         9046                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         9046                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         9055                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         9055                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         9055                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         9055                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   2088186933                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   2088186933                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       582129                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       582129                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   2088769062                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   2088769062                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   2088769062                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   2088769062                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001653                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001653                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 230840.916759                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 230840.916759                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64681                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64681                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 230675.766096                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 230675.766096                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 230675.766096                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 230675.766096                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
