

================================================================
== Vivado HLS Report for 'dense_large_rf_gt_ni_1'
================================================================
* Date:           Tue Mar  2 23:01:23 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.231|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1059|  2211|  1059|  2211|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_product_fu_261  |product  |    4|    4|    4|    4|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+-------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+------+------+----------+-----------+-----------+-------+----------+
        |- InitAccum  |     8|     8|         1|          -|          -|      8|    no    |
        |- ReuseLoop  |  1024|  2176|  16 ~ 34 |          -|          -|     64|    no    |
        | + MultLoop  |    11|    28|        11|          -|          -| 1 ~ 2 |    no    |
        |- Result     |    24|    24|         3|          -|          -|      8|    no    |
        +-------------+------+------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    351|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      1|     55|    147|
|Memory           |        1|      -|     30|      4|
|Multiplexer      |        -|      -|      -|    202|
|Register         |        -|      -|    256|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        1|      1|    341|    704|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      1|      1|      4|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+-------+----+-----+
    |      Instance      |  Module | BRAM_18K| DSP48E| FF | LUT |
    +--------------------+---------+---------+-------+----+-----+
    |grp_product_fu_261  |product  |        0|      1|  55|  147|
    +--------------------+---------+---------+-------+----+-----+
    |Total               |         |        0|      1|  55|  147|
    +--------------------+---------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory  |             Module             | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |acc_V_U    |dense_large_rf_gt_ni_1_acc_V    |        0|  28|   2|     8|   14|     1|          112|
    |outidx7_U  |dense_large_rf_gt_ni_1_outidx7  |        0|   2|   2|    64|    2|     1|          128|
    |w3_V_U     |dense_large_rf_gt_ni_1_w3_V     |        1|   0|   0|    64|   25|     1|         1600|
    +-----------+--------------------------------+---------+----+----+------+-----+------+-------------+
    |Total      |                                |        1|  30|   4|   136|   41|     3|         1840|
    +-----------+--------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |iacc_2_fu_278_p2       |     +    |      0|  0|  13|           4|           1|
    |im_2_fu_326_p2         |     +    |      0|  0|  10|           2|           1|
    |in_index_2_fu_491_p2   |     +    |      0|  0|  39|          32|           1|
    |ir_fu_299_p2           |     +    |      0|  0|  15|           7|           1|
    |ires_2_fu_525_p2       |     +    |      0|  0|  13|           4|           1|
    |out_index_2_fu_485_p2  |     +    |      0|  0|  13|           4|           3|
    |p_Val2_21_fu_427_p2    |     +    |      0|  0|  19|          14|          14|
    |ret_V_fu_413_p2        |     +    |      0|  0|  21|          15|          15|
    |w_index_2_fu_471_p2    |     +    |      0|  0|  15|           8|           7|
    |tmp_83_fu_379_p2       |     -    |      0|  0|  15|           5|           5|
    |overflow_fu_447_p2     |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_459_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond5_fu_272_p2    |   icmp   |      0|  0|  11|           4|           5|
    |exitcond_fu_293_p2     |   icmp   |      0|  0|  11|           7|           8|
    |icmp_fu_507_p2         |   icmp   |      0|  0|  18|          28|           1|
    |tmp_73_fu_519_p2       |   icmp   |      0|  0|  11|           4|           5|
    |tmp_85_fu_391_p2       |   lshr   |      0|  0|  85|          28|          28|
    |p_s_fu_512_p3          |  select  |      0|  0|  32|           1|           1|
    |brmerge7_fu_465_p2     |    xor   |      0|  0|   2|           1|           1|
    |tmp_19_fu_441_p2       |    xor   |      0|  0|   2|           1|           2|
    |tmp_76_fu_453_p2       |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 351|         172|         104|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc_V_address0      |  27|          5|    3|         15|
    |acc_V_d0            |  27|          5|   14|         70|
    |ap_NS_fsm           |  85|         17|    1|         17|
    |iacc_reg_185        |   9|          2|    4|          8|
    |im_reg_219          |   9|          2|    2|          4|
    |in_index_reg_207    |   9|          2|   32|         64|
    |ires_reg_250        |   9|          2|    4|          8|
    |out_index3_reg_230  |   9|          2|    4|          8|
    |w_index3_reg_240    |   9|          2|    8|         16|
    |w_index_reg_196     |   9|          2|    7|         14|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 202|         41|   79|        224|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |acc_V_addr_4_reg_611             |   3|   0|    3|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |brmerge7_reg_630                 |   1|   0|    1|          0|
    |data_V_load_reg_577              |  14|   0|   14|          0|
    |grp_product_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |iacc_reg_185                     |   4|   0|    4|          0|
    |im_2_reg_586                     |   2|   0|    2|          0|
    |im_reg_219                       |   2|   0|    2|          0|
    |in_index_2_reg_647               |  32|   0|   32|          0|
    |in_index_reg_207                 |  32|   0|   32|          0|
    |ir_reg_552                       |   7|   0|    7|          0|
    |ires_2_reg_665                   |   4|   0|    4|          0|
    |ires_reg_250                     |   4|   0|    4|          0|
    |out_index3_reg_230               |   4|   0|    4|          0|
    |out_index_reg_562                |   2|   0|    2|          0|
    |overflow_reg_622                 |   1|   0|    1|          0|
    |p_Val2_8_reg_616                 |  14|   0|   14|          0|
    |reg_267                          |  14|   0|   14|          0|
    |tmp_74_reg_670                   |   4|   0|   64|         60|
    |tmp_78_reg_582                   |   1|   0|    1|          0|
    |tmp_83_reg_601                   |   4|   0|    5|          1|
    |tmp_86_reg_606                   |  14|   0|   14|          0|
    |tmp_90_reg_652                   |  28|   0|   28|          0|
    |underflow_reg_626                |   1|   0|    1|          0|
    |w3_V_load_reg_596                |  25|   0|   25|          0|
    |w_index3_reg_240                 |   8|   0|    8|          0|
    |w_index_cast_reg_544             |   7|   0|    8|          1|
    |w_index_reg_196                  |   7|   0|    7|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 256|   0|  318|         62|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.1 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.1 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.1 | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.1 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.1 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.1 | return value |
|data_V_address0  | out |    4|  ap_memory |         data_V         |     array    |
|data_V_ce0       | out |    1|  ap_memory |         data_V         |     array    |
|data_V_q0        |  in |   14|  ap_memory |         data_V         |     array    |
|res_V_address0   | out |    3|  ap_memory |          res_V         |     array    |
|res_V_ce0        | out |    1|  ap_memory |          res_V         |     array    |
|res_V_we0        | out |    1|  ap_memory |          res_V         |     array    |
|res_V_d0         | out |   14|  ap_memory |          res_V         |     array    |
+-----------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond5)
	3  / (exitcond5)
3 --> 
	4  / (!exitcond)
	14  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_78)
	12  / (tmp_78)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / (tmp_89) | (tmp_78)
	6  / (!tmp_78 & !tmp_89)
13 --> 
	3  / true
14 --> 
	15  / (!tmp_73)
15 --> 
	16  / true
16 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%acc_V = alloca [8 x i14], align 2" [firmware/nnet_utils/nnet_dense_large.h:126]   --->   Operation 17 'alloca' 'acc_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%iacc = phi i4 [ %iacc_2, %0 ], [ 0, %.preheader76.preheader ]"   --->   Operation 19 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.30ns)   --->   "%exitcond5 = icmp eq i4 %iacc, -8" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 20 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%iacc_2 = add i4 %iacc, 1" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 22 'add' 'iacc_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader74.preheader, label %0" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 24 'specloopname' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = zext i4 %iacc to i64" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 25 'zext' 'tmp' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [8 x i14]* %acc_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 26 'getelementptr' 'acc_V_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.32ns)   --->   "store i14 0, i14* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 27 'store' <Predicate = (!exitcond5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 28 'br' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 29 'br' <Predicate = (exitcond5)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%w_index = phi i7 [ %ir, %.loopexit ], [ 0, %.preheader74.preheader ]"   --->   Operation 30 'phi' 'w_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%in_index = phi i32 [ %p_s, %.loopexit ], [ 0, %.preheader74.preheader ]" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 31 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%w_index_cast = zext i7 %w_index to i8" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 32 'zext' 'w_index_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %w_index, -64" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 33 'icmp' 'exitcond' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 34 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.87ns)   --->   "%ir = add i7 %w_index, 1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 35 'add' 'ir' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = zext i7 %w_index to i64" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 37 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%outidx7_addr = getelementptr [64 x i2]* @outidx7, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 38 'getelementptr' 'outidx7_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%out_index = load i2* %outidx7_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 39 'load' 'out_index' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 64> <ROM>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 40 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%out_index = load i2* %outidx7_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 41 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 64> <ROM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_72 = sext i32 %in_index to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 42 'sext' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [16 x i14]* %data_V, i64 0, i64 %tmp_72" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 43 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (2.32ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 44 'load' 'data_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 46 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%out_index_cast = zext i2 %out_index to i4" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 47 'zext' 'out_index_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (2.32ns)   --->   "%data_V_load = load i14* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 48 'load' 'data_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_5 : Operation 49 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%im = phi i2 [ 0, %1 ], [ %im_2, %7 ]"   --->   Operation 50 'phi' 'im' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%out_index3 = phi i4 [ %out_index_cast, %1 ], [ %out_index_2, %7 ]"   --->   Operation 51 'phi' 'out_index3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%w_index3 = phi i8 [ %w_index_cast, %1 ], [ %w_index_2, %7 ]"   --->   Operation 52 'phi' 'w_index3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %im, i32 1)" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 53 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 54 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.56ns)   --->   "%im_2 = add i2 %im, 1" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 55 'add' 'im_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_78, label %.loopexit, label %_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i8 %w_index3 to i6" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 57 'trunc' 'tmp_79' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_14 = zext i6 %tmp_79 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 58 'zext' 'tmp_14' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%w3_V_addr = getelementptr [64 x i25]* @w3_V, i64 0, i64 %tmp_14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 59 'getelementptr' 'w3_V_addr' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_6 : Operation 60 [2/2] (3.25ns)   --->   "%w3_V_load = load i25* %w3_V_addr, align 4" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 60 'load' 'w3_V_load' <Predicate = (!tmp_78)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 64> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 61 [1/2] (3.25ns)   --->   "%w3_V_load = load i25* %w3_V_addr, align 4" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 61 'load' 'w3_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 64> <ROM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_11 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %w_index3, i32 6, i32 7)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 62 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %w_index3, i32 6)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 63 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl8 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_11, i1 false)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 64 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_81 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_80, i4 0)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 65 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_82 = zext i3 %p_shl8 to i5" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 66 'zext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (1.78ns)   --->   "%tmp_83 = sub i5 %tmp_81, %tmp_82" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 67 'sub' 'tmp_83' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.23>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%w3_V_load_cast = sext i25 %w3_V_load to i28" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 68 'sext' 'w3_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_84 = zext i5 %tmp_83 to i28" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 69 'zext' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (4.23ns)   --->   "%tmp_85 = lshr i28 %w3_V_load_cast, %tmp_84" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 70 'lshr' 'tmp_85' <Predicate = true> <Delay = 4.23> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i28 %tmp_85 to i14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 71 'trunc' 'tmp_86' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_75 = zext i4 %out_index3 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 72 'zext' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [2/2] (3.89ns)   --->   "%p_Val2_8 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_86)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 73 'call' 'p_Val2_8' <Predicate = true> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%acc_V_addr_4 = getelementptr [8 x i14]* %acc_V, i64 0, i64 %tmp_75" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 74 'getelementptr' 'acc_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [2/2] (2.32ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 75 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>

State 10 <SV = 9> <Delay = 3.65>
ST_10 : Operation 76 [1/2] (3.65ns)   --->   "%p_Val2_8 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_86)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 76 'call' 'p_Val2_8' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 77 [1/2] (2.32ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 77 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 4.13>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 78 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 79 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_8 to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 80 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (1.81ns)   --->   "%ret_V = add nsw i15 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 81 'add' 'ret_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 82 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 83 [1/1] (1.81ns)   --->   "%p_Val2_21 = add i14 %p_Val2_s, %p_Val2_8" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 83 'add' 'p_Val2_21' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (2.32ns)   --->   "store i14 %p_Val2_21, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 84 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_11 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_21, i32 13)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 85 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_19 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 86 'xor' 'tmp_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %p_Result_12, %tmp_19" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 87 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_76 = xor i1 %p_Result_12, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 88 'xor' 'tmp_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp_76" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 89 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.97ns)   --->   "%brmerge7 = xor i1 %p_Result_s, %p_Result_12" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 90 'xor' 'brmerge7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %brmerge7, label %3, label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %overflow, label %4, label %5" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 92 'br' <Predicate = (brmerge7)> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %underflow, label %6, label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 93 'br' <Predicate = (brmerge7 & !overflow)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.55>
ST_12 : Operation 94 [1/1] (2.32ns)   --->   "store i14 -8192, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 94 'store' <Predicate = (!tmp_78 & brmerge7 & !overflow & underflow)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "br label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 95 'br' <Predicate = (!tmp_78 & brmerge7 & !overflow & underflow)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 96 'br' <Predicate = (!tmp_78 & brmerge7 & !overflow)> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (2.32ns)   --->   "store i14 8191, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 97 'store' <Predicate = (!tmp_78 & brmerge7 & overflow)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 98 'br' <Predicate = (!tmp_78 & brmerge7 & overflow)> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (1.91ns)   --->   "%w_index_2 = add i8 %w_index3, 64" [firmware/nnet_utils/nnet_dense_large.h:162]   --->   Operation 99 'add' 'w_index_2' <Predicate = (!tmp_78)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %w_index_2, i32 7)" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 100 'bitselect' 'tmp_89' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_89, label %.loopexit, label %7" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 101 'br' <Predicate = (!tmp_78)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (1.73ns)   --->   "%out_index_2 = add i4 %out_index3, 4" [firmware/nnet_utils/nnet_dense_large.h:164]   --->   Operation 102 'add' 'out_index_2' <Predicate = (!tmp_78 & !tmp_89)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 103 'br' <Predicate = (!tmp_78 & !tmp_89)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (2.55ns)   --->   "%in_index_2 = add nsw i32 %in_index, 1" [firmware/nnet_utils/nnet_dense_large.h:167]   --->   Operation 104 'add' 'in_index_2' <Predicate = (tmp_89) | (tmp_78)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_90 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %in_index_2, i32 4, i32 31)" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 105 'partselect' 'tmp_90' <Predicate = (tmp_89) | (tmp_78)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.16>
ST_13 : Operation 106 [1/1] (2.46ns)   --->   "%icmp = icmp sgt i28 %tmp_90, 0" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 106 'icmp' 'icmp' <Predicate = true> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (0.69ns)   --->   "%p_s = select i1 %icmp, i32 0, i32 %in_index_2" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 107 'select' 'p_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 108 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp_10)" [firmware/nnet_utils/nnet_dense_large.h:172]   --->   Operation 108 'specregionend' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 3> <Delay = 2.32>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%ires = phi i4 [ %ires_2, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 110 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (1.30ns)   --->   "%tmp_73 = icmp eq i4 %ires, -8" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 111 'icmp' 'tmp_73' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 112 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (1.73ns)   --->   "%ires_2 = add i4 %ires, 1" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 113 'add' 'ires_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %tmp_73, label %9, label %8" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_74 = zext i4 %ires to i64" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 115 'zext' 'tmp_74' <Predicate = (!tmp_73)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%acc_V_addr_3 = getelementptr [8 x i14]* %acc_V, i64 0, i64 %tmp_74" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 116 'getelementptr' 'acc_V_addr_3' <Predicate = (!tmp_73)> <Delay = 0.00>
ST_14 : Operation 117 [2/2] (2.32ns)   --->   "%acc_V_load = load i14* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 117 'load' 'acc_V_load' <Predicate = (!tmp_73)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_large.h:180]   --->   Operation 118 'ret' <Predicate = (tmp_73)> <Delay = 0.00>

State 15 <SV = 4> <Delay = 2.32>
ST_15 : Operation 119 [1/2] (2.32ns)   --->   "%acc_V_load = load i14* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 119 'load' 'acc_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>

State 16 <SV = 5> <Delay = 2.32>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [8 x i14]* %res_V, i64 0, i64 %tmp_74" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 121 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (2.32ns)   --->   "store i14 %acc_V_load, i14* %res_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 8> <RAM>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outidx7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w3_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V          (alloca           ) [ 00111111111111111]
StgValue_18    (br               ) [ 01100000000000000]
iacc           (phi              ) [ 00100000000000000]
exitcond5      (icmp             ) [ 00100000000000000]
empty          (speclooptripcount) [ 00000000000000000]
iacc_2         (add              ) [ 01100000000000000]
StgValue_23    (br               ) [ 00000000000000000]
StgValue_24    (specloopname     ) [ 00000000000000000]
tmp            (zext             ) [ 00000000000000000]
acc_V_addr     (getelementptr    ) [ 00000000000000000]
StgValue_27    (store            ) [ 00000000000000000]
StgValue_28    (br               ) [ 01100000000000000]
StgValue_29    (br               ) [ 00111111111111000]
w_index        (phi              ) [ 00010000000000000]
in_index       (phi              ) [ 00011111111110000]
w_index_cast   (zext             ) [ 00001111111110000]
exitcond       (icmp             ) [ 00011111111111000]
empty_59       (speclooptripcount) [ 00000000000000000]
ir             (add              ) [ 00111111111111000]
StgValue_36    (br               ) [ 00000000000000000]
tmp_s          (zext             ) [ 00000000000000000]
outidx7_addr   (getelementptr    ) [ 00001000000000000]
StgValue_40    (br               ) [ 00011111111111111]
out_index      (load             ) [ 00000100000000000]
tmp_72         (sext             ) [ 00000000000000000]
data_V_addr    (getelementptr    ) [ 00000100000000000]
StgValue_45    (specloopname     ) [ 00000000000000000]
tmp_10         (specregionbegin  ) [ 00000011111111000]
out_index_cast (zext             ) [ 00011111111111000]
data_V_load    (load             ) [ 00000011111110000]
StgValue_49    (br               ) [ 00011111111111000]
im             (phi              ) [ 00000010000000000]
out_index3     (phi              ) [ 00000011111110000]
w_index3       (phi              ) [ 00000011111110000]
tmp_78         (bitselect        ) [ 00011111111111000]
empty_60       (speclooptripcount) [ 00000000000000000]
im_2           (add              ) [ 00011111111111000]
StgValue_56    (br               ) [ 00000000000000000]
tmp_79         (trunc            ) [ 00000000000000000]
tmp_14         (zext             ) [ 00000000000000000]
w3_V_addr      (getelementptr    ) [ 00000001000000000]
w3_V_load      (load             ) [ 00000000100000000]
tmp_11         (partselect       ) [ 00000000000000000]
tmp_80         (bitselect        ) [ 00000000000000000]
p_shl8         (bitconcatenate   ) [ 00000000000000000]
tmp_81         (bitconcatenate   ) [ 00000000000000000]
tmp_82         (zext             ) [ 00000000000000000]
tmp_83         (sub              ) [ 00000000100000000]
w3_V_load_cast (sext             ) [ 00000000000000000]
tmp_84         (zext             ) [ 00000000000000000]
tmp_85         (lshr             ) [ 00000000000000000]
tmp_86         (trunc            ) [ 00000000011000000]
tmp_75         (zext             ) [ 00000000000000000]
acc_V_addr_4   (getelementptr    ) [ 00011110001111000]
p_Val2_8       (call             ) [ 00000000000100000]
p_Val2_s       (load             ) [ 00000000000100000]
StgValue_78    (specloopname     ) [ 00000000000000000]
lhs_V          (sext             ) [ 00000000000000000]
rhs_V          (sext             ) [ 00000000000000000]
ret_V          (add              ) [ 00000000000000000]
p_Result_s     (bitselect        ) [ 00000000000000000]
p_Val2_21      (add              ) [ 00000000000000000]
StgValue_84    (store            ) [ 00000000000000000]
p_Result_12    (bitselect        ) [ 00000000000000000]
tmp_19         (xor              ) [ 00000000000000000]
overflow       (and              ) [ 00011111111111000]
tmp_76         (xor              ) [ 00000000000000000]
underflow      (and              ) [ 00011110000011000]
brmerge7       (xor              ) [ 00011111111111000]
StgValue_91    (br               ) [ 00000000000000000]
StgValue_92    (br               ) [ 00000000000000000]
StgValue_93    (br               ) [ 00000000000000000]
StgValue_94    (store            ) [ 00000000000000000]
StgValue_95    (br               ) [ 00000000000000000]
StgValue_96    (br               ) [ 00000000000000000]
StgValue_97    (store            ) [ 00000000000000000]
StgValue_98    (br               ) [ 00000000000000000]
w_index_2      (add              ) [ 00011111111111000]
tmp_89         (bitselect        ) [ 00011111111111000]
StgValue_101   (br               ) [ 00000000000000000]
out_index_2    (add              ) [ 00011111111111000]
StgValue_103   (br               ) [ 00011111111111000]
in_index_2     (add              ) [ 00000000000001000]
tmp_90         (partselect       ) [ 00000000000001000]
icmp           (icmp             ) [ 00000000000000000]
p_s            (select           ) [ 00111111111111000]
empty_61       (specregionend    ) [ 00000000000000000]
StgValue_109   (br               ) [ 00111111111111000]
ires           (phi              ) [ 00000000000000100]
tmp_73         (icmp             ) [ 00000000000000111]
empty_62       (speclooptripcount) [ 00000000000000000]
ires_2         (add              ) [ 00010000000000111]
StgValue_114   (br               ) [ 00000000000000000]
tmp_74         (zext             ) [ 00000000000000011]
acc_V_addr_3   (getelementptr    ) [ 00000000000000010]
StgValue_118   (ret              ) [ 00000000000000000]
acc_V_load     (load             ) [ 00000000000000001]
StgValue_120   (specloopname     ) [ 00000000000000000]
res_V_addr     (getelementptr    ) [ 00000000000000000]
StgValue_122   (store            ) [ 00000000000000000]
StgValue_123   (br               ) [ 00010000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outidx7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="acc_V_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="acc_V_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="14" slack="0"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_27/2 p_Val2_s/9 StgValue_84/11 StgValue_94/12 StgValue_97/12 acc_V_load/14 "/>
</bind>
</comp>

<comp id="117" class="1004" name="outidx7_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="2" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="7" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx7_addr/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="4" slack="0"/>
<pin id="139" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_load/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="w3_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="25" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="6" slack="0"/>
<pin id="147" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_V_addr/6 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w3_V_load/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="acc_V_addr_4_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_4/9 "/>
</bind>
</comp>

<comp id="165" class="1004" name="acc_V_addr_3_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_3/14 "/>
</bind>
</comp>

<comp id="172" class="1004" name="res_V_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="2"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_V_addr/16 "/>
</bind>
</comp>

<comp id="179" class="1004" name="StgValue_122_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="14" slack="1"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_122/16 "/>
</bind>
</comp>

<comp id="185" class="1005" name="iacc_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="4" slack="1"/>
<pin id="187" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="iacc (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="iacc_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iacc/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="w_index_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="1"/>
<pin id="198" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="w_index (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="w_index_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="in_index_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="in_index_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index/3 "/>
</bind>
</comp>

<comp id="219" class="1005" name="im_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="2" slack="1"/>
<pin id="221" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="im (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="im_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="2" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="im/6 "/>
</bind>
</comp>

<comp id="230" class="1005" name="out_index3_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="3"/>
<pin id="232" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="out_index3 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="out_index3_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="4" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_index3/6 "/>
</bind>
</comp>

<comp id="240" class="1005" name="w_index3_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_index3 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="w_index3_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="3"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="8" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index3/6 "/>
</bind>
</comp>

<comp id="250" class="1005" name="ires_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="1"/>
<pin id="252" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ires (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="ires_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ires/14 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_product_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="14" slack="0"/>
<pin id="263" dir="0" index="1" bw="14" slack="4"/>
<pin id="264" dir="0" index="2" bw="14" slack="1"/>
<pin id="265" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/9 "/>
</bind>
</comp>

<comp id="267" class="1005" name="reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="1"/>
<pin id="269" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s acc_V_load "/>
</bind>
</comp>

<comp id="272" class="1004" name="exitcond5_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="4" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="iacc_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iacc_2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="w_index_cast_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_index_cast/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="exitcond_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="0" index="1" bw="7" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="ir_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="7" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_72_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="out_index_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="1"/>
<pin id="317" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_index_cast/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_78_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="2" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_78/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="im_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="im_2/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_79_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="0"/>
<pin id="334" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_79/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_14_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_11_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="2" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="1"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="0" index="3" bw="4" slack="0"/>
<pin id="346" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/7 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_80_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="1"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/7 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_shl8_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="3" slack="0"/>
<pin id="361" dir="0" index="1" bw="2" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/7 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_81_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_81/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_82_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="3" slack="0"/>
<pin id="377" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_83_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="5" slack="0"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_83/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="w3_V_load_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="25" slack="1"/>
<pin id="387" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="w3_V_load_cast/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_84_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="1"/>
<pin id="390" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_84/8 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_85_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="25" slack="0"/>
<pin id="393" dir="0" index="1" bw="5" slack="0"/>
<pin id="394" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_85/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_86_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="28" slack="0"/>
<pin id="399" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_75_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="3"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="lhs_V_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="14" slack="1"/>
<pin id="408" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/11 "/>
</bind>
</comp>

<comp id="410" class="1004" name="rhs_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="14" slack="1"/>
<pin id="412" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/11 "/>
</bind>
</comp>

<comp id="413" class="1004" name="ret_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="14" slack="0"/>
<pin id="415" dir="0" index="1" bw="14" slack="0"/>
<pin id="416" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/11 "/>
</bind>
</comp>

<comp id="419" class="1004" name="p_Result_s_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="15" slack="0"/>
<pin id="422" dir="0" index="2" bw="5" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Val2_21_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="1"/>
<pin id="429" dir="0" index="1" bw="14" slack="1"/>
<pin id="430" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_21/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Result_12_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="14" slack="0"/>
<pin id="436" dir="0" index="2" bw="5" slack="0"/>
<pin id="437" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_12/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_19_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="447" class="1004" name="overflow_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/11 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_76_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_76/11 "/>
</bind>
</comp>

<comp id="459" class="1004" name="underflow_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/11 "/>
</bind>
</comp>

<comp id="465" class="1004" name="brmerge7_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge7/11 "/>
</bind>
</comp>

<comp id="471" class="1004" name="w_index_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="6"/>
<pin id="473" dir="0" index="1" bw="8" slack="0"/>
<pin id="474" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index_2/12 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_89_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="0" index="2" bw="4" slack="0"/>
<pin id="481" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_89/12 "/>
</bind>
</comp>

<comp id="485" class="1004" name="out_index_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="6"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_index_2/12 "/>
</bind>
</comp>

<comp id="491" class="1004" name="in_index_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="9"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index_2/12 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_90_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="28" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="4" slack="0"/>
<pin id="501" dir="0" index="3" bw="6" slack="0"/>
<pin id="502" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_90/12 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="28" slack="1"/>
<pin id="509" dir="0" index="1" bw="28" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/13 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_s_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="0" index="2" bw="32" slack="1"/>
<pin id="516" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/13 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_73_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_73/14 "/>
</bind>
</comp>

<comp id="525" class="1004" name="ires_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ires_2/14 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_74_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_74/14 "/>
</bind>
</comp>

<comp id="539" class="1005" name="iacc_2_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="iacc_2 "/>
</bind>
</comp>

<comp id="544" class="1005" name="w_index_cast_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="3"/>
<pin id="546" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="w_index_cast "/>
</bind>
</comp>

<comp id="552" class="1005" name="ir_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="0"/>
<pin id="554" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="557" class="1005" name="outidx7_addr_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="6" slack="1"/>
<pin id="559" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outidx7_addr "/>
</bind>
</comp>

<comp id="562" class="1005" name="out_index_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="1"/>
<pin id="564" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="567" class="1005" name="data_V_addr_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="4" slack="1"/>
<pin id="569" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="572" class="1005" name="out_index_cast_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="4" slack="1"/>
<pin id="574" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_index_cast "/>
</bind>
</comp>

<comp id="577" class="1005" name="data_V_load_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="14" slack="4"/>
<pin id="579" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="data_V_load "/>
</bind>
</comp>

<comp id="582" class="1005" name="tmp_78_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="6"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="586" class="1005" name="im_2_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="2" slack="0"/>
<pin id="588" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="im_2 "/>
</bind>
</comp>

<comp id="591" class="1005" name="w3_V_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="1"/>
<pin id="593" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w3_V_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="w3_V_load_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="25" slack="1"/>
<pin id="598" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="w3_V_load "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_83_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="1"/>
<pin id="603" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_86_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="14" slack="1"/>
<pin id="608" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_86 "/>
</bind>
</comp>

<comp id="611" class="1005" name="acc_V_addr_4_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="3" slack="1"/>
<pin id="613" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_4 "/>
</bind>
</comp>

<comp id="616" class="1005" name="p_Val2_8_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="14" slack="1"/>
<pin id="618" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="622" class="1005" name="overflow_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="1"/>
<pin id="624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="overflow "/>
</bind>
</comp>

<comp id="626" class="1005" name="underflow_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="1"/>
<pin id="628" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="630" class="1005" name="brmerge7_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge7 "/>
</bind>
</comp>

<comp id="634" class="1005" name="w_index_2_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="1"/>
<pin id="636" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="w_index_2 "/>
</bind>
</comp>

<comp id="642" class="1005" name="out_index_2_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="1"/>
<pin id="644" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_index_2 "/>
</bind>
</comp>

<comp id="647" class="1005" name="in_index_2_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_2 "/>
</bind>
</comp>

<comp id="652" class="1005" name="tmp_90_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="28" slack="1"/>
<pin id="654" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="657" class="1005" name="p_s_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="1"/>
<pin id="659" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="665" class="1005" name="ires_2_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="0"/>
<pin id="667" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ires_2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="tmp_74_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="2"/>
<pin id="672" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="675" class="1005" name="acc_V_addr_3_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="1"/>
<pin id="677" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="162"><net_src comp="156" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="163"><net_src comp="80" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="164"><net_src comp="82" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="239"><net_src comp="233" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="249"><net_src comp="243" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="253"><net_src comp="10" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="110" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="276"><net_src comp="189" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="189" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="189" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="292"><net_src comp="200" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="200" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="200" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="36" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="200" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="313"><net_src comp="207" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="223" pin="4"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="46" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="223" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="243" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="347"><net_src comp="52" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="240" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="350"><net_src comp="56" pin="0"/><net_sink comp="341" pin=3"/></net>

<net id="356"><net_src comp="58" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="240" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="54" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="341" pin="4"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="62" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="64" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="351" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="10" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="359" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="367" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="395"><net_src comp="385" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="230" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="409"><net_src comp="267" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="406" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="424"><net_src comp="70" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="413" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="72" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="431"><net_src comp="267" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="427" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="438"><net_src comp="74" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="427" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="76" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="445"><net_src comp="419" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="433" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="441" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="433" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="78" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="419" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="453" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="419" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="433" pin="3"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="240" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="84" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="58" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="471" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="56" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="230" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="86" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="207" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="46" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="88" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="90" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="506"><net_src comp="92" pin="0"/><net_sink comp="497" pin=3"/></net>

<net id="511"><net_src comp="94" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="523"><net_src comp="254" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="12" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="254" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="18" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="254" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="542"><net_src comp="278" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="547"><net_src comp="289" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="555"><net_src comp="299" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="560"><net_src comp="117" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="565"><net_src comp="124" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="570"><net_src comp="130" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="575"><net_src comp="315" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="580"><net_src comp="137" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="585"><net_src comp="318" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="326" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="594"><net_src comp="143" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="599"><net_src comp="150" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="604"><net_src comp="379" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="609"><net_src comp="397" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="614"><net_src comp="156" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="619"><net_src comp="261" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="625"><net_src comp="447" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="459" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="465" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="471" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="645"><net_src comp="485" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="650"><net_src comp="491" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="655"><net_src comp="497" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="660"><net_src comp="512" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="668"><net_src comp="525" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="673"><net_src comp="531" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="678"><net_src comp="165" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="110" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V | {16 }
	Port: outidx7 | {}
	Port: w3_V | {}
 - Input state : 
	Port: dense_large_rf_gt_ni.1 : data_V | {4 5 }
	Port: dense_large_rf_gt_ni.1 : outidx7 | {3 4 }
	Port: dense_large_rf_gt_ni.1 : w3_V | {6 7 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		iacc_2 : 1
		StgValue_23 : 2
		tmp : 1
		acc_V_addr : 2
		StgValue_27 : 3
	State 3
		w_index_cast : 1
		exitcond : 1
		ir : 1
		StgValue_36 : 2
		tmp_s : 1
		outidx7_addr : 2
		out_index : 3
	State 4
		data_V_addr : 1
		data_V_load : 2
	State 5
	State 6
		tmp_78 : 1
		im_2 : 1
		StgValue_56 : 2
		tmp_79 : 1
		tmp_14 : 2
		w3_V_addr : 3
		w3_V_load : 4
	State 7
		p_shl8 : 1
		tmp_81 : 1
		tmp_82 : 2
		tmp_83 : 3
	State 8
		tmp_85 : 1
		tmp_86 : 2
	State 9
		acc_V_addr_4 : 1
		p_Val2_s : 2
	State 10
	State 11
		ret_V : 1
		p_Result_s : 2
		StgValue_84 : 1
		p_Result_12 : 1
		tmp_19 : 3
		overflow : 3
		tmp_76 : 2
		underflow : 2
		brmerge7 : 3
		StgValue_91 : 3
		StgValue_92 : 3
		StgValue_93 : 2
	State 12
		tmp_89 : 1
		StgValue_101 : 2
		tmp_90 : 1
	State 13
		p_s : 1
	State 14
		tmp_73 : 1
		ires_2 : 1
		StgValue_114 : 2
		tmp_74 : 1
		acc_V_addr_3 : 2
		acc_V_load : 3
	State 15
	State 16
		StgValue_122 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|   call   |   grp_product_fu_261  |    1    |  3.538  |   106   |   131   |
|----------|-----------------------|---------|---------|---------|---------|
|          |     iacc_2_fu_278     |    0    |    0    |    0    |    13   |
|          |       ir_fu_299       |    0    |    0    |    0    |    15   |
|          |      im_2_fu_326      |    0    |    0    |    0    |    10   |
|          |      ret_V_fu_413     |    0    |    0    |    0    |    19   |
|    add   |    p_Val2_21_fu_427   |    0    |    0    |    0    |    19   |
|          |    w_index_2_fu_471   |    0    |    0    |    0    |    15   |
|          |   out_index_2_fu_485  |    0    |    0    |    0    |    13   |
|          |   in_index_2_fu_491   |    0    |    0    |    0    |    39   |
|          |     ires_2_fu_525     |    0    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|---------|
|   lshr   |     tmp_85_fu_391     |    0    |    0    |    0    |    73   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    exitcond5_fu_272   |    0    |    0    |    0    |    9    |
|   icmp   |    exitcond_fu_293    |    0    |    0    |    0    |    11   |
|          |      icmp_fu_507      |    0    |    0    |    0    |    18   |
|          |     tmp_73_fu_519     |    0    |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|---------|
|  select  |       p_s_fu_512      |    0    |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|---------|
|    sub   |     tmp_83_fu_379     |    0    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|---------|
|          |     tmp_19_fu_441     |    0    |    0    |    0    |    2    |
|    xor   |     tmp_76_fu_453     |    0    |    0    |    0    |    2    |
|          |    brmerge7_fu_465    |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|    and   |    overflow_fu_447    |    0    |    0    |    0    |    2    |
|          |    underflow_fu_459   |    0    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|---------|
|          |       tmp_fu_284      |    0    |    0    |    0    |    0    |
|          |  w_index_cast_fu_289  |    0    |    0    |    0    |    0    |
|          |      tmp_s_fu_305     |    0    |    0    |    0    |    0    |
|          | out_index_cast_fu_315 |    0    |    0    |    0    |    0    |
|   zext   |     tmp_14_fu_336     |    0    |    0    |    0    |    0    |
|          |     tmp_82_fu_375     |    0    |    0    |    0    |    0    |
|          |     tmp_84_fu_388     |    0    |    0    |    0    |    0    |
|          |     tmp_75_fu_401     |    0    |    0    |    0    |    0    |
|          |     tmp_74_fu_531     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |     tmp_72_fu_310     |    0    |    0    |    0    |    0    |
|   sext   | w3_V_load_cast_fu_385 |    0    |    0    |    0    |    0    |
|          |      lhs_V_fu_406     |    0    |    0    |    0    |    0    |
|          |      rhs_V_fu_410     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |     tmp_78_fu_318     |    0    |    0    |    0    |    0    |
|          |     tmp_80_fu_351     |    0    |    0    |    0    |    0    |
| bitselect|   p_Result_s_fu_419   |    0    |    0    |    0    |    0    |
|          |   p_Result_12_fu_433  |    0    |    0    |    0    |    0    |
|          |     tmp_89_fu_477     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   trunc  |     tmp_79_fu_332     |    0    |    0    |    0    |    0    |
|          |     tmp_86_fu_397     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|partselect|     tmp_11_fu_341     |    0    |    0    |    0    |    0    |
|          |     tmp_90_fu_497     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|bitconcatenate|     p_shl8_fu_359     |    0    |    0    |    0    |    0    |
|          |     tmp_81_fu_367     |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |    1    |  3.538  |   106   |   464   |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|acc_V|    0   |   28   |    2   |
+-----+--------+--------+--------+
|Total|    0   |   28   |    2   |
+-----+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| acc_V_addr_3_reg_675 |    3   |
| acc_V_addr_4_reg_611 |    3   |
|   brmerge7_reg_630   |    1   |
|  data_V_addr_reg_567 |    4   |
|  data_V_load_reg_577 |   14   |
|    iacc_2_reg_539    |    4   |
|     iacc_reg_185     |    4   |
|     im_2_reg_586     |    2   |
|      im_reg_219      |    2   |
|  in_index_2_reg_647  |   32   |
|   in_index_reg_207   |   32   |
|      ir_reg_552      |    7   |
|    ires_2_reg_665    |    4   |
|     ires_reg_250     |    4   |
|  out_index3_reg_230  |    4   |
|  out_index_2_reg_642 |    4   |
|out_index_cast_reg_572|    4   |
|   out_index_reg_562  |    2   |
| outidx7_addr_reg_557 |    6   |
|   overflow_reg_622   |    1   |
|   p_Val2_8_reg_616   |   14   |
|      p_s_reg_657     |   32   |
|        reg_267       |   14   |
|    tmp_74_reg_670    |   64   |
|    tmp_78_reg_582    |    1   |
|    tmp_83_reg_601    |    5   |
|    tmp_86_reg_606    |   14   |
|    tmp_90_reg_652    |   28   |
|   underflow_reg_626  |    1   |
|   w3_V_addr_reg_591  |    6   |
|   w3_V_load_reg_596  |   25   |
|   w_index3_reg_240   |    8   |
|   w_index_2_reg_634  |    8   |
| w_index_cast_reg_544 |    8   |
|    w_index_reg_196   |    7   |
+----------------------+--------+
|         Total        |   372  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   5  |   3  |   15   ||    27   |
| grp_access_fu_110 |  p1  |   4  |  14  |   56   ||    9    |
| grp_access_fu_124 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_150 |  p0  |   2  |   6  |   12   ||    9    |
|  in_index_reg_207 |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   167  || 10.8428 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    3   |   106  |   464  |
|   Memory  |    0   |    -   |    -   |   28   |    2   |
|Multiplexer|    -   |    -   |   10   |    -   |   72   |
|  Register |    -   |    -   |    -   |   372  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   14   |   506  |   538  |
+-----------+--------+--------+--------+--------+--------+
