FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 8515.0.0 7629e3a08c7b */
/* bench 8515.0.1 019b387447dd */
/* bench 8515.0.2 21f315695173 */
/* bench 8515.0.3 ccbf30838502 */
/* bench 8515.0.4 f2d2fc9d729e */
/* bench 8515.0.5 0c5c114cc568 */
/* bench 17400.0.0 2823903d135f */
/* bench 17400.0.1 c32daecf335d */
/* bench 17400.0.2 66ac8b33cbc6 */
/* bench 17400.0.3 3be22904cffc */
/* bench 17400.0.4 8483eae4fbcc */
/* bench 17400.0.5 ed07be2658fe */
 *
/* bench 22652.0.0 1edcd1af9b67 */
/* bench 22652.0.1 546161490d03 */
/* bench 22652.0.2 f3cee3eeead6 */
/* bench 22652.0.3 01b172afdc92 */
/* bench 22652.0.4 e10f5715acc5 */
/* bench 22652.0.5 83198d37ea8b */
/* bench 22652.0.6 6fad05d0df6d */
/* bench 22652.0.7 f5c64b4a7d6e */
/* bench 22652.0.8 867ccad8ab89 */
/* bench 22652.0.9 cb7b283a8c1e */
/* bench 22652.0.10 8a6e14989642 */
/* bench 22652.0.11 17486fd07f90 */
 *  Architecture DMA routines
 *
 *  Copyright (C) 1998,1999 Russell King
 *  Copyright (C) 1998,1999 Philip Blundell
 */
#ifndef __ASM_ARCH_DMA_H
#define __ASM_ARCH_DMA_H

/*
 * The 21285 has two internal DMA channels; we call these 8 and 9.
 * On CATS hardware we have an additional eight ISA dma channels
 * numbered 0..7.
 */
#define _ISA_DMA(x)		(0+(x))
#define _DC21285_DMA(x)		(8+(x))

#define MAX_DMA_CHANNELS	10

/* bench 11135.0.0 30e43bd764ba */
/* bench 11135.0.1 8d6443697a35 */
/* bench 11135.0.2 4633644e420c */
/* bench 11135.0.3 3cf17ae3810a */
/* bench 11135.0.4 e0493184eaca */
/* bench 11135.0.5 8f8f2ea12d96 */
/* bench 11135.0.6 3026eaa5cfd5 */
/* bench 11135.0.7 3c0551d151a0 */
/* bench 11135.0.8 302e06839693 */
/* bench 11135.0.9 187e5fce5ce7 */
#define DMA_ISA_CASCADE		_ISA_DMA(4)

#endif /* _ASM_ARCH_DMA_H */
