-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\ZynqBF_2tx_fpga\ZynqBF_2t_ip_src_correlator2.vhd
-- Created: 2019-02-08 23:33:52
-- 
-- Generated by MATLAB 9.5 and HDL Coder 3.13
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ZynqBF_2t_ip_src_correlator2
-- Source Path: ZynqBF_2tx_fpga/channel_estimator/peakdetect_ch2/correlator2
-- Hierarchy Level: 3
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.ALL;

ENTITY ZynqBF_2t_ip_src_correlator2 IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        rx                                :   IN    vector_of_std_logic_vector16(0 TO 1);  -- sfix16_En15 [2]
        valid                             :   IN    std_logic;
        en                                :   IN    std_logic;
        rst                               :   IN    std_logic;
        dout                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En16
        dval                              :   OUT   std_logic;
        step                              :   OUT   std_logic
        );
END ZynqBF_2t_ip_src_correlator2;


ARCHITECTURE rtl OF ZynqBF_2t_ip_src_correlator2 IS

  -- Component Declarations
  COMPONENT ZynqBF_2t_ip_src_data_in_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rst                             :   IN    std_logic;
          valid                           :   IN    std_logic;
          addr                            :   OUT   std_logic_vector(8 DOWNTO 0);  -- ufix9
          we                              :   OUT   std_logic_vector(63 DOWNTO 0)  -- ufix64
          );
  END COMPONENT;

  COMPONENT ZynqBF_2t_ip_src_correlation_config_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rst                             :   IN    std_logic;
          vin                             :   IN    std_logic;
          addr                            :   OUT   std_logic_vector(8 DOWNTO 0);  -- ufix9
          shift                           :   OUT   std_logic_vector(5 DOWNTO 0);  -- ufix6
          vout                            :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT ZynqBF_2t_ip_src_rx_ram_i
    PORT( clk                             :   IN    std_logic;
          enb                             :   IN    std_logic;
          i                               :   IN    std_logic_vector(5 DOWNTO 0);  -- ufix6
          wdata                           :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          waddr                           :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
          -- we                              :   IN    std_logic_vector(63 DOWNTO 0);  -- ufix64
          we                              :   IN    std_logic;  -- ufix64
          raddr                           :   IN    std_logic_vector(9 DOWNTO 0);  -- ufix10
          shift                           :   IN    std_logic_vector(5 DOWNTO 0);  -- ufix6
          dout                            :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          probe                           :   OUT   std_logic_vector(8 DOWNTO 0)  -- ufix9
          );
  END COMPONENT;

  COMPONENT ZynqBF_2t_ip_src_gold_sequences_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          addr                            :   IN    std_logic_vector(5 DOWNTO 0);  -- ufix6
          gs1_i                           :   OUT   vector_of_std_logic_vector16(0 TO 63);  -- sfix16_En15 [64]
          gs1_q                           :   OUT   vector_of_std_logic_vector16(0 TO 63)  -- sfix16_En15 [64]
          );
  END COMPONENT;

  COMPONENT ZynqBF_2t_ip_src_shift_rx
    PORT( 
          clk:                              in std_logic;
          reset:                            in std_logic;
          u                               :   IN    vector_of_std_logic_vector16(0 TO 63);  -- sfix16_En15 [64]
          shift                           :   IN    std_logic_vector(5 DOWNTO 0);  -- ufix6
          y                               :   OUT   vector_of_std_logic_vector16(0 TO 63)  -- sfix16_En15 [64]
          );
  END COMPONENT;

  COMPONENT ZynqBF_2t_ip_src_correlator_i
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          rx                              :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          gs                              :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          start                           :   IN    std_logic;
          vin                             :   IN    std_logic;
          dout                            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En16
          vout                            :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT ZynqBF_2t_ip_src_correlator_en_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          valid                           :   IN    std_logic;
          done                            :   IN    std_logic;
          addri                           :   IN    std_logic_vector(8 DOWNTO 0);  -- ufix9
          start                           :   OUT   std_logic;
          en                              :   OUT   std_logic;
          gs_addr                         :   OUT   std_logic_vector(5 DOWNTO 0);  -- ufix6
          rx_addr                         :   OUT   std_logic_vector(9 DOWNTO 0)  -- ufix10
          );
  END COMPONENT;

  COMPONENT ZynqBF_2t_ip_src_sum_elements_i
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          din                             :   IN    vector_of_std_logic_vector32(0 TO 7);  -- sfix32_En16 [8]
          start                           :   IN    std_logic;
          dout                            :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En16
          vout                            :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT ZynqBF_2t_ip_src_all_u
    PORT( u                               :   IN    std_logic_vector(0 TO 7);  -- boolean [8]
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ZynqBF_2t_ip_src_data_in_block
    USE ENTITY work.ZynqBF_2t_ip_src_data_in_block(rtl);

  FOR ALL : ZynqBF_2t_ip_src_correlation_config_block
    USE ENTITY work.ZynqBF_2t_ip_src_correlation_config_block(rtl);

  FOR ALL : ZynqBF_2t_ip_src_rx_ram_i
    USE ENTITY work.ZynqBF_2t_ip_src_rx_ram_i(rtl);

  FOR ALL : ZynqBF_2t_ip_src_gold_sequences_block
    USE ENTITY work.ZynqBF_2t_ip_src_gold_sequences_block(rtl);

  FOR ALL : ZynqBF_2t_ip_src_shift_rx
    USE ENTITY work.ZynqBF_2t_ip_src_shift_rx(rtl);

  FOR ALL : ZynqBF_2t_ip_src_correlator_i
    USE ENTITY work.ZynqBF_2t_ip_src_correlator_i(rtl);

  FOR ALL : ZynqBF_2t_ip_src_correlator_en_block
    USE ENTITY work.ZynqBF_2t_ip_src_correlator_en_block(rtl);

  FOR ALL : ZynqBF_2t_ip_src_sum_elements_i
    USE ENTITY work.ZynqBF_2t_ip_src_sum_elements_i(rtl);

  FOR ALL : ZynqBF_2t_ip_src_all_u
    USE ENTITY work.ZynqBF_2t_ip_src_all_u(rtl);

  -- Signals
  SIGNAL Constant_out1                    : vector_of_unsigned6(0 TO 63);  -- ufix6 [64]
  SIGNAL rx_i                             : signed(15 DOWNTO 0);  -- sfix16_En15
  SIGNAL waddr                            : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL we                               : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL we_unsigned                      : unsigned(63 DOWNTO 0);  -- ufix64
  SIGNAL we_is_not0                       : std_logic;
  SIGNAL addr                             : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL shift                            : std_logic_vector(5 DOWNTO 0);  -- ufix6
  SIGNAL correlation_config_out3          : std_logic;
  SIGNAL shift_unsigned                   : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL Delay4_out1                      : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL Delay4_out1_1                    : unsigned(5 DOWNTO 0);  -- ufix6
  SIGNAL rx_addr                          : std_logic_vector(9 DOWNTO 0);  -- ufix10
  SIGNAL Switch_out1_63                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_62                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_61                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_60                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_59                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_58                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_57                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_56                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_55                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_54                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_53                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_52                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_51                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_50                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_49                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_48                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_47                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_46                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_45                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_44                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_43                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_42                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_41                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_40                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_39                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_38                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_37                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_36                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_35                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_34                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_33                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_32                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_31                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_30                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_29                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_28                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_27                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_26                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_25                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_24                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_23                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_22                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_21                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_20                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_19                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_18                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_17                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_16                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_15                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_14                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_13                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_12                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_11                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_10                   : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_9                    : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_8                    : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_7                    : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_6                    : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_5                    : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_4                    : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_3                    : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_2                    : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_1                    : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL correlator_q_out2                : std_logic_vector(0 TO 63);  -- boolean [64]
  SIGNAL correlator_q_out2_63             : std_logic;
  SIGNAL correlator_q_out2_62             : std_logic;
  SIGNAL correlator_q_out2_61             : std_logic;
  SIGNAL correlator_q_out2_60             : std_logic;
  SIGNAL correlator_q_out2_59             : std_logic;
  SIGNAL correlator_q_out2_58             : std_logic;
  SIGNAL correlator_q_out2_57             : std_logic;
  SIGNAL correlator_q_out2_56             : std_logic;
  SIGNAL correlator_q_out2_55             : std_logic;
  SIGNAL correlator_q_out2_54             : std_logic;
  SIGNAL correlator_q_out2_53             : std_logic;
  SIGNAL correlator_q_out2_52             : std_logic;
  SIGNAL correlator_q_out2_51             : std_logic;
  SIGNAL correlator_q_out2_50             : std_logic;
  SIGNAL correlator_q_out2_49             : std_logic;
  SIGNAL correlator_q_out2_48             : std_logic;
  SIGNAL correlator_q_out2_47             : std_logic;
  SIGNAL correlator_q_out2_46             : std_logic;
  SIGNAL correlator_q_out2_45             : std_logic;
  SIGNAL correlator_q_out2_44             : std_logic;
  SIGNAL correlator_q_out2_43             : std_logic;
  SIGNAL correlator_q_out2_42             : std_logic;
  SIGNAL correlator_q_out2_41             : std_logic;
  SIGNAL correlator_q_out2_40             : std_logic;
  SIGNAL correlator_q_out2_39             : std_logic;
  SIGNAL correlator_q_out2_38             : std_logic;
  SIGNAL correlator_q_out2_37             : std_logic;
  SIGNAL correlator_q_out2_36             : std_logic;
  SIGNAL correlator_q_out2_35             : std_logic;
  SIGNAL correlator_q_out2_34             : std_logic;
  SIGNAL correlator_q_out2_33             : std_logic;
  SIGNAL correlator_q_out2_32             : std_logic;
  SIGNAL correlator_q_out2_31             : std_logic;
  SIGNAL correlator_q_out2_30             : std_logic;
  SIGNAL correlator_q_out2_29             : std_logic;
  SIGNAL correlator_q_out2_28             : std_logic;
  SIGNAL correlator_q_out2_27             : std_logic;
  SIGNAL correlator_q_out2_26             : std_logic;
  SIGNAL correlator_q_out2_25             : std_logic;
  SIGNAL correlator_q_out2_24             : std_logic;
  SIGNAL correlator_q_out2_23             : std_logic;
  SIGNAL correlator_q_out2_22             : std_logic;
  SIGNAL correlator_q_out2_21             : std_logic;
  SIGNAL correlator_q_out2_20             : std_logic;
  SIGNAL correlator_q_out2_19             : std_logic;
  SIGNAL correlator_q_out2_18             : std_logic;
  SIGNAL correlator_q_out2_17             : std_logic;
  SIGNAL correlator_q_out2_16             : std_logic;
  SIGNAL correlator_q_out2_15             : std_logic;
  SIGNAL correlator_q_out2_14             : std_logic;
  SIGNAL correlator_q_out2_13             : std_logic;
  SIGNAL correlator_q_out2_12             : std_logic;
  SIGNAL correlator_q_out2_11             : std_logic;
  SIGNAL correlator_q_out2_10             : std_logic;
  SIGNAL correlator_q_out2_9              : std_logic;
  SIGNAL correlator_q_out2_8              : std_logic;
  SIGNAL correlator_q_out2_7              : std_logic;
  SIGNAL correlator_q_out2_6              : std_logic;
  SIGNAL correlator_q_out2_5              : std_logic;
  SIGNAL correlator_q_out2_4              : std_logic;
  SIGNAL correlator_q_out2_3              : std_logic;
  SIGNAL correlator_q_out2_2              : std_logic;
  SIGNAL correlator_q_out2_1              : std_logic;
  SIGNAL gs_addr                          : std_logic_vector(5 DOWNTO 0);  -- ufix6
  SIGNAL gs_data                          : vector_of_std_logic_vector16(0 TO 63);  -- ufix16 [64]
  SIGNAL gold_sequences_out2              : vector_of_std_logic_vector16(0 TO 63);  -- ufix16 [64]
  SIGNAL Switch_out1_63_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_62_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_61_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_60_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_59_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_58_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_57_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_56_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_55_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_54_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_53_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_52_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_51_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_50_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_49_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_48_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_47_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_46_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_45_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_44_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_43_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_42_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_41_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_40_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_39_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_38_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_37_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_36_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_35_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_34_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_33_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_32_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_31_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_30_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_29_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_28_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_27_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_26_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_25_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_24_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_23_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_22_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_21_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_20_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_19_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_18_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_17_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_16_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_15_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_14_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_13_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_12_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_11_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_10_1                 : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_9_1                  : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_8_1                  : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_7_1                  : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_6_1                  : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_5_1                  : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_4_1                  : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_3_1                  : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_2_1                  : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_1_1                  : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL Switch_out1_0                    : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL corr_ram_dout                    : vector_of_std_logic_vector16(0 TO 63);  -- ufix16 [64]
  SIGNAL shift_rx1_out1                   : vector_of_std_logic_vector16(0 TO 63);  -- ufix16 [64]
  SIGNAL corr_start                       : std_logic;
  SIGNAL corr_en                          : std_logic;
  SIGNAL correlator_q_out1                : vector_of_std_logic_vector32(0 TO 63);  -- ufix32 [64]
  SIGNAL correlator_q_out2_0              : std_logic;
  SIGNAL Logical_Operator5_out1           : std_logic;
  SIGNAL correlator_i_out2                : std_logic_vector(0 TO 63);  -- boolean [64]
  SIGNAL correlator_i_out2_63             : std_logic;
  SIGNAL correlator_i_out2_62             : std_logic;
  SIGNAL correlator_i_out2_61             : std_logic;
  SIGNAL correlator_i_out2_60             : std_logic;
  SIGNAL correlator_i_out2_59             : std_logic;
  SIGNAL correlator_i_out2_58             : std_logic;
  SIGNAL correlator_i_out2_57             : std_logic;
  SIGNAL correlator_i_out2_56             : std_logic;
  SIGNAL correlator_i_out2_55             : std_logic;
  SIGNAL correlator_i_out2_54             : std_logic;
  SIGNAL correlator_i_out2_53             : std_logic;
  SIGNAL correlator_i_out2_52             : std_logic;
  SIGNAL correlator_i_out2_51             : std_logic;
  SIGNAL correlator_i_out2_50             : std_logic;
  SIGNAL correlator_i_out2_49             : std_logic;
  SIGNAL correlator_i_out2_48             : std_logic;
  SIGNAL correlator_i_out2_47             : std_logic;
  SIGNAL correlator_i_out2_46             : std_logic;
  SIGNAL correlator_i_out2_45             : std_logic;
  SIGNAL correlator_i_out2_44             : std_logic;
  SIGNAL correlator_i_out2_43             : std_logic;
  SIGNAL correlator_i_out2_42             : std_logic;
  SIGNAL correlator_i_out2_41             : std_logic;
  SIGNAL correlator_i_out2_40             : std_logic;
  SIGNAL correlator_i_out2_39             : std_logic;
  SIGNAL correlator_i_out2_38             : std_logic;
  SIGNAL correlator_i_out2_37             : std_logic;
  SIGNAL correlator_i_out2_36             : std_logic;
  SIGNAL correlator_i_out2_35             : std_logic;
  SIGNAL correlator_i_out2_34             : std_logic;
  SIGNAL correlator_i_out2_33             : std_logic;
  SIGNAL correlator_i_out2_32             : std_logic;
  SIGNAL correlator_i_out2_31             : std_logic;
  SIGNAL correlator_i_out2_30             : std_logic;
  SIGNAL correlator_i_out2_29             : std_logic;
  SIGNAL correlator_i_out2_28             : std_logic;
  SIGNAL correlator_i_out2_27             : std_logic;
  SIGNAL correlator_i_out2_26             : std_logic;
  SIGNAL correlator_i_out2_25             : std_logic;
  SIGNAL correlator_i_out2_24             : std_logic;
  SIGNAL correlator_i_out2_23             : std_logic;
  SIGNAL correlator_i_out2_22             : std_logic;
  SIGNAL correlator_i_out2_21             : std_logic;
  SIGNAL correlator_i_out2_20             : std_logic;
  SIGNAL correlator_i_out2_19             : std_logic;
  SIGNAL correlator_i_out2_18             : std_logic;
  SIGNAL correlator_i_out2_17             : std_logic;
  SIGNAL correlator_i_out2_16             : std_logic;
  SIGNAL correlator_i_out2_15             : std_logic;
  SIGNAL correlator_i_out2_14             : std_logic;
  SIGNAL correlator_i_out2_13             : std_logic;
  SIGNAL correlator_i_out2_12             : std_logic;
  SIGNAL correlator_i_out2_11             : std_logic;
  SIGNAL correlator_i_out2_10             : std_logic;
  SIGNAL correlator_i_out2_9              : std_logic;
  SIGNAL correlator_i_out2_8              : std_logic;
  SIGNAL correlator_i_out2_7              : std_logic;
  SIGNAL correlator_i_out2_6              : std_logic;
  SIGNAL correlator_i_out2_5              : std_logic;
  SIGNAL correlator_i_out2_4              : std_logic;
  SIGNAL correlator_i_out2_3              : std_logic;
  SIGNAL correlator_i_out2_2              : std_logic;
  SIGNAL correlator_i_out2_1              : std_logic;
  SIGNAL correlator_i_out2_0              : std_logic;
  SIGNAL mult_done                        : std_logic;
  SIGNAL Logical_Operator6_out1           : std_logic;
  SIGNAL Switch_out1_0_1                  : std_logic_vector(8 DOWNTO 0);  -- ufix9
  SIGNAL corr_ram_dout_1                  : vector_of_std_logic_vector16(0 TO 63);  -- ufix16 [64]
  SIGNAL shift_rx_out1                    : vector_of_std_logic_vector16(0 TO 63);  -- ufix16 [64]
  SIGNAL correlator_i_out1                : vector_of_std_logic_vector32(0 TO 63);  -- ufix32 [64]
  SIGNAL Delay2_reg                       : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL corr_vout                        : std_logic;
  SIGNAL sum_elements_i_out1              : vector_of_std_logic_vector32(0 TO 7);  -- ufix32 [8]
  SIGNAL sum_elements_i_out2              : std_logic_vector(0 TO 7);  -- boolean [8]
  SIGNAL sum_elements_i_out1_signed       : vector_of_signed32(0 TO 7);  -- sfix32_En16 [8]
  SIGNAL Sum_of_Elements1_out1            : signed(34 DOWNTO 0);  -- sfix35_En16
  SIGNAL Delay1_out1                      : signed(34 DOWNTO 0);  -- sfix35_En16
  SIGNAL sum_elements_q_out1              : vector_of_std_logic_vector32(0 TO 7);  -- ufix32 [8]
  SIGNAL sum_elements_q_out2              : std_logic_vector(0 TO 7);  -- boolean [8]
  SIGNAL sum_elements_q_out1_signed       : vector_of_signed32(0 TO 7);  -- sfix32_En16 [8]
  SIGNAL Sum_of_Elements2_out1            : signed(34 DOWNTO 0);  -- sfix35_En16
  SIGNAL Delay5_out1                      : signed(34 DOWNTO 0);  -- sfix35_En16
  SIGNAL Add_add_temp                     : signed(35 DOWNTO 0);  -- sfix36_En16
  SIGNAL Add_out1                         : signed(31 DOWNTO 0);  -- sfix32_En16
  SIGNAL corr_vout_1                      : signed(31 DOWNTO 0);  -- sfix32_En16
  SIGNAL all_u_out1                       : std_logic;
  SIGNAL test                             : std_logic;
  SIGNAL Logical_Operator8_out1           : std_logic;
  SIGNAL Delay3_reg                       : std_logic_vector(0 TO 3);  -- ufix1 [4]
  SIGNAL Delay3_out1                      : std_logic;
  SIGNAL HDL_Counter1_out1                : unsigned(7 DOWNTO 0);  -- uint8
  SIGNAL Compare_To_Constant3_out1        : std_logic;
  SIGNAL Logical_Operator10_out1          : std_logic;
  SIGNAL Compare_To_Constant2_out1        : std_logic;
  SIGNAL Logical_Operator9_out1           : std_logic;
  SIGNAL corr_ram_dout_2                  : vector_of_signed16(0 TO 63);  -- sfix16_En15 [64]
  SIGNAL corr_ram_dout_3                  : vector_of_signed16(0 TO 63);  -- sfix16_En15 [64]

BEGIN
  u_data_in : ZynqBF_2t_ip_src_data_in_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rst => rst,
              valid => valid,
              addr => waddr,  -- ufix9
              we => we  -- ufix64
              );

  u_correlation_config : ZynqBF_2t_ip_src_correlation_config_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              rst => rst,
              vin => we_is_not0,
              addr => addr,  -- ufix9
              shift => shift,  -- ufix6
              vout => correlation_config_out3
              );
              
  u_rx_ram_gen: for k4 in 0 to 63 generate
    u_rx_ram_i: ZynqBF_2t_ip_src_rx_ram_i
    PORT MAP(
      clk => clk,
      enb => enb,
      i => std_logic_vector(Constant_out1(k4)),
      wdata => rx(0),
      waddr => waddr,
      we => we(k4),
      raddr => rx_addr,
      shift => std_logic_vector(Delay4_out1),
      dout => corr_ram_dout_1(k4),
      probe => open
    );
    
    u_rx_ram_q: ZynqBF_2t_ip_src_rx_ram_i
    PORT MAP(
      clk => clk,
      enb => enb,
      i => std_logic_vector(Constant_out1(k4)),
      wdata => rx(1),
      waddr => waddr,
      we => we(k4),
      raddr => rx_addr,
      shift => std_logic_vector(Delay4_out1),
      dout => corr_ram_dout(k4),
      probe => open
    );
  end generate;
  

  -- u_rx_ram_i_instance64 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(63)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(63),  -- sfix16_En15
              -- probe => Switch_out1_63  -- ufix9
              -- );

  -- u_rx_ram_i_instance63 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(62)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(62),  -- sfix16_En15
              -- probe => Switch_out1_62  -- ufix9
              -- );

  -- u_rx_ram_i_instance62 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(61)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(61),  -- sfix16_En15
              -- probe => Switch_out1_61  -- ufix9
              -- );

  -- u_rx_ram_i_instance61 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(60)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(60),  -- sfix16_En15
              -- probe => Switch_out1_60  -- ufix9
              -- );

  -- u_rx_ram_i_instance60 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(59)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(59),  -- sfix16_En15
              -- probe => Switch_out1_59  -- ufix9
              -- );

  -- u_rx_ram_i_instance59 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(58)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(58),  -- sfix16_En15
              -- probe => Switch_out1_58  -- ufix9
              -- );

  -- u_rx_ram_i_instance58 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(57)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(57),  -- sfix16_En15
              -- probe => Switch_out1_57  -- ufix9
              -- );

  -- u_rx_ram_i_instance57 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(56)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(56),  -- sfix16_En15
              -- probe => Switch_out1_56  -- ufix9
              -- );

  -- u_rx_ram_i_instance56 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(55)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(55),  -- sfix16_En15
              -- probe => Switch_out1_55  -- ufix9
              -- );

  -- u_rx_ram_i_instance55 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(54)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(54),  -- sfix16_En15
              -- probe => Switch_out1_54  -- ufix9
              -- );

  -- u_rx_ram_i_instance54 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(53)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(53),  -- sfix16_En15
              -- probe => Switch_out1_53  -- ufix9
              -- );

  -- u_rx_ram_i_instance53 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(52)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(52),  -- sfix16_En15
              -- probe => Switch_out1_52  -- ufix9
              -- );

  -- u_rx_ram_i_instance52 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(51)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(51),  -- sfix16_En15
              -- probe => Switch_out1_51  -- ufix9
              -- );

  -- u_rx_ram_i_instance51 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(50)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(50),  -- sfix16_En15
              -- probe => Switch_out1_50  -- ufix9
              -- );

  -- u_rx_ram_i_instance50 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(49)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(49),  -- sfix16_En15
              -- probe => Switch_out1_49  -- ufix9
              -- );

  -- u_rx_ram_i_instance49 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(48)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(48),  -- sfix16_En15
              -- probe => Switch_out1_48  -- ufix9
              -- );

  -- u_rx_ram_i_instance48 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(47)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(47),  -- sfix16_En15
              -- probe => Switch_out1_47  -- ufix9
              -- );

  -- u_rx_ram_i_instance47 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(46)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(46),  -- sfix16_En15
              -- probe => Switch_out1_46  -- ufix9
              -- );

  -- u_rx_ram_i_instance46 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(45)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(45),  -- sfix16_En15
              -- probe => Switch_out1_45  -- ufix9
              -- );

  -- u_rx_ram_i_instance45 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(44)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(44),  -- sfix16_En15
              -- probe => Switch_out1_44  -- ufix9
              -- );

  -- u_rx_ram_i_instance44 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(43)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(43),  -- sfix16_En15
              -- probe => Switch_out1_43  -- ufix9
              -- );

  -- u_rx_ram_i_instance43 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(42)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(42),  -- sfix16_En15
              -- probe => Switch_out1_42  -- ufix9
              -- );

  -- u_rx_ram_i_instance42 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(41)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(41),  -- sfix16_En15
              -- probe => Switch_out1_41  -- ufix9
              -- );

  -- u_rx_ram_i_instance41 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(40)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(40),  -- sfix16_En15
              -- probe => Switch_out1_40  -- ufix9
              -- );

  -- u_rx_ram_i_instance40 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(39)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(39),  -- sfix16_En15
              -- probe => Switch_out1_39  -- ufix9
              -- );

  -- u_rx_ram_i_instance39 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(38)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(38),  -- sfix16_En15
              -- probe => Switch_out1_38  -- ufix9
              -- );

  -- u_rx_ram_i_instance38 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(37)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(37),  -- sfix16_En15
              -- probe => Switch_out1_37  -- ufix9
              -- );

  -- u_rx_ram_i_instance37 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(36)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(36),  -- sfix16_En15
              -- probe => Switch_out1_36  -- ufix9
              -- );

  -- u_rx_ram_i_instance36 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(35)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(35),  -- sfix16_En15
              -- probe => Switch_out1_35  -- ufix9
              -- );

  -- u_rx_ram_i_instance35 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(34)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(34),  -- sfix16_En15
              -- probe => Switch_out1_34  -- ufix9
              -- );

  -- u_rx_ram_i_instance34 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(33)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(33),  -- sfix16_En15
              -- probe => Switch_out1_33  -- ufix9
              -- );

  -- u_rx_ram_i_instance33 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(32)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(32),  -- sfix16_En15
              -- probe => Switch_out1_32  -- ufix9
              -- );

  -- u_rx_ram_i_instance32 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(31)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(31),  -- sfix16_En15
              -- probe => Switch_out1_31  -- ufix9
              -- );

  -- u_rx_ram_i_instance31 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(30)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(30),  -- sfix16_En15
              -- probe => Switch_out1_30  -- ufix9
              -- );

  -- u_rx_ram_i_instance30 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(29)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(29),  -- sfix16_En15
              -- probe => Switch_out1_29  -- ufix9
              -- );

  -- u_rx_ram_i_instance29 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(28)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(28),  -- sfix16_En15
              -- probe => Switch_out1_28  -- ufix9
              -- );

  -- u_rx_ram_i_instance28 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(27)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(27),  -- sfix16_En15
              -- probe => Switch_out1_27  -- ufix9
              -- );

  -- u_rx_ram_i_instance27 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(26)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(26),  -- sfix16_En15
              -- probe => Switch_out1_26  -- ufix9
              -- );

  -- u_rx_ram_i_instance26 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(25)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(25),  -- sfix16_En15
              -- probe => Switch_out1_25  -- ufix9
              -- );

  -- u_rx_ram_i_instance25 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(24)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(24),  -- sfix16_En15
              -- probe => Switch_out1_24  -- ufix9
              -- );

  -- u_rx_ram_i_instance24 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(23)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(23),  -- sfix16_En15
              -- probe => Switch_out1_23  -- ufix9
              -- );

  -- u_rx_ram_i_instance23 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(22)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(22),  -- sfix16_En15
              -- probe => Switch_out1_22  -- ufix9
              -- );

  -- u_rx_ram_i_instance22 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(21)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(21),  -- sfix16_En15
              -- probe => Switch_out1_21  -- ufix9
              -- );

  -- u_rx_ram_i_instance21 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(20)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(20),  -- sfix16_En15
              -- probe => Switch_out1_20  -- ufix9
              -- );

  -- u_rx_ram_i_instance20 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(19)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(19),  -- sfix16_En15
              -- probe => Switch_out1_19  -- ufix9
              -- );

  -- u_rx_ram_i_instance19 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(18)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(18),  -- sfix16_En15
              -- probe => Switch_out1_18  -- ufix9
              -- );

  -- u_rx_ram_i_instance18 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(17)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(17),  -- sfix16_En15
              -- probe => Switch_out1_17  -- ufix9
              -- );

  -- u_rx_ram_i_instance17 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(16)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(16),  -- sfix16_En15
              -- probe => Switch_out1_16  -- ufix9
              -- );

  -- u_rx_ram_i_instance16 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(15)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(15),  -- sfix16_En15
              -- probe => Switch_out1_15  -- ufix9
              -- );

  -- u_rx_ram_i_instance15 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(14)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(14),  -- sfix16_En15
              -- probe => Switch_out1_14  -- ufix9
              -- );

  -- u_rx_ram_i_instance14 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(13)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(13),  -- sfix16_En15
              -- probe => Switch_out1_13  -- ufix9
              -- );

  -- u_rx_ram_i_instance13 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(12)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(12),  -- sfix16_En15
              -- probe => Switch_out1_12  -- ufix9
              -- );

  -- u_rx_ram_i_instance12 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(11)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(11),  -- sfix16_En15
              -- probe => Switch_out1_11  -- ufix9
              -- );

  -- u_rx_ram_i_instance11 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(10)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(10),  -- sfix16_En15
              -- probe => Switch_out1_10  -- ufix9
              -- );

  -- u_rx_ram_i_instance10 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(9)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(9),  -- sfix16_En15
              -- probe => Switch_out1_9  -- ufix9
              -- );

  -- u_rx_ram_i_instance9 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(8)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(8),  -- sfix16_En15
              -- probe => Switch_out1_8  -- ufix9
              -- );

  -- u_rx_ram_i_instance8 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(7)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(7),  -- sfix16_En15
              -- probe => Switch_out1_7  -- ufix9
              -- );

  -- u_rx_ram_i_instance7 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(6)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(6),  -- sfix16_En15
              -- probe => Switch_out1_6  -- ufix9
              -- );

  -- u_rx_ram_i_instance6 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(5)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(5),  -- sfix16_En15
              -- probe => Switch_out1_5  -- ufix9
              -- );

  -- u_rx_ram_i_instance5 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(4)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(4),  -- sfix16_En15
              -- probe => Switch_out1_4  -- ufix9
              -- );

  -- u_rx_ram_i_instance4 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(3)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(3),  -- sfix16_En15
              -- probe => Switch_out1_3  -- ufix9
              -- );

  -- u_rx_ram_i_instance3 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(2)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(2),  -- sfix16_En15
              -- probe => Switch_out1_2  -- ufix9
              -- );

  -- u_rx_ram_i_instance2 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(1)),  -- ufix6
              -- wdata => rx(0),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(1),  -- sfix16_En15
              -- probe => Switch_out1_1  -- ufix9
              -- );

  u_gold_sequences : ZynqBF_2t_ip_src_gold_sequences_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              addr => gs_addr,  -- ufix6
              gs1_i => gs_data,  -- sfix16_En15 [64]
              gs1_q => gold_sequences_out2  -- sfix16_En15 [64]
              );

  -- u_rx_ram_q_instance64 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(63)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(63),  -- sfix16_En15
              -- probe => Switch_out1_63_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance63 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(62)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(62),  -- sfix16_En15
              -- probe => Switch_out1_62_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance62 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(61)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(61),  -- sfix16_En15
              -- probe => Switch_out1_61_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance61 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(60)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(60),  -- sfix16_En15
              -- probe => Switch_out1_60_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance60 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(59)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(59),  -- sfix16_En15
              -- probe => Switch_out1_59_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance59 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(58)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(58),  -- sfix16_En15
              -- probe => Switch_out1_58_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance58 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(57)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(57),  -- sfix16_En15
              -- probe => Switch_out1_57_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance57 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(56)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(56),  -- sfix16_En15
              -- probe => Switch_out1_56_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance56 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(55)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(55),  -- sfix16_En15
              -- probe => Switch_out1_55_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance55 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(54)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(54),  -- sfix16_En15
              -- probe => Switch_out1_54_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance54 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(53)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(53),  -- sfix16_En15
              -- probe => Switch_out1_53_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance53 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(52)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(52),  -- sfix16_En15
              -- probe => Switch_out1_52_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance52 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(51)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(51),  -- sfix16_En15
              -- probe => Switch_out1_51_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance51 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(50)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(50),  -- sfix16_En15
              -- probe => Switch_out1_50_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance50 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(49)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(49),  -- sfix16_En15
              -- probe => Switch_out1_49_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance49 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(48)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(48),  -- sfix16_En15
              -- probe => Switch_out1_48_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance48 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(47)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(47),  -- sfix16_En15
              -- probe => Switch_out1_47_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance47 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(46)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(46),  -- sfix16_En15
              -- probe => Switch_out1_46_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance46 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(45)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(45),  -- sfix16_En15
              -- probe => Switch_out1_45_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance45 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(44)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(44),  -- sfix16_En15
              -- probe => Switch_out1_44_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance44 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(43)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(43),  -- sfix16_En15
              -- probe => Switch_out1_43_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance43 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(42)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(42),  -- sfix16_En15
              -- probe => Switch_out1_42_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance42 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(41)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(41),  -- sfix16_En15
              -- probe => Switch_out1_41_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance41 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(40)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(40),  -- sfix16_En15
              -- probe => Switch_out1_40_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance40 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(39)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(39),  -- sfix16_En15
              -- probe => Switch_out1_39_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance39 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(38)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(38),  -- sfix16_En15
              -- probe => Switch_out1_38_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance38 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(37)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(37),  -- sfix16_En15
              -- probe => Switch_out1_37_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance37 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(36)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(36),  -- sfix16_En15
              -- probe => Switch_out1_36_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance36 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(35)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(35),  -- sfix16_En15
              -- probe => Switch_out1_35_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance35 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(34)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(34),  -- sfix16_En15
              -- probe => Switch_out1_34_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance34 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(33)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(33),  -- sfix16_En15
              -- probe => Switch_out1_33_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance33 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(32)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(32),  -- sfix16_En15
              -- probe => Switch_out1_32_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance32 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(31)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(31),  -- sfix16_En15
              -- probe => Switch_out1_31_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance31 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(30)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(30),  -- sfix16_En15
              -- probe => Switch_out1_30_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance30 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(29)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(29),  -- sfix16_En15
              -- probe => Switch_out1_29_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance29 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(28)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(28),  -- sfix16_En15
              -- probe => Switch_out1_28_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance28 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(27)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(27),  -- sfix16_En15
              -- probe => Switch_out1_27_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance27 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(26)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(26),  -- sfix16_En15
              -- probe => Switch_out1_26_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance26 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(25)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(25),  -- sfix16_En15
              -- probe => Switch_out1_25_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance25 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(24)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(24),  -- sfix16_En15
              -- probe => Switch_out1_24_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance24 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(23)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(23),  -- sfix16_En15
              -- probe => Switch_out1_23_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance23 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(22)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(22),  -- sfix16_En15
              -- probe => Switch_out1_22_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance22 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(21)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(21),  -- sfix16_En15
              -- probe => Switch_out1_21_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance21 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(20)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(20),  -- sfix16_En15
              -- probe => Switch_out1_20_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance20 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(19)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(19),  -- sfix16_En15
              -- probe => Switch_out1_19_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance19 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(18)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(18),  -- sfix16_En15
              -- probe => Switch_out1_18_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance18 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(17)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(17),  -- sfix16_En15
              -- probe => Switch_out1_17_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance17 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(16)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(16),  -- sfix16_En15
              -- probe => Switch_out1_16_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance16 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(15)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(15),  -- sfix16_En15
              -- probe => Switch_out1_15_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance15 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(14)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(14),  -- sfix16_En15
              -- probe => Switch_out1_14_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance14 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(13)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(13),  -- sfix16_En15
              -- probe => Switch_out1_13_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance13 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(12)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(12),  -- sfix16_En15
              -- probe => Switch_out1_12_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance12 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(11)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(11),  -- sfix16_En15
              -- probe => Switch_out1_11_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance11 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(10)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(10),  -- sfix16_En15
              -- probe => Switch_out1_10_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance10 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(9)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(9),  -- sfix16_En15
              -- probe => Switch_out1_9_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance9 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(8)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(8),  -- sfix16_En15
              -- probe => Switch_out1_8_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance8 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(7)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(7),  -- sfix16_En15
              -- probe => Switch_out1_7_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance7 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(6)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(6),  -- sfix16_En15
              -- probe => Switch_out1_6_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance6 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(5)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(5),  -- sfix16_En15
              -- probe => Switch_out1_5_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance5 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(4)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(4),  -- sfix16_En15
              -- probe => Switch_out1_4_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance4 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(3)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(3),  -- sfix16_En15
              -- probe => Switch_out1_3_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance3 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(2)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(2),  -- sfix16_En15
              -- probe => Switch_out1_2_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance2 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(1)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(1),  -- sfix16_En15
              -- probe => Switch_out1_1_1  -- ufix9
              -- );

  -- u_rx_ram_q_instance1 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(0)),  -- ufix6
              -- wdata => rx(1),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout(0),  -- sfix16_En15
              -- probe => Switch_out1_0  -- ufix9
              -- );

  u_shift_rx1 : ZynqBF_2t_ip_src_shift_rx
    PORT MAP( 
              clk => clk,
              reset => reset,
              u => corr_ram_dout,  -- sfix16_En15 [64]
              shift => std_logic_vector(Delay4_out1_1),  -- ufix6
              y => shift_rx1_out1  -- sfix16_En15 [64]
              );

  u_correlator_en : ZynqBF_2t_ip_src_correlator_en_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              valid => correlation_config_out3,
              done => Logical_Operator6_out1,
              addri => addr,  -- ufix9
              start => corr_start,
              en => corr_en,
              gs_addr => gs_addr,  -- ufix6
              rx_addr => rx_addr  -- ufix10
              );

  -- u_rx_ram_i_instance1 : ZynqBF_2t_ip_src_rx_ram_i
    -- PORT MAP( clk => clk,
              -- enb => enb,
              -- i => std_logic_vector(Constant_out1(0)),  -- ufix6
              -- wdata => std_logic_vector(rx_i),  -- sfix16_En15
              -- waddr => waddr,  -- ufix9
              -- we => we,  -- ufix64
              -- raddr => rx_addr,  -- ufix10
              -- shift => std_logic_vector(Delay4_out1),  -- ufix6
              -- dout => corr_ram_dout_1(0),  -- sfix16_En15
              -- probe => Switch_out1_0_1  -- ufix9
              -- );

  u_shift_rx : ZynqBF_2t_ip_src_shift_rx
    PORT MAP( clk => clk,
              reset => reset,
              u => corr_ram_dout_1,  -- sfix16_En15 [64]
              shift => std_logic_vector(Delay4_out1_1),  -- ufix6
              y => shift_rx_out1  -- sfix16_En15 [64]
              );

  u_all_u : ZynqBF_2t_ip_src_all_u
    PORT MAP( u => sum_elements_i_out2,  -- boolean [8]
              y => all_u_out1
              );

  u_all_u1 : ZynqBF_2t_ip_src_all_u
    PORT MAP( u => sum_elements_q_out2,  -- boolean [8]
              y => test
              );

  Constant_out1(0) <= to_unsigned(16#00#, 6);
  Constant_out1(1) <= to_unsigned(16#01#, 6);
  Constant_out1(2) <= to_unsigned(16#02#, 6);
  Constant_out1(3) <= to_unsigned(16#03#, 6);
  Constant_out1(4) <= to_unsigned(16#04#, 6);
  Constant_out1(5) <= to_unsigned(16#05#, 6);
  Constant_out1(6) <= to_unsigned(16#06#, 6);
  Constant_out1(7) <= to_unsigned(16#07#, 6);
  Constant_out1(8) <= to_unsigned(16#08#, 6);
  Constant_out1(9) <= to_unsigned(16#09#, 6);
  Constant_out1(10) <= to_unsigned(16#0A#, 6);
  Constant_out1(11) <= to_unsigned(16#0B#, 6);
  Constant_out1(12) <= to_unsigned(16#0C#, 6);
  Constant_out1(13) <= to_unsigned(16#0D#, 6);
  Constant_out1(14) <= to_unsigned(16#0E#, 6);
  Constant_out1(15) <= to_unsigned(16#0F#, 6);
  Constant_out1(16) <= to_unsigned(16#10#, 6);
  Constant_out1(17) <= to_unsigned(16#11#, 6);
  Constant_out1(18) <= to_unsigned(16#12#, 6);
  Constant_out1(19) <= to_unsigned(16#13#, 6);
  Constant_out1(20) <= to_unsigned(16#14#, 6);
  Constant_out1(21) <= to_unsigned(16#15#, 6);
  Constant_out1(22) <= to_unsigned(16#16#, 6);
  Constant_out1(23) <= to_unsigned(16#17#, 6);
  Constant_out1(24) <= to_unsigned(16#18#, 6);
  Constant_out1(25) <= to_unsigned(16#19#, 6);
  Constant_out1(26) <= to_unsigned(16#1A#, 6);
  Constant_out1(27) <= to_unsigned(16#1B#, 6);
  Constant_out1(28) <= to_unsigned(16#1C#, 6);
  Constant_out1(29) <= to_unsigned(16#1D#, 6);
  Constant_out1(30) <= to_unsigned(16#1E#, 6);
  Constant_out1(31) <= to_unsigned(16#1F#, 6);
  Constant_out1(32) <= to_unsigned(16#20#, 6);
  Constant_out1(33) <= to_unsigned(16#21#, 6);
  Constant_out1(34) <= to_unsigned(16#22#, 6);
  Constant_out1(35) <= to_unsigned(16#23#, 6);
  Constant_out1(36) <= to_unsigned(16#24#, 6);
  Constant_out1(37) <= to_unsigned(16#25#, 6);
  Constant_out1(38) <= to_unsigned(16#26#, 6);
  Constant_out1(39) <= to_unsigned(16#27#, 6);
  Constant_out1(40) <= to_unsigned(16#28#, 6);
  Constant_out1(41) <= to_unsigned(16#29#, 6);
  Constant_out1(42) <= to_unsigned(16#2A#, 6);
  Constant_out1(43) <= to_unsigned(16#2B#, 6);
  Constant_out1(44) <= to_unsigned(16#2C#, 6);
  Constant_out1(45) <= to_unsigned(16#2D#, 6);
  Constant_out1(46) <= to_unsigned(16#2E#, 6);
  Constant_out1(47) <= to_unsigned(16#2F#, 6);
  Constant_out1(48) <= to_unsigned(16#30#, 6);
  Constant_out1(49) <= to_unsigned(16#31#, 6);
  Constant_out1(50) <= to_unsigned(16#32#, 6);
  Constant_out1(51) <= to_unsigned(16#33#, 6);
  Constant_out1(52) <= to_unsigned(16#34#, 6);
  Constant_out1(53) <= to_unsigned(16#35#, 6);
  Constant_out1(54) <= to_unsigned(16#36#, 6);
  Constant_out1(55) <= to_unsigned(16#37#, 6);
  Constant_out1(56) <= to_unsigned(16#38#, 6);
  Constant_out1(57) <= to_unsigned(16#39#, 6);
  Constant_out1(58) <= to_unsigned(16#3A#, 6);
  Constant_out1(59) <= to_unsigned(16#3B#, 6);
  Constant_out1(60) <= to_unsigned(16#3C#, 6);
  Constant_out1(61) <= to_unsigned(16#3D#, 6);
  Constant_out1(62) <= to_unsigned(16#3E#, 6);
  Constant_out1(63) <= to_unsigned(16#3F#, 6);

  rx_i <= signed(rx(0));

  we_unsigned <= unsigned(we);

  
  we_is_not0 <= '1' WHEN we_unsigned /= to_unsigned(0, 64) ELSE
      '0';

  shift_unsigned <= unsigned(shift);

  Delay4_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay4_out1 <= to_unsigned(16#00#, 6);
      ELSIF enb = '1' THEN
        Delay4_out1 <= shift_unsigned;
      END IF;
    END IF;
  END PROCESS Delay4_process;


  reduced_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay4_out1_1 <= to_unsigned(16#00#, 6);
      ELSIF enb = '1' THEN
        Delay4_out1_1 <= Delay4_out1;
      END IF;
    END IF;
  END PROCESS reduced_process;


  correlator_q_out2_63 <= correlator_q_out2(63);

  correlator_q_out2_62 <= correlator_q_out2(62);

  correlator_q_out2_61 <= correlator_q_out2(61);

  correlator_q_out2_60 <= correlator_q_out2(60);

  correlator_q_out2_59 <= correlator_q_out2(59);

  correlator_q_out2_58 <= correlator_q_out2(58);

  correlator_q_out2_57 <= correlator_q_out2(57);

  correlator_q_out2_56 <= correlator_q_out2(56);

  correlator_q_out2_55 <= correlator_q_out2(55);

  correlator_q_out2_54 <= correlator_q_out2(54);

  correlator_q_out2_53 <= correlator_q_out2(53);

  correlator_q_out2_52 <= correlator_q_out2(52);

  correlator_q_out2_51 <= correlator_q_out2(51);

  correlator_q_out2_50 <= correlator_q_out2(50);

  correlator_q_out2_49 <= correlator_q_out2(49);

  correlator_q_out2_48 <= correlator_q_out2(48);

  correlator_q_out2_47 <= correlator_q_out2(47);

  correlator_q_out2_46 <= correlator_q_out2(46);

  correlator_q_out2_45 <= correlator_q_out2(45);

  correlator_q_out2_44 <= correlator_q_out2(44);

  correlator_q_out2_43 <= correlator_q_out2(43);

  correlator_q_out2_42 <= correlator_q_out2(42);

  correlator_q_out2_41 <= correlator_q_out2(41);

  correlator_q_out2_40 <= correlator_q_out2(40);

  correlator_q_out2_39 <= correlator_q_out2(39);

  correlator_q_out2_38 <= correlator_q_out2(38);

  correlator_q_out2_37 <= correlator_q_out2(37);

  correlator_q_out2_36 <= correlator_q_out2(36);

  correlator_q_out2_35 <= correlator_q_out2(35);

  correlator_q_out2_34 <= correlator_q_out2(34);

  correlator_q_out2_33 <= correlator_q_out2(33);

  correlator_q_out2_32 <= correlator_q_out2(32);

  correlator_q_out2_31 <= correlator_q_out2(31);

  correlator_q_out2_30 <= correlator_q_out2(30);

  correlator_q_out2_29 <= correlator_q_out2(29);

  correlator_q_out2_28 <= correlator_q_out2(28);

  correlator_q_out2_27 <= correlator_q_out2(27);

  correlator_q_out2_26 <= correlator_q_out2(26);

  correlator_q_out2_25 <= correlator_q_out2(25);

  correlator_q_out2_24 <= correlator_q_out2(24);

  correlator_q_out2_23 <= correlator_q_out2(23);

  correlator_q_out2_22 <= correlator_q_out2(22);

  correlator_q_out2_21 <= correlator_q_out2(21);

  correlator_q_out2_20 <= correlator_q_out2(20);

  correlator_q_out2_19 <= correlator_q_out2(19);

  correlator_q_out2_18 <= correlator_q_out2(18);

  correlator_q_out2_17 <= correlator_q_out2(17);

  correlator_q_out2_16 <= correlator_q_out2(16);

  correlator_q_out2_15 <= correlator_q_out2(15);

  correlator_q_out2_14 <= correlator_q_out2(14);

  correlator_q_out2_13 <= correlator_q_out2(13);

  correlator_q_out2_12 <= correlator_q_out2(12);

  correlator_q_out2_11 <= correlator_q_out2(11);

  correlator_q_out2_10 <= correlator_q_out2(10);

  correlator_q_out2_9 <= correlator_q_out2(9);

  correlator_q_out2_8 <= correlator_q_out2(8);

  correlator_q_out2_7 <= correlator_q_out2(7);

  correlator_q_out2_6 <= correlator_q_out2(6);

  correlator_q_out2_5 <= correlator_q_out2(5);

  correlator_q_out2_4 <= correlator_q_out2(4);

  correlator_q_out2_3 <= correlator_q_out2(3);

  correlator_q_out2_2 <= correlator_q_out2(2);

  correlator_q_out2_1 <= correlator_q_out2(1);


  GEN_LABEL3: FOR k3 IN 0 TO 63 GENERATE
    u_correlator_q : ZynqBF_2t_ip_src_correlator_i
      PORT MAP( clk => clk,
                reset => reset,
                enb => enb,
                rx => shift_rx1_out1(k3),  -- sfix16_En15
                gs => gold_sequences_out2(k3),  -- sfix16_En15
                start => corr_start,
                vin => corr_en,
                dout => correlator_q_out1(k3),  -- sfix32_En16
                vout => correlator_q_out2(k3)
                );
  END GENERATE;

  correlator_q_out2_0 <= correlator_q_out2(0);

  Logical_Operator5_output : PROCESS (correlator_q_out2_0, correlator_q_out2_1, correlator_q_out2_10,
       correlator_q_out2_11, correlator_q_out2_12, correlator_q_out2_13,
       correlator_q_out2_14, correlator_q_out2_15, correlator_q_out2_16,
       correlator_q_out2_17, correlator_q_out2_18, correlator_q_out2_19,
       correlator_q_out2_2, correlator_q_out2_20, correlator_q_out2_21,
       correlator_q_out2_22, correlator_q_out2_23, correlator_q_out2_24,
       correlator_q_out2_25, correlator_q_out2_26, correlator_q_out2_27,
       correlator_q_out2_28, correlator_q_out2_29, correlator_q_out2_3,
       correlator_q_out2_30, correlator_q_out2_31, correlator_q_out2_32,
       correlator_q_out2_33, correlator_q_out2_34, correlator_q_out2_35,
       correlator_q_out2_36, correlator_q_out2_37, correlator_q_out2_38,
       correlator_q_out2_39, correlator_q_out2_4, correlator_q_out2_40,
       correlator_q_out2_41, correlator_q_out2_42, correlator_q_out2_43,
       correlator_q_out2_44, correlator_q_out2_45, correlator_q_out2_46,
       correlator_q_out2_47, correlator_q_out2_48, correlator_q_out2_49,
       correlator_q_out2_5, correlator_q_out2_50, correlator_q_out2_51,
       correlator_q_out2_52, correlator_q_out2_53, correlator_q_out2_54,
       correlator_q_out2_55, correlator_q_out2_56, correlator_q_out2_57,
       correlator_q_out2_58, correlator_q_out2_59, correlator_q_out2_6,
       correlator_q_out2_60, correlator_q_out2_61, correlator_q_out2_62,
       correlator_q_out2_63, correlator_q_out2_7, correlator_q_out2_8,
       correlator_q_out2_9)
    VARIABLE t : std_logic;
  BEGIN
    t := correlator_q_out2_21 AND (correlator_q_out2_20 AND (correlator_q_out2_19 AND (correlator_q_out2_18 AND (correlator_q_out2_17 AND (correlator_q_out2_16 AND (correlator_q_out2_15 AND (correlator_q_out2_14 AND (correlator_q_out2_13 AND (correlator_q_out2_12 AND (correlator_q_out2_11 AND (correlator_q_out2_10 AND (correlator_q_out2_9 AND (correlator_q_out2_8 AND (correlator_q_out2_7 AND (correlator_q_out2_6 AND (correlator_q_out2_5 AND (correlator_q_out2_4 AND (correlator_q_out2_3 AND (correlator_q_out2_2 AND (correlator_q_out2_0 AND correlator_q_out2_1))))))))))))))))))));
    t := correlator_q_out2_22 AND t;
    t := correlator_q_out2_23 AND t;
    t := correlator_q_out2_24 AND t;
    t := correlator_q_out2_25 AND t;
    t := correlator_q_out2_26 AND t;
    t := correlator_q_out2_27 AND t;
    t := correlator_q_out2_28 AND t;
    t := correlator_q_out2_29 AND t;
    t := correlator_q_out2_30 AND t;
    t := correlator_q_out2_31 AND t;
    t := correlator_q_out2_32 AND t;
    t := correlator_q_out2_33 AND t;
    t := correlator_q_out2_34 AND t;
    t := correlator_q_out2_35 AND t;
    t := correlator_q_out2_36 AND t;
    t := correlator_q_out2_37 AND t;
    t := correlator_q_out2_38 AND t;
    t := correlator_q_out2_39 AND t;
    t := correlator_q_out2_40 AND t;
    t := correlator_q_out2_41 AND t;
    t := correlator_q_out2_42 AND t;
    t := correlator_q_out2_43 AND t;
    t := correlator_q_out2_44 AND t;
    t := correlator_q_out2_45 AND t;
    t := correlator_q_out2_46 AND t;
    t := correlator_q_out2_47 AND t;
    t := correlator_q_out2_48 AND t;
    t := correlator_q_out2_49 AND t;
    t := correlator_q_out2_50 AND t;
    t := correlator_q_out2_51 AND t;
    t := correlator_q_out2_52 AND t;
    t := correlator_q_out2_53 AND t;
    t := correlator_q_out2_54 AND t;
    t := correlator_q_out2_55 AND t;
    t := correlator_q_out2_56 AND t;
    t := correlator_q_out2_57 AND t;
    t := correlator_q_out2_58 AND t;
    t := correlator_q_out2_59 AND t;
    t := correlator_q_out2_60 AND t;
    t := correlator_q_out2_61 AND t;
    t := correlator_q_out2_62 AND t;
    t := correlator_q_out2_63 AND t;
    Logical_Operator5_out1 <= t;
  END PROCESS Logical_Operator5_output;


  correlator_i_out2_63 <= correlator_i_out2(63);

  correlator_i_out2_62 <= correlator_i_out2(62);

  correlator_i_out2_61 <= correlator_i_out2(61);

  correlator_i_out2_60 <= correlator_i_out2(60);

  correlator_i_out2_59 <= correlator_i_out2(59);

  correlator_i_out2_58 <= correlator_i_out2(58);

  correlator_i_out2_57 <= correlator_i_out2(57);

  correlator_i_out2_56 <= correlator_i_out2(56);

  correlator_i_out2_55 <= correlator_i_out2(55);

  correlator_i_out2_54 <= correlator_i_out2(54);

  correlator_i_out2_53 <= correlator_i_out2(53);

  correlator_i_out2_52 <= correlator_i_out2(52);

  correlator_i_out2_51 <= correlator_i_out2(51);

  correlator_i_out2_50 <= correlator_i_out2(50);

  correlator_i_out2_49 <= correlator_i_out2(49);

  correlator_i_out2_48 <= correlator_i_out2(48);

  correlator_i_out2_47 <= correlator_i_out2(47);

  correlator_i_out2_46 <= correlator_i_out2(46);

  correlator_i_out2_45 <= correlator_i_out2(45);

  correlator_i_out2_44 <= correlator_i_out2(44);

  correlator_i_out2_43 <= correlator_i_out2(43);

  correlator_i_out2_42 <= correlator_i_out2(42);

  correlator_i_out2_41 <= correlator_i_out2(41);

  correlator_i_out2_40 <= correlator_i_out2(40);

  correlator_i_out2_39 <= correlator_i_out2(39);

  correlator_i_out2_38 <= correlator_i_out2(38);

  correlator_i_out2_37 <= correlator_i_out2(37);

  correlator_i_out2_36 <= correlator_i_out2(36);

  correlator_i_out2_35 <= correlator_i_out2(35);

  correlator_i_out2_34 <= correlator_i_out2(34);

  correlator_i_out2_33 <= correlator_i_out2(33);

  correlator_i_out2_32 <= correlator_i_out2(32);

  correlator_i_out2_31 <= correlator_i_out2(31);

  correlator_i_out2_30 <= correlator_i_out2(30);

  correlator_i_out2_29 <= correlator_i_out2(29);

  correlator_i_out2_28 <= correlator_i_out2(28);

  correlator_i_out2_27 <= correlator_i_out2(27);

  correlator_i_out2_26 <= correlator_i_out2(26);

  correlator_i_out2_25 <= correlator_i_out2(25);

  correlator_i_out2_24 <= correlator_i_out2(24);

  correlator_i_out2_23 <= correlator_i_out2(23);

  correlator_i_out2_22 <= correlator_i_out2(22);

  correlator_i_out2_21 <= correlator_i_out2(21);

  correlator_i_out2_20 <= correlator_i_out2(20);

  correlator_i_out2_19 <= correlator_i_out2(19);

  correlator_i_out2_18 <= correlator_i_out2(18);

  correlator_i_out2_17 <= correlator_i_out2(17);

  correlator_i_out2_16 <= correlator_i_out2(16);

  correlator_i_out2_15 <= correlator_i_out2(15);

  correlator_i_out2_14 <= correlator_i_out2(14);

  correlator_i_out2_13 <= correlator_i_out2(13);

  correlator_i_out2_12 <= correlator_i_out2(12);

  correlator_i_out2_11 <= correlator_i_out2(11);

  correlator_i_out2_10 <= correlator_i_out2(10);

  correlator_i_out2_9 <= correlator_i_out2(9);

  correlator_i_out2_8 <= correlator_i_out2(8);

  correlator_i_out2_7 <= correlator_i_out2(7);

  correlator_i_out2_6 <= correlator_i_out2(6);

  correlator_i_out2_5 <= correlator_i_out2(5);

  correlator_i_out2_4 <= correlator_i_out2(4);

  correlator_i_out2_3 <= correlator_i_out2(3);

  correlator_i_out2_2 <= correlator_i_out2(2);

  correlator_i_out2_1 <= correlator_i_out2(1);

  correlator_i_out2_0 <= correlator_i_out2(0);

  Logical_Operator4_output : PROCESS (correlator_i_out2_0, correlator_i_out2_1, correlator_i_out2_10,
       correlator_i_out2_11, correlator_i_out2_12, correlator_i_out2_13,
       correlator_i_out2_14, correlator_i_out2_15, correlator_i_out2_16,
       correlator_i_out2_17, correlator_i_out2_18, correlator_i_out2_19,
       correlator_i_out2_2, correlator_i_out2_20, correlator_i_out2_21,
       correlator_i_out2_22, correlator_i_out2_23, correlator_i_out2_24,
       correlator_i_out2_25, correlator_i_out2_26, correlator_i_out2_27,
       correlator_i_out2_28, correlator_i_out2_29, correlator_i_out2_3,
       correlator_i_out2_30, correlator_i_out2_31, correlator_i_out2_32,
       correlator_i_out2_33, correlator_i_out2_34, correlator_i_out2_35,
       correlator_i_out2_36, correlator_i_out2_37, correlator_i_out2_38,
       correlator_i_out2_39, correlator_i_out2_4, correlator_i_out2_40,
       correlator_i_out2_41, correlator_i_out2_42, correlator_i_out2_43,
       correlator_i_out2_44, correlator_i_out2_45, correlator_i_out2_46,
       correlator_i_out2_47, correlator_i_out2_48, correlator_i_out2_49,
       correlator_i_out2_5, correlator_i_out2_50, correlator_i_out2_51,
       correlator_i_out2_52, correlator_i_out2_53, correlator_i_out2_54,
       correlator_i_out2_55, correlator_i_out2_56, correlator_i_out2_57,
       correlator_i_out2_58, correlator_i_out2_59, correlator_i_out2_6,
       correlator_i_out2_60, correlator_i_out2_61, correlator_i_out2_62,
       correlator_i_out2_63, correlator_i_out2_7, correlator_i_out2_8,
       correlator_i_out2_9)
    VARIABLE t1 : std_logic;
  BEGIN
    t1 := correlator_i_out2_21 AND (correlator_i_out2_20 AND (correlator_i_out2_19 AND (correlator_i_out2_18 AND (correlator_i_out2_17 AND (correlator_i_out2_16 AND (correlator_i_out2_15 AND (correlator_i_out2_14 AND (correlator_i_out2_13 AND (correlator_i_out2_12 AND (correlator_i_out2_11 AND (correlator_i_out2_10 AND (correlator_i_out2_9 AND (correlator_i_out2_8 AND (correlator_i_out2_7 AND (correlator_i_out2_6 AND (correlator_i_out2_5 AND (correlator_i_out2_4 AND (correlator_i_out2_3 AND (correlator_i_out2_2 AND (correlator_i_out2_0 AND correlator_i_out2_1))))))))))))))))))));
    t1 := correlator_i_out2_22 AND t1;
    t1 := correlator_i_out2_23 AND t1;
    t1 := correlator_i_out2_24 AND t1;
    t1 := correlator_i_out2_25 AND t1;
    t1 := correlator_i_out2_26 AND t1;
    t1 := correlator_i_out2_27 AND t1;
    t1 := correlator_i_out2_28 AND t1;
    t1 := correlator_i_out2_29 AND t1;
    t1 := correlator_i_out2_30 AND t1;
    t1 := correlator_i_out2_31 AND t1;
    t1 := correlator_i_out2_32 AND t1;
    t1 := correlator_i_out2_33 AND t1;
    t1 := correlator_i_out2_34 AND t1;
    t1 := correlator_i_out2_35 AND t1;
    t1 := correlator_i_out2_36 AND t1;
    t1 := correlator_i_out2_37 AND t1;
    t1 := correlator_i_out2_38 AND t1;
    t1 := correlator_i_out2_39 AND t1;
    t1 := correlator_i_out2_40 AND t1;
    t1 := correlator_i_out2_41 AND t1;
    t1 := correlator_i_out2_42 AND t1;
    t1 := correlator_i_out2_43 AND t1;
    t1 := correlator_i_out2_44 AND t1;
    t1 := correlator_i_out2_45 AND t1;
    t1 := correlator_i_out2_46 AND t1;
    t1 := correlator_i_out2_47 AND t1;
    t1 := correlator_i_out2_48 AND t1;
    t1 := correlator_i_out2_49 AND t1;
    t1 := correlator_i_out2_50 AND t1;
    t1 := correlator_i_out2_51 AND t1;
    t1 := correlator_i_out2_52 AND t1;
    t1 := correlator_i_out2_53 AND t1;
    t1 := correlator_i_out2_54 AND t1;
    t1 := correlator_i_out2_55 AND t1;
    t1 := correlator_i_out2_56 AND t1;
    t1 := correlator_i_out2_57 AND t1;
    t1 := correlator_i_out2_58 AND t1;
    t1 := correlator_i_out2_59 AND t1;
    t1 := correlator_i_out2_60 AND t1;
    t1 := correlator_i_out2_61 AND t1;
    t1 := correlator_i_out2_62 AND t1;
    t1 := correlator_i_out2_63 AND t1;
    mult_done <= t1;
  END PROCESS Logical_Operator4_output;


  Logical_Operator6_out1 <= mult_done AND Logical_Operator5_out1;


  GEN_LABEL2: FOR k2 IN 0 TO 63 GENERATE
    u_correlator_i : ZynqBF_2t_ip_src_correlator_i
      PORT MAP( clk => clk,
                reset => reset,
                enb => enb,
                rx => shift_rx_out1(k2),  -- sfix16_En15
                gs => gs_data(k2),  -- sfix16_En15
                start => corr_start,
                vin => corr_en,
                dout => correlator_i_out1(k2),  -- sfix32_En16
                vout => correlator_i_out2(k2)
                );
  END GENERATE;

  Delay2_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay2_reg <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        Delay2_reg(0) <= Logical_Operator6_out1;
        Delay2_reg(1) <= Delay2_reg(0);
      END IF;
    END IF;
  END PROCESS Delay2_process;

  corr_vout <= Delay2_reg(1);

  GEN_LABEL1: FOR k1 IN 0 TO 7 GENERATE
    u_sum_elements_i : ZynqBF_2t_ip_src_sum_elements_i
      PORT MAP( clk => clk,
                reset => reset,
                enb => enb,
                din => correlator_i_out1(8*k1 TO 8*(k1+1) - 1),  -- sfix32_En16 [8]
                start => corr_vout,
                dout => sum_elements_i_out1(k1),  -- sfix32_En16
                vout => sum_elements_i_out2(k1)
                );
  END GENERATE;

  outputgen1: FOR k1 IN 0 TO 7 GENERATE
    sum_elements_i_out1_signed(k1) <= signed(sum_elements_i_out1(k1));
  END GENERATE;

  Sum_of_Elements1_out1 <= (((((((resize(sum_elements_i_out1_signed(0), 35)) + (resize(sum_elements_i_out1_signed(1), 35))) + (resize(sum_elements_i_out1_signed(2), 35))) + (resize(sum_elements_i_out1_signed(3), 35))) + (resize(sum_elements_i_out1_signed(4), 35))) + (resize(sum_elements_i_out1_signed(5), 35))) + (resize(sum_elements_i_out1_signed(6), 35))) + (resize(sum_elements_i_out1_signed(7), 35));

  Delay1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay1_out1 <= to_signed(0, 35);
      ELSIF enb = '1' THEN
        Delay1_out1 <= Sum_of_Elements1_out1;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  GEN_LABEL: FOR k IN 0 TO 7 GENERATE
    u_sum_elements_q : ZynqBF_2t_ip_src_sum_elements_i
      PORT MAP( clk => clk,
                reset => reset,
                enb => enb,
                din => correlator_q_out1(8*k TO 8*(k+1) - 1),  -- sfix32_En16 [8]
                start => corr_vout,
                dout => sum_elements_q_out1(k),  -- sfix32_En16
                vout => sum_elements_q_out2(k)
                );
  END GENERATE;

  outputgen: FOR k IN 0 TO 7 GENERATE
    sum_elements_q_out1_signed(k) <= signed(sum_elements_q_out1(k));
  END GENERATE;

  Sum_of_Elements2_out1 <= (((((((resize(sum_elements_q_out1_signed(0), 35)) + (resize(sum_elements_q_out1_signed(1), 35))) + (resize(sum_elements_q_out1_signed(2), 35))) + (resize(sum_elements_q_out1_signed(3), 35))) + (resize(sum_elements_q_out1_signed(4), 35))) + (resize(sum_elements_q_out1_signed(5), 35))) + (resize(sum_elements_q_out1_signed(6), 35))) + (resize(sum_elements_q_out1_signed(7), 35));

  Delay5_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay5_out1 <= to_signed(0, 35);
      ELSIF enb = '1' THEN
        Delay5_out1 <= Sum_of_Elements2_out1;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  Add_add_temp <= (resize(Delay1_out1, 36)) + (resize(Delay5_out1, 36));
  Add_out1 <= Add_add_temp(31 DOWNTO 0);

  Delay7_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        corr_vout_1 <= to_signed(0, 32);
      ELSIF enb = '1' THEN
        corr_vout_1 <= Add_out1;
      END IF;
    END IF;
  END PROCESS Delay7_process;


  -- dout <= std_logic_vector(corr_vout_1);
  dout_reg_process: process(clk,reset)
  begin
    if clk'EVENT AND clk = '1' then
      if reset = '1' then
        dout <= x"00000000";
      elsif enb = '1' and Delay3_reg(1) = '1' then
        dout <= std_logic_vector(corr_vout_1);
      end if;
    end if;
  end process;

  Logical_Operator8_out1 <= all_u_out1 AND test;

  Delay3_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        Delay3_reg <= (OTHERS => '0');
      ELSIF enb = '1' THEN
        Delay3_reg(0) <= Logical_Operator8_out1;
        Delay3_reg(1 TO 3) <= Delay3_reg(0 TO 2);
      END IF;
    END IF;
  END PROCESS Delay3_process;

  Delay3_out1 <= Delay3_reg(1);

  
  Compare_To_Constant3_out1 <= '1' WHEN HDL_Counter1_out1 = to_unsigned(16#01#, 8) ELSE
      '0';

  Logical_Operator10_out1 <= Compare_To_Constant3_out1 AND en;

  Logical_Operator9_out1 <= Compare_To_Constant2_out1 OR (Logical_Operator10_out1 OR Delay3_out1);

  -- Count limited, Unsigned Counter
  --  initial value   = 0
  --  step value      = 1
  --  count to value  = 2
  HDL_Counter1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        HDL_Counter1_out1 <= to_unsigned(16#00#, 8);
      ELSIF enb = '1' THEN
        IF Logical_Operator9_out1 = '1' THEN 
          IF HDL_Counter1_out1 >= to_unsigned(16#02#, 8) THEN 
            HDL_Counter1_out1 <= to_unsigned(16#00#, 8);
          ELSE 
            HDL_Counter1_out1 <= HDL_Counter1_out1 + to_unsigned(16#01#, 8);
          END IF;
        END IF;
      END IF;
    END IF;
  END PROCESS HDL_Counter1_process;


  
  Compare_To_Constant2_out1 <= '1' WHEN HDL_Counter1_out1 = to_unsigned(16#02#, 8) ELSE
      '0';

  dval <= Delay3_out1;

  step <= Compare_To_Constant2_out1;

END rtl;

