{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749658168221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749658168221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 11 20:09:28 2025 " "Processing started: Wed Jun 11 20:09:28 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749658168221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1749658168221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Latch -c Latch --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Latch -c Latch --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1749658168221 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/intelfpga_lite/20.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Design Software" 0 -1 1749658168323 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1749658168536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1749658168536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749658174774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749658174774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_free_alu.v 3 3 " "Found 3 design units, including 3 entities, in source file latch_free_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_free_alu " "Found entity 1: latch_free_alu" {  } { { "latch_free_alu.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749658174774 ""} { "Info" "ISGN_ENTITY_NAME" "2 latch_free_bce " "Found entity 2: latch_free_bce" {  } { { "latch_free_alu.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_alu.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749658174774 ""} { "Info" "ISGN_ENTITY_NAME" "3 latch_free_i_decoder " "Found entity 3: latch_free_i_decoder" {  } { { "latch_free_alu.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_alu.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749658174774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749658174774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_free_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_free_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_free_testbench " "Found entity 1: latch_free_testbench" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749658174774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749658174774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch_free_testbench " "Elaborating entity \"latch_free_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1749658174805 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "=== Latch-Free Modules Testbench === latch_free_testbench.v(49) " "Verilog HDL Display System Task info at latch_free_testbench.v(49): === Latch-Free Modules Testbench ===" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 49 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174805 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n--- ALU Tests --- latch_free_testbench.v(52) " "Verilog HDL Display System Task info at latch_free_testbench.v(52): \\n--- ALU Tests ---" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174805 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testing ALU operations... latch_free_testbench.v(70) " "Verilog HDL Display System Task info at latch_free_testbench.v(70): Testing ALU operations..." {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 70 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174805 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ADD:          15 +          25 =           0 (Expected: 40) <non-constant> latch_free_testbench.v(78) " "Verilog HDL Display System Task info at latch_free_testbench.v(78): ADD:          15 +          25 =           0 (Expected: 40) <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 78 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "SUB:          50 -          30 =           0 (Expected: 20) <non-constant> latch_free_testbench.v(87) " "Verilog HDL Display System Task info at latch_free_testbench.v(87): SUB:          50 -          30 =           0 (Expected: 20) <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 87 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "AND: f0f0f0f0 & 0f0f0f0f = 00000000 (Expected: 00000000) <non-constant> latch_free_testbench.v(96) " "Verilog HDL Display System Task info at latch_free_testbench.v(96): AND: f0f0f0f0 & 0f0f0f0f = 00000000 (Expected: 00000000) <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 96 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "OR: f0f0f0f0 \| 0f0f0f0f = 00000000 (Expected: FFFFFFFF) <non-constant> latch_free_testbench.v(105) " "Verilog HDL Display System Task info at latch_free_testbench.v(105): OR: f0f0f0f0 \| 0f0f0f0f = 00000000 (Expected: FFFFFFFF) <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 105 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Zero Flag Test:           0 +           0 =           0, Zero = . <non-constant> latch_free_testbench.v(114) " "Verilog HDL Display System Task info at latch_free_testbench.v(114): Zero Flag Test:           0 +           0 =           0, Zero = . <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 114 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "SLT:          10 <          20 =           0 (Expected: 1) <non-constant> latch_free_testbench.v(123) " "Verilog HDL Display System Task info at latch_free_testbench.v(123): SLT:          10 <          20 =           0 (Expected: 1) <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 123 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Undefined operation test: Result = 00000000 <non-constant> latch_free_testbench.v(130) " "Verilog HDL Display System Task info at latch_free_testbench.v(130): Undefined operation test: Result = 00000000 <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 130 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n--- Branch Condition Evaluation Tests --- latch_free_testbench.v(56) " "Verilog HDL Display System Task info at latch_free_testbench.v(56): \\n--- Branch Condition Evaluation Tests ---" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 56 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testing Branch Condition Evaluation... latch_free_testbench.v(138) " "Verilog HDL Display System Task info at latch_free_testbench.v(138): Testing Branch Condition Evaluation..." {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 138 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "BEQ:         100 ==         100 = . (Expected: 1) <non-constant> latch_free_testbench.v(146) " "Verilog HDL Display System Task info at latch_free_testbench.v(146): BEQ:         100 ==         100 = . (Expected: 1) <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 146 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "BNE:         100 !=         200 = . (Expected: 1) <non-constant> latch_free_testbench.v(155) " "Verilog HDL Display System Task info at latch_free_testbench.v(155): BNE:         100 !=         200 = . (Expected: 1) <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 155 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "BLT:          50 <         100 = . (Expected: 1) <non-constant> latch_free_testbench.v(164) " "Verilog HDL Display System Task info at latch_free_testbench.v(164): BLT:          50 <         100 = . (Expected: 1) <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 164 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "BGE:         100 >=          50 = . (Expected: 1) <non-constant> latch_free_testbench.v(173) " "Verilog HDL Display System Task info at latch_free_testbench.v(173): BGE:         100 >=          50 = . (Expected: 1) <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 173 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Undefined branch type test: Result = . <non-constant> latch_free_testbench.v(180) " "Verilog HDL Display System Task info at latch_free_testbench.v(180): Undefined branch type test: Result = . <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 180 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n--- Instruction Decoder Tests --- latch_free_testbench.v(60) " "Verilog HDL Display System Task info at latch_free_testbench.v(60): \\n--- Instruction Decoder Tests ---" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 60 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Testing Instruction Decoder... latch_free_testbench.v(188) " "Verilog HDL Display System Task info at latch_free_testbench.v(188): Testing Instruction Decoder..." {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 188 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "R-type: opcode=......, rs= 0, rt= 0, rd= 0, shamt= 0, funct=...... <non-constant> latch_free_testbench.v(195) " "Verilog HDL Display System Task info at latch_free_testbench.v(195): R-type: opcode=......, rs= 0, rt= 0, rd= 0, shamt= 0, funct=...... <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 195 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "I-type: opcode=......, rs= 0, rt= 0, immediate=     0 <non-constant> latch_free_testbench.v(204) " "Verilog HDL Display System Task info at latch_free_testbench.v(204): I-type: opcode=......, rs= 0, rt= 0, immediate=     0 <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 204 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "J-type: opcode=......, jump_address=0000000 <non-constant> latch_free_testbench.v(213) " "Verilog HDL Display System Task info at latch_free_testbench.v(213): J-type: opcode=......, jump_address=0000000 <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 213 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Unknown instruction: All fields should be 0 except opcode <non-constant> latch_free_testbench.v(221) " "Verilog HDL Display System Task info at latch_free_testbench.v(221): Unknown instruction: All fields should be 0 except opcode <non-constant>" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 221 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\\n=== All Tests Complete === latch_free_testbench.v(63) " "Verilog HDL Display System Task info at latch_free_testbench.v(63): \\n=== All Tests Complete ===" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 63 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "latch_free_testbench.v(64) " "Verilog HDL warning at latch_free_testbench.v(64): ignoring unsupported system task" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 64 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "latch_free_testbench.v(228) " "Verilog HDL warning at latch_free_testbench.v(228): ignoring unsupported system task" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 228 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "latch_free_testbench.v(229) " "Verilog HDL warning at latch_free_testbench.v(229): ignoring unsupported system task" {  } { { "latch_free_testbench.v" "" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 229 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1749658174812 "|latch_free_testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_free_alu latch_free_alu:alu_uut " "Elaborating entity \"latch_free_alu\" for hierarchy \"latch_free_alu:alu_uut\"" {  } { { "latch_free_testbench.v" "alu_uut" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749658174812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_free_bce latch_free_bce:bce_uut " "Elaborating entity \"latch_free_bce\" for hierarchy \"latch_free_bce:bce_uut\"" {  } { { "latch_free_testbench.v" "bce_uut" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749658174827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_free_i_decoder latch_free_i_decoder:decoder_uut " "Elaborating entity \"latch_free_i_decoder\" for hierarchy \"latch_free_i_decoder:decoder_uut\"" {  } { { "latch_free_testbench.v" "decoder_uut" { Text "C:/Users/admin/Desktop/Quartus/Latch/latch_free_testbench.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749658174827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749658174905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 11 20:09:34 2025 " "Processing ended: Wed Jun 11 20:09:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749658174905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749658174905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749658174905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749658174905 ""}
