//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Wed Jan 15 23:01:43 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2.vhd "
// file 10 "\c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\hdl\i2c_core2_apb3.vhd "
// file 11 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 12 "\c:\users\phoenix136\dropbox\fpga\microsemi\lite-on_optical_sensor_core\designer\i2c_core2_apb3\synthesis.fdc "

`timescale 100 ps/100 ps
module I2C_Core2 (
  i2c_reg_ctrl_5_0,
  PRDATA_sig_13,
  i2c_instruct,
  i2c_instruct_1,
  i2c_reg_ctrl,
  i2c_seq_regs_28_2_1,
  i2c_seq_regs_4_3,
  i2c_seq_regs_12_2_1,
  i2c_seq_regs_5_3,
  i2c_seq_regs_1_3,
  i2c_seq_regs_7_2_1,
  i2c_seq_regs_19_2_1,
  i2c_seq_regs_10_2_1,
  i2c_seq_regs_20_3,
  i2c_seq_regs_9_2_1,
  i2c_seq_regs_22_2_1,
  i2c_seq_regs_8_3,
  i2c_seq_regs_24_3,
  i2c_seq_regs_23_2_1,
  i2c_seq_regs_29_2_1,
  i2c_seq_regs_11_2_1,
  i2c_seq_regs_13_2_1,
  i2c_seq_regs_27_2_1,
  i2c_seq_regs_14_3,
  i2c_seq_regs_30_2_1,
  i2c_seq_regs_31_2_1,
  i2c_seq_regs_25_2_1,
  i2c_seq_regs_26_2_1,
  i2c_seq_regs_17_2_1,
  i2c_seq_regs_21_2_1,
  i2c_seq_regs_3_3,
  i2c_seq_regs_18_2_1,
  i2c_seq_regs_0_4,
  i2c_seq_regs_15_2_1,
  i2c_seq_regs_16_2_1,
  i2c_seq_regs_6_2_1,
  i2c_seq_regs_2_3,
  PWDATA_c,
  PADDR,
  PADDR_c_0,
  PADDR_c_2,
  i2c_seq_regs_16,
  i2c_seq_regs_0,
  i2c_seq_regs_24,
  i2c_seq_regs_8,
  i2c_seq_regs_20,
  i2c_seq_regs_4,
  i2c_seq_regs_28,
  i2c_seq_regs_12,
  i2c_seq_regs_18,
  i2c_seq_regs_2,
  i2c_seq_regs_26,
  i2c_seq_regs_10,
  i2c_seq_regs_22,
  i2c_seq_regs_6,
  i2c_seq_regs_30,
  i2c_seq_regs_14,
  i2c_seq_regs_17,
  i2c_seq_regs_1,
  i2c_seq_regs_25,
  i2c_seq_regs_9,
  i2c_seq_regs_21,
  i2c_seq_regs_5,
  i2c_seq_regs_29,
  i2c_seq_regs_13,
  i2c_seq_regs_19,
  i2c_seq_regs_3,
  i2c_seq_regs_27,
  i2c_seq_regs_11,
  i2c_seq_regs_23,
  i2c_seq_regs_7,
  i2c_seq_regs_31,
  i2c_seq_regs_15,
  sequence_cnt,
  i2c_reg_datI,
  i2c_reg_clk,
  seq_finished_0_sqmuxa_i_1z,
  i2c_reg_clk_10,
  i2c_reg_clk_18,
  un10_seq_enable,
  trigger_seq_c,
  trigger_seq_last,
  sequence_cnt_n4_1z,
  sequence_cnte,
  un9_i2c_instruct_i,
  sequence_cnt_n3_1z,
  N_1952_i,
  seq_run_2,
  sequence_cnt_n2_1z,
  sequence_cnt_n1_1z,
  INT_c,
  seq_finished,
  N_94,
  N_93,
  N_100,
  N_45_i,
  N_60_i,
  N_51_i,
  N_63_i,
  PWRITE_c,
  PSEL_c,
  PENABLE_c,
  seq_run,
  un10_seq_enable_3_1,
  un10_seq_enable_10_1,
  un10_seq_enable_14_1,
  un10_seq_enable_15_1,
  un10_seq_enable_19_1,
  un10_seq_enable_27_1,
  un10_seq_enable_11_1,
  un10_seq_enable_16_1,
  un10_seq_enable_20_1,
  un10_seq_enable_23_1,
  un10_seq_enable_26_1,
  un10_seq_enable_29_1,
  un10_seq_enable_2_2,
  un10_seq_enable_9_1,
  un10_seq_enable_13_1,
  un10_seq_enable_22_2,
  un10_seq_enable_25_1,
  un10_seq_enable_30_1,
  un10_seq_enable_0_1,
  un10_seq_enable_12_1,
  un10_seq_enable_17_5,
  un10_seq_enable_18_1,
  un10_seq_enable_21_1,
  un10_seq_enable_28_1,
  un10_seq_enable_31_1,
  un10_seq_enable_1_1,
  un10_seq_enable_4_1,
  un10_seq_enable_5_1,
  un10_seq_enable_6_1,
  un10_seq_enable_7_1,
  un10_seq_enable_8_1,
  un10_seq_enable_24_1,
  un14_seq_enable,
  un31_psel,
  un1_seq_enable_1_1z,
  un9_i2c_instruct_0_set_1z,
  SDAI_c,
  PCLK_c,
  RSTn_c,
  un9_i2c_instruct_0_i,
  un9_i2c_instruct_0,
  SCLO_sig_i,
  SDAO_sig_i
)
;
output i2c_reg_ctrl_5_0 ;
output [7:0] PRDATA_sig_13 ;
input [2:0] i2c_instruct ;
output [2:0] i2c_instruct_1 ;
input [4:0] i2c_reg_ctrl ;
output [6:0] i2c_seq_regs_28_2_1 ;
output [7:0] i2c_seq_regs_4_3 ;
output [7:1] i2c_seq_regs_12_2_1 ;
output [7:0] i2c_seq_regs_5_3 ;
output [7:0] i2c_seq_regs_1_3 ;
output [7:0] i2c_seq_regs_7_2_1 ;
output [7:0] i2c_seq_regs_19_2_1 ;
output [7:0] i2c_seq_regs_10_2_1 ;
output [7:0] i2c_seq_regs_20_3 ;
output [7:0] i2c_seq_regs_9_2_1 ;
output [7:0] i2c_seq_regs_22_2_1 ;
output [7:0] i2c_seq_regs_8_3 ;
output [7:0] i2c_seq_regs_24_3 ;
output [7:0] i2c_seq_regs_23_2_1 ;
output [6:0] i2c_seq_regs_29_2_1 ;
output [7:0] i2c_seq_regs_11_2_1 ;
output [7:0] i2c_seq_regs_13_2_1 ;
output [7:0] i2c_seq_regs_27_2_1 ;
output [7:0] i2c_seq_regs_14_3 ;
output [7:0] i2c_seq_regs_30_2_1 ;
output [6:0] i2c_seq_regs_31_2_1 ;
output [7:0] i2c_seq_regs_25_2_1 ;
output [7:0] i2c_seq_regs_26_2_1 ;
output [7:0] i2c_seq_regs_17_2_1 ;
output [6:0] i2c_seq_regs_21_2_1 ;
output [7:0] i2c_seq_regs_3_3 ;
output [7:0] i2c_seq_regs_18_2_1 ;
output [7:0] i2c_seq_regs_0_4 ;
output [7:0] i2c_seq_regs_15_2_1 ;
output [7:0] i2c_seq_regs_16_2_1 ;
output [7:0] i2c_seq_regs_6_2_1 ;
output [7:0] i2c_seq_regs_2_3 ;
input [7:0] PWDATA_c ;
input [6:0] PADDR ;
input PADDR_c_0 ;
input PADDR_c_2 ;
input [9:0] i2c_seq_regs_16 ;
input [9:0] i2c_seq_regs_0 ;
input [9:0] i2c_seq_regs_24 ;
input [9:0] i2c_seq_regs_8 ;
input [9:0] i2c_seq_regs_20 ;
input [9:0] i2c_seq_regs_4 ;
input [9:0] i2c_seq_regs_28 ;
input [9:0] i2c_seq_regs_12 ;
input [9:0] i2c_seq_regs_18 ;
input [9:0] i2c_seq_regs_2 ;
input [9:0] i2c_seq_regs_26 ;
input [9:0] i2c_seq_regs_10 ;
input [9:0] i2c_seq_regs_22 ;
input [9:0] i2c_seq_regs_6 ;
input [9:0] i2c_seq_regs_30 ;
input [9:0] i2c_seq_regs_14 ;
input [9:0] i2c_seq_regs_17 ;
input [9:0] i2c_seq_regs_1 ;
input [9:0] i2c_seq_regs_25 ;
input [9:0] i2c_seq_regs_9 ;
input [9:0] i2c_seq_regs_21 ;
input [9:0] i2c_seq_regs_5 ;
input [9:0] i2c_seq_regs_29 ;
input [9:0] i2c_seq_regs_13 ;
input [9:0] i2c_seq_regs_19 ;
input [9:0] i2c_seq_regs_3 ;
input [9:0] i2c_seq_regs_27 ;
input [9:0] i2c_seq_regs_11 ;
input [9:0] i2c_seq_regs_23 ;
input [9:0] i2c_seq_regs_7 ;
input [9:0] i2c_seq_regs_31 ;
input [9:0] i2c_seq_regs_15 ;
input [4:0] sequence_cnt ;
input [7:0] i2c_reg_datI ;
input [15:0] i2c_reg_clk ;
output seq_finished_0_sqmuxa_i_1z ;
output i2c_reg_clk_10 ;
output i2c_reg_clk_18 ;
output un10_seq_enable ;
input trigger_seq_c ;
input trigger_seq_last ;
output sequence_cnt_n4_1z ;
output sequence_cnte ;
output un9_i2c_instruct_i ;
output sequence_cnt_n3_1z ;
output N_1952_i ;
output seq_run_2 ;
output sequence_cnt_n2_1z ;
output sequence_cnt_n1_1z ;
output INT_c ;
input seq_finished ;
output N_94 ;
output N_93 ;
output N_100 ;
output N_45_i ;
output N_60_i ;
output N_51_i ;
output N_63_i ;
input PWRITE_c ;
input PSEL_c ;
input PENABLE_c ;
input seq_run ;
output un10_seq_enable_3_1 ;
output un10_seq_enable_10_1 ;
output un10_seq_enable_14_1 ;
output un10_seq_enable_15_1 ;
output un10_seq_enable_19_1 ;
output un10_seq_enable_27_1 ;
output un10_seq_enable_11_1 ;
output un10_seq_enable_16_1 ;
output un10_seq_enable_20_1 ;
output un10_seq_enable_23_1 ;
output un10_seq_enable_26_1 ;
output un10_seq_enable_29_1 ;
output un10_seq_enable_2_2 ;
output un10_seq_enable_9_1 ;
output un10_seq_enable_13_1 ;
output un10_seq_enable_22_2 ;
output un10_seq_enable_25_1 ;
output un10_seq_enable_30_1 ;
output un10_seq_enable_0_1 ;
output un10_seq_enable_12_1 ;
output un10_seq_enable_17_5 ;
output un10_seq_enable_18_1 ;
output un10_seq_enable_21_1 ;
output un10_seq_enable_28_1 ;
output un10_seq_enable_31_1 ;
output un10_seq_enable_1_1 ;
output un10_seq_enable_4_1 ;
output un10_seq_enable_5_1 ;
output un10_seq_enable_6_1 ;
output un10_seq_enable_7_1 ;
output un10_seq_enable_8_1 ;
output un10_seq_enable_24_1 ;
output un14_seq_enable ;
output un31_psel ;
output un1_seq_enable_1_1z ;
output un9_i2c_instruct_0_set_1z ;
input SDAI_c ;
input PCLK_c ;
input RSTn_c ;
output un9_i2c_instruct_0_i ;
output un9_i2c_instruct_0 ;
output SCLO_sig_i ;
output SDAO_sig_i ;
wire i2c_reg_ctrl_5_0 ;
wire PADDR_c_0 ;
wire PADDR_c_2 ;
wire seq_finished_0_sqmuxa_i_1z ;
wire i2c_reg_clk_10 ;
wire i2c_reg_clk_18 ;
wire un10_seq_enable ;
wire trigger_seq_c ;
wire trigger_seq_last ;
wire sequence_cnt_n4_1z ;
wire sequence_cnte ;
wire un9_i2c_instruct_i ;
wire sequence_cnt_n3_1z ;
wire N_1952_i ;
wire seq_run_2 ;
wire sequence_cnt_n2_1z ;
wire sequence_cnt_n1_1z ;
wire INT_c ;
wire seq_finished ;
wire N_94 ;
wire N_93 ;
wire N_100 ;
wire N_45_i ;
wire N_60_i ;
wire N_51_i ;
wire N_63_i ;
wire PWRITE_c ;
wire PSEL_c ;
wire PENABLE_c ;
wire seq_run ;
wire un10_seq_enable_3_1 ;
wire un10_seq_enable_10_1 ;
wire un10_seq_enable_14_1 ;
wire un10_seq_enable_15_1 ;
wire un10_seq_enable_19_1 ;
wire un10_seq_enable_27_1 ;
wire un10_seq_enable_11_1 ;
wire un10_seq_enable_16_1 ;
wire un10_seq_enable_20_1 ;
wire un10_seq_enable_23_1 ;
wire un10_seq_enable_26_1 ;
wire un10_seq_enable_29_1 ;
wire un10_seq_enable_2_2 ;
wire un10_seq_enable_9_1 ;
wire un10_seq_enable_13_1 ;
wire un10_seq_enable_22_2 ;
wire un10_seq_enable_25_1 ;
wire un10_seq_enable_30_1 ;
wire un10_seq_enable_0_1 ;
wire un10_seq_enable_12_1 ;
wire un10_seq_enable_17_5 ;
wire un10_seq_enable_18_1 ;
wire un10_seq_enable_21_1 ;
wire un10_seq_enable_28_1 ;
wire un10_seq_enable_31_1 ;
wire un10_seq_enable_1_1 ;
wire un10_seq_enable_4_1 ;
wire un10_seq_enable_5_1 ;
wire un10_seq_enable_6_1 ;
wire un10_seq_enable_7_1 ;
wire un10_seq_enable_8_1 ;
wire un10_seq_enable_24_1 ;
wire un14_seq_enable ;
wire un31_psel ;
wire un1_seq_enable_1_1z ;
wire un9_i2c_instruct_0_set_1z ;
wire SDAI_c ;
wire PCLK_c ;
wire RSTn_c ;
wire un9_i2c_instruct_0_i ;
wire un9_i2c_instruct_0 ;
wire SCLO_sig_i ;
wire SDAO_sig_i ;
wire [2:0] bit_counter;
wire [1:1] bit_counter_7;
wire [2:0] SDA_filt;
wire [0:0] i2c_read_reg;
wire [0:0] i2c_read_reg_5;
wire [7:0] i2c_data_out;
wire [0:0] SDAI_sig_history;
wire [0:0] SDAI_sig_history_6;
wire [16:0] i2c_state_cur;
wire [0:0] i2c_status_out;
wire [1:1] status_sig_ns;
wire [0:0] i2c_state_cur_ns;
wire [15:0] i2c_clk_cnt;
wire [15:0] i2c_clk_cnt_s;
wire [0:0] status_sig_RNIG4AR6_S;
wire [0:0] status_sig_RNIG4AR6_Y;
wire [7:0] un9_i2c_clk_cnt_0_data_tmp;
wire [14:0] i2c_clk_cnt_cry;
wire [0:0] i2c_clk_cnt_RNIOED1E_Y;
wire [1:1] i2c_clk_cnt_RNIF5VGE_Y;
wire [2:2] i2c_clk_cnt_RNI7TG0F_Y;
wire [3:3] i2c_clk_cnt_RNI0M2GF_Y;
wire [4:4] i2c_clk_cnt_RNIQFKVF_Y;
wire [5:5] i2c_clk_cnt_RNILA6FG_Y;
wire [6:6] i2c_clk_cnt_RNIH6OUG_Y;
wire [7:7] i2c_clk_cnt_RNIE3AEH_Y;
wire [8:8] i2c_clk_cnt_RNIC1STH_Y;
wire [9:9] i2c_clk_cnt_RNIB0EDI_Y;
wire [10:10] i2c_clk_cnt_RNII45MI_Y;
wire [11:11] i2c_clk_cnt_RNIQ9SUI_Y;
wire [12:12] i2c_clk_cnt_RNI3GJ7J_Y;
wire [13:13] i2c_clk_cnt_RNIDNAGJ_Y;
wire [15:15] i2c_clk_cnt_RNO_FCO;
wire [15:15] i2c_clk_cnt_RNO_Y;
wire [14:14] i2c_clk_cnt_RNIOV1PJ_Y;
wire [13:1] un9_i2c_clk_cnt_a_4;
wire [7:0] PRDATA_sig_13_5_1_0_co1;
wire [7:0] PRDATA_sig_13_5_1_wmux_0_S;
wire [7:0] PRDATA_sig_13_5_1_0_y0;
wire [7:0] PRDATA_sig_13_5_1_0_co0;
wire [7:0] PRDATA_sig_13_5_1_0_wmux_S;
wire [8:8] un5_seq_enable_28_1_0_co1;
wire [8:8] un5_seq_enable_28_1_0_wmux_0_S;
wire [8:8] un5_seq_enable_28_1_0_y0;
wire [8:8] un5_seq_enable_28_1_0_co0;
wire [8:8] un5_seq_enable_28_1_0_wmux_S;
wire [8:8] un5_seq_enable_25_1_0_co1;
wire [8:8] un5_seq_enable_25_1_0_wmux_0_S;
wire [8:8] un5_seq_enable_25_1_0_y0;
wire [8:8] un5_seq_enable_25_1_0_co0;
wire [8:8] un5_seq_enable_25_1_0_wmux_S;
wire [8:8] un5_seq_enable_22_2_1_wmux_3_FCO;
wire [8:8] un5_seq_enable_22_2_1_wmux_3_S;
wire [8:8] un5_seq_enable_22_2_1_0_y1;
wire [8:8] un5_seq_enable_22_2_1_0_y3;
wire [8:8] un5_seq_enable_22_2_1_co1_0;
wire [8:8] un5_seq_enable_22_2_1_wmux_2_S;
wire [8:8] un5_seq_enable_22_2_1_y0_0;
wire [8:8] un5_seq_enable_22_2_1_co0_0;
wire [8:8] un5_seq_enable_22_2_1_wmux_1_S;
wire [8:8] un5_seq_enable_22_2_1_0_co1;
wire [8:8] un5_seq_enable_22_2_1_wmux_0_S;
wire [8:8] un5_seq_enable_22_2_1_0_y0;
wire [8:8] un5_seq_enable_22_2_1_0_co0;
wire [8:8] un5_seq_enable_22_2_1_0_wmux_S;
wire [8:8] un5_seq_enable_15_1_0_co1_3;
wire [8:8] un5_seq_enable_15_1_0_wmux_8_S;
wire [8:8] un5_seq_enable_15_1_0_y3;
wire [8:8] un5_seq_enable_15_1_0_y1;
wire [8:8] un5_seq_enable_15_1_0_y0_3;
wire [8:8] un5_seq_enable_15_1_0_co0_3;
wire [8:8] un5_seq_enable_15_1_0_wmux_7_S;
wire [8:8] un5_seq_enable_15_1_0_y5;
wire [8:8] un5_seq_enable_15_1_0_y7;
wire [8:8] un5_seq_enable_15_1_0_co1_2;
wire [8:8] un5_seq_enable_15_1_0_wmux_6_S;
wire [8:8] un5_seq_enable_15_1_0_y0_2;
wire [8:8] un5_seq_enable_15_1_0_co0_2;
wire [8:8] un5_seq_enable_15_1_0_wmux_5_S;
wire [8:8] un5_seq_enable_15_1_0_co1_1;
wire [8:8] un5_seq_enable_15_1_0_wmux_4_S;
wire [8:8] un5_seq_enable_15_1_0_y0_1;
wire [8:8] un5_seq_enable_15_1_0_co0_1;
wire [8:8] un5_seq_enable_15_1_0_wmux_3_S;
wire [8:8] un5_seq_enable_15_1_0_co1_0;
wire [8:8] un5_seq_enable_15_1_0_wmux_2_S;
wire [8:8] un5_seq_enable_15_1_0_y0_0;
wire [8:8] un5_seq_enable_15_1_0_co0_0;
wire [8:8] un5_seq_enable_15_1_0_wmux_1_S;
wire [8:8] un5_seq_enable_15_1_0_co1;
wire [8:8] un5_seq_enable_15_1_0_wmux_0_S;
wire [8:8] un5_seq_enable_15_1_0_y0;
wire [8:8] un5_seq_enable_15_1_0_co0;
wire [8:8] un5_seq_enable_15_1_0_wmux_S;
wire [9:0] un26_prdata_sig_31_1_0_co1_10;
wire [9:0] un26_prdata_sig_31_1_0_wmux_22_S;
wire [9:0] un26_prdata_sig;
wire [9:0] un26_prdata_sig_31_1_0_y21;
wire [9:0] un26_prdata_sig_31_1_0_y9;
wire [9:0] un26_prdata_sig_31_1_0_co0_10;
wire [9:0] un26_prdata_sig_31_1_0_wmux_21_S;
wire [9:0] un26_prdata_sig_31_1_0_wmux_21_Y;
wire [9:0] un26_prdata_sig_31_1_0_co1_9;
wire [9:0] un26_prdata_sig_31_1_0_wmux_20_S;
wire [9:0] un26_prdata_sig_31_1_0_y3_0;
wire [9:0] un26_prdata_sig_31_1_0_y1_0;
wire [9:0] un26_prdata_sig_31_1_0_y0_8;
wire [9:0] un26_prdata_sig_31_1_0_co0_9;
wire [9:0] un26_prdata_sig_31_1_0_wmux_19_S;
wire [9:0] un26_prdata_sig_31_1_0_y5_0;
wire [9:0] un26_prdata_sig_31_1_0_y7_0;
wire [9:0] un26_prdata_sig_31_1_0_co1_8;
wire [9:0] un26_prdata_sig_31_1_0_wmux_18_S;
wire [9:0] un26_prdata_sig_31_1_0_y0_7;
wire [9:0] un26_prdata_sig_31_1_0_co0_8;
wire [9:0] un26_prdata_sig_31_1_0_wmux_17_S;
wire [9:0] un26_prdata_sig_31_1_0_co1_7;
wire [9:0] un26_prdata_sig_31_1_0_wmux_16_S;
wire [9:0] un26_prdata_sig_31_1_0_y0_6;
wire [9:0] un26_prdata_sig_31_1_0_co0_7;
wire [9:0] un26_prdata_sig_31_1_0_wmux_15_S;
wire [9:0] un26_prdata_sig_31_1_0_co1_6;
wire [9:0] un26_prdata_sig_31_1_0_wmux_14_S;
wire [9:0] un26_prdata_sig_31_1_0_y0_5;
wire [9:0] un26_prdata_sig_31_1_0_co0_6;
wire [9:0] un26_prdata_sig_31_1_0_wmux_13_S;
wire [9:0] un26_prdata_sig_31_1_0_co1_5;
wire [9:0] un26_prdata_sig_31_1_0_wmux_12_S;
wire [9:0] un26_prdata_sig_31_1_0_y0_4;
wire [9:0] un26_prdata_sig_31_1_0_co0_5;
wire [9:0] un26_prdata_sig_31_1_0_wmux_11_S;
wire [9:0] un26_prdata_sig_31_1_0_co1_4;
wire [9:0] un26_prdata_sig_31_1_0_wmux_10_S;
wire [9:0] un26_prdata_sig_31_1_0_wmux_10_Y;
wire [9:0] un26_prdata_sig_31_1_0_co0_4;
wire [9:0] un26_prdata_sig_31_1_0_wmux_9_S;
wire [9:0] un26_prdata_sig_31_1_0_wmux_9_Y;
wire [9:0] un26_prdata_sig_31_1_0_co1_3;
wire [9:0] un26_prdata_sig_31_1_0_wmux_8_S;
wire [9:0] un26_prdata_sig_31_1_0_y3;
wire [9:0] un26_prdata_sig_31_1_0_y1;
wire [9:0] un26_prdata_sig_31_1_0_y0_3;
wire [9:0] un26_prdata_sig_31_1_0_co0_3;
wire [9:0] un26_prdata_sig_31_1_0_wmux_7_S;
wire [9:0] un26_prdata_sig_31_1_0_y5;
wire [9:0] un26_prdata_sig_31_1_0_y7;
wire [9:0] un26_prdata_sig_31_1_0_co1_2;
wire [9:0] un26_prdata_sig_31_1_0_wmux_6_S;
wire [9:0] un26_prdata_sig_31_1_0_y0_2;
wire [9:0] un26_prdata_sig_31_1_0_co0_2;
wire [9:0] un26_prdata_sig_31_1_0_wmux_5_S;
wire [9:0] un26_prdata_sig_31_1_0_co1_1;
wire [9:0] un26_prdata_sig_31_1_0_wmux_4_S;
wire [9:0] un26_prdata_sig_31_1_0_y0_1;
wire [9:0] un26_prdata_sig_31_1_0_co0_1;
wire [9:0] un26_prdata_sig_31_1_0_wmux_3_S;
wire [9:0] un26_prdata_sig_31_1_0_co1_0;
wire [9:0] un26_prdata_sig_31_1_0_wmux_2_S;
wire [9:0] un26_prdata_sig_31_1_0_y0_0;
wire [9:0] un26_prdata_sig_31_1_0_co0_0;
wire [9:0] un26_prdata_sig_31_1_0_wmux_1_S;
wire [9:0] un26_prdata_sig_31_1_0_co1;
wire [9:0] un26_prdata_sig_31_1_0_wmux_0_S;
wire [9:0] un26_prdata_sig_31_1_0_y0;
wire [9:0] un26_prdata_sig_31_1_0_co0;
wire [9:0] un26_prdata_sig_31_1_0_wmux_S;
wire [9:0] un5_seq_enable_31_1_0_co1_10;
wire [9:0] un5_seq_enable_31_1_0_wmux_22_S;
wire [9:0] un5_seq_enable;
wire [9:0] un5_seq_enable_31_1_0_y21;
wire [9:0] un5_seq_enable_31_1_0_y9;
wire [9:0] un5_seq_enable_31_1_0_co0_10;
wire [9:0] un5_seq_enable_31_1_0_wmux_21_S;
wire [9:0] un5_seq_enable_31_1_0_wmux_21_Y;
wire [9:0] un5_seq_enable_31_1_0_co1_9;
wire [9:0] un5_seq_enable_31_1_0_wmux_20_S;
wire [9:0] un5_seq_enable_31_1_0_y3_0;
wire [9:0] un5_seq_enable_31_1_0_y1_0;
wire [9:0] un5_seq_enable_31_1_0_y0_8;
wire [9:0] un5_seq_enable_31_1_0_co0_9;
wire [9:0] un5_seq_enable_31_1_0_wmux_19_S;
wire [9:0] un5_seq_enable_31_1_0_y5_0;
wire [9:0] un5_seq_enable_31_1_0_y7_0;
wire [9:0] un5_seq_enable_31_1_0_co1_8;
wire [9:0] un5_seq_enable_31_1_0_wmux_18_S;
wire [9:0] un5_seq_enable_31_1_0_y0_7;
wire [9:0] un5_seq_enable_31_1_0_co0_8;
wire [9:0] un5_seq_enable_31_1_0_wmux_17_S;
wire [9:0] un5_seq_enable_31_1_0_co1_7;
wire [9:0] un5_seq_enable_31_1_0_wmux_16_S;
wire [9:0] un5_seq_enable_31_1_0_y0_6;
wire [9:0] un5_seq_enable_31_1_0_co0_7;
wire [9:0] un5_seq_enable_31_1_0_wmux_15_S;
wire [9:0] un5_seq_enable_31_1_0_co1_6;
wire [9:0] un5_seq_enable_31_1_0_wmux_14_S;
wire [9:0] un5_seq_enable_31_1_0_y0_5;
wire [9:0] un5_seq_enable_31_1_0_co0_6;
wire [9:0] un5_seq_enable_31_1_0_wmux_13_S;
wire [9:0] un5_seq_enable_31_1_0_co1_5;
wire [9:0] un5_seq_enable_31_1_0_wmux_12_S;
wire [9:0] un5_seq_enable_31_1_0_y0_4;
wire [9:0] un5_seq_enable_31_1_0_co0_5;
wire [9:0] un5_seq_enable_31_1_0_wmux_11_S;
wire [9:0] un5_seq_enable_31_1_0_co1_4;
wire [9:0] un5_seq_enable_31_1_0_wmux_10_S;
wire [9:0] un5_seq_enable_31_1_0_wmux_10_Y;
wire [9:0] un5_seq_enable_31_1_0_co0_4;
wire [9:0] un5_seq_enable_31_1_0_wmux_9_S;
wire [9:0] un5_seq_enable_31_1_0_wmux_9_Y;
wire [9:0] un5_seq_enable_31_1_0_co1_3;
wire [9:0] un5_seq_enable_31_1_0_wmux_8_S;
wire [9:0] un5_seq_enable_31_1_0_y3;
wire [9:0] un5_seq_enable_31_1_0_y1;
wire [9:0] un5_seq_enable_31_1_0_y0_3;
wire [9:0] un5_seq_enable_31_1_0_co0_3;
wire [9:0] un5_seq_enable_31_1_0_wmux_7_S;
wire [9:0] un5_seq_enable_31_1_0_y5;
wire [9:0] un5_seq_enable_31_1_0_y7;
wire [9:0] un5_seq_enable_31_1_0_co1_2;
wire [9:0] un5_seq_enable_31_1_0_wmux_6_S;
wire [9:0] un5_seq_enable_31_1_0_y0_2;
wire [9:0] un5_seq_enable_31_1_0_co0_2;
wire [9:0] un5_seq_enable_31_1_0_wmux_5_S;
wire [9:0] un5_seq_enable_31_1_0_co1_1;
wire [9:0] un5_seq_enable_31_1_0_wmux_4_S;
wire [9:0] un5_seq_enable_31_1_0_y0_1;
wire [9:0] un5_seq_enable_31_1_0_co0_1;
wire [9:0] un5_seq_enable_31_1_0_wmux_3_S;
wire [9:0] un5_seq_enable_31_1_0_co1_0;
wire [9:0] un5_seq_enable_31_1_0_wmux_2_S;
wire [9:0] un5_seq_enable_31_1_0_y0_0;
wire [9:0] un5_seq_enable_31_1_0_co0_0;
wire [9:0] un5_seq_enable_31_1_0_wmux_1_S;
wire [9:0] un5_seq_enable_31_1_0_co1;
wire [9:0] un5_seq_enable_31_1_0_wmux_0_S;
wire [9:0] un5_seq_enable_31_1_0_y0;
wire [9:0] un5_seq_enable_31_1_0_co0;
wire [9:0] un5_seq_enable_31_1_0_wmux_S;
wire [21:12] un1_paddr_1;
wire [319:288] un3_seq_enable;
wire [7:0] i2c_seq_regs_8_3_1;
wire [7:0] i2c_seq_regs_19_2_1_1;
wire [7:0] i2c_seq_regs_11_2_1_1;
wire [7:0] i2c_seq_regs_22_2_1_1;
wire [7:0] i2c_seq_regs_16_2_1_1;
wire [7:0] i2c_seq_regs_3_3_1;
wire [7:0] i2c_seq_regs_10_2_1_1;
wire [7:0] i2c_seq_regs_25_2_1_1;
wire [7:0] i2c_seq_regs_5_3_1;
wire [7:0] i2c_seq_regs_2_3_1;
wire [7:0] i2c_seq_regs_0_4_1;
wire [7:0] i2c_seq_regs_18_2_1_1;
wire [7:0] i2c_seq_regs_9_2_1_1;
wire [7:0] i2c_seq_regs_15_2_1_1;
wire [7:0] i2c_seq_regs_7_2_1_1;
wire [6:0] i2c_seq_regs_21_2_1_1;
wire [7:0] i2c_seq_regs_20_3_1;
wire [7:0] i2c_seq_regs_23_2_1_1;
wire [7:0] i2c_seq_regs_6_2_1_1;
wire [7:0] i2c_seq_regs_14_3_1;
wire [7:0] i2c_seq_regs_1_3_1;
wire [7:0] i2c_seq_regs_24_3_1;
wire [7:0] i2c_seq_regs_13_2_1_1;
wire [7:0] i2c_seq_regs_17_2_1_1;
wire [7:0] i2c_seq_regs_30_2_1_1;
wire [7:0] i2c_seq_regs_27_2_1_1;
wire [7:0] i2c_seq_regs_26_2_1_1;
wire [6:0] i2c_seq_regs_29_2_1_1;
wire [6:0] i2c_seq_regs_31_2_1_1;
wire [1:1] i2c_seq_regs_31_2_1_i_m2_1;
wire [7:0] i2c_seq_regs_4_3_1;
wire [7:1] i2c_seq_regs_12_2_1_1;
wire [0:0] i2c_seq_regs_12_2_1_i_m2_1;
wire [6:0] i2c_seq_regs_28_2_1_1;
wire [7:7] i2c_seq_regs_28_2_1_i_m2_1;
wire [0:0] bit_counter_7_i_m2_1_1;
wire [6:5] PRDATA_sig_13_1;
wire [8:8] un5_seq_enable_30_1;
wire [294:288] un3_seq_enable_2;
wire [305:288] un3_seq_enable_1;
wire [13:13] un1_paddr_1_2;
wire [1:1] i2c_state_cur_ns_i_o2_1_1;
wire [0:0] i2c_state_cur_ns_0;
wire [4:4] i2c_reg_ctrl_2;
wire [1:1] bit_counter_7_0_0;
wire SDAO_sig_Z ;
wire SCLO_sig_Z ;
wire GND ;
wire N_177_i ;
wire VCC ;
wire N_180_i ;
wire N_171_i ;
wire i2c_read_reg_280 ;
wire i2c_clk_pulse_Z ;
wire un1_status_sig_1_Z ;
wire i2c_clk_pulse_2_sqmuxa_i_Z ;
wire SDAO_sig_5_iv_i ;
wire un1_i2c_clk_pulse_5_0_m3_0_Z ;
wire did_ack_Z ;
wire did_ack_4 ;
wire state_handshake_Z ;
wire un10_i2c_clk_pulse ;
wire un1_i2c_state_cur_11_i ;
wire SCLO_sig_1 ;
wire N_13_i ;
wire i2c_int ;
wire N_145_i ;
wire N_153_i ;
wire N_161_i ;
wire N_137_i ;
wire initiate_last_Z ;
wire i2c_initiate_Z ;
wire i2c_clk_cnt_cry_cy ;
wire un9_i2c_clk_cnt_a_4_cry_0 ;
wire un9_i2c_clk_cnt_a_4_cry_0_S ;
wire un9_i2c_clk_cnt_a_4_cry_0_Y ;
wire un9_i2c_clk_cnt_a_4_cry_1 ;
wire un9_i2c_clk_cnt_a_4_cry_1_Y ;
wire un9_i2c_clk_cnt_a_4_cry_2 ;
wire un9_i2c_clk_cnt_a_4_cry_2_Y ;
wire un9_i2c_clk_cnt_a_4_cry_3 ;
wire un9_i2c_clk_cnt_a_4_cry_3_Y ;
wire un9_i2c_clk_cnt_a_4_cry_4 ;
wire un9_i2c_clk_cnt_a_4_cry_4_Y ;
wire un9_i2c_clk_cnt_a_4_cry_5 ;
wire un9_i2c_clk_cnt_a_4_cry_5_Y ;
wire un9_i2c_clk_cnt_a_4_cry_6 ;
wire un9_i2c_clk_cnt_a_4_cry_6_Y ;
wire un9_i2c_clk_cnt_a_4_cry_7 ;
wire un9_i2c_clk_cnt_a_4_cry_7_Y ;
wire un9_i2c_clk_cnt_a_4_cry_8 ;
wire un9_i2c_clk_cnt_a_4_cry_8_Y ;
wire un9_i2c_clk_cnt_a_4_cry_9 ;
wire un9_i2c_clk_cnt_a_4_cry_9_Y ;
wire un9_i2c_clk_cnt_a_4_cry_10 ;
wire un9_i2c_clk_cnt_a_4_cry_10_Y ;
wire un9_i2c_clk_cnt_a_4_cry_11 ;
wire un9_i2c_clk_cnt_a_4_cry_11_Y ;
wire un9_i2c_clk_cnt_a_4_cry_12 ;
wire un9_i2c_clk_cnt_a_4_cry_12_Y ;
wire un9_i2c_clk_cnt_a_4_cry_13 ;
wire un9_i2c_clk_cnt_a_4_cry_13_Y ;
wire un9_i2c_clk_cnt_a_4_cry_1_RNI93L71_S ;
wire un9_i2c_clk_cnt_a_4_cry_1_RNI93L71_Y ;
wire un9_i2c_clk_cnt_a_4_cry_2_RNILD832_S ;
wire un9_i2c_clk_cnt_a_4_cry_2_RNILD832_Y ;
wire un9_i2c_clk_cnt_a_4_cry_4_RNI9SRU2_S ;
wire un9_i2c_clk_cnt_a_4_cry_4_RNI9SRU2_Y ;
wire un9_i2c_clk_cnt_a_4_cry_6_RNI5FFQ3_S ;
wire un9_i2c_clk_cnt_a_4_cry_6_RNI5FFQ3_Y ;
wire un9_i2c_clk_cnt_a_4_cry_8_RNI963M4_S ;
wire un9_i2c_clk_cnt_a_4_cry_8_RNI963M4_Y ;
wire un9_i2c_clk_cnt_a_4_cry_10_RNIH0R45_S ;
wire un9_i2c_clk_cnt_a_4_cry_10_RNIH0R45_Y ;
wire un9_i2c_clk_cnt_a_4_cry_12_RNI1VIJ5_S ;
wire un9_i2c_clk_cnt_a_4_cry_12_RNI1VIJ5_Y ;
wire un9_i2c_clk_cnt_a_4_cry_13_RNI9PTU5_S ;
wire un9_i2c_clk_cnt_a_4_cry_13_RNI9PTU5_Y ;
wire N_492 ;
wire N_490 ;
wire N_489 ;
wire N_494 ;
wire N_1428 ;
wire N_1422 ;
wire N_496 ;
wire N_491 ;
wire N_493 ;
wire N_495 ;
wire un15_bit_to_sda_7_2_1_wmux_3_FCO ;
wire un15_bit_to_sda_7_2_1_wmux_3_S ;
wire un15_bit_to_sda ;
wire un15_bit_to_sda_7_2_1_0_y1 ;
wire un15_bit_to_sda_7_2_1_0_y3 ;
wire un15_bit_to_sda_7_2_1_co1_0 ;
wire un15_bit_to_sda_7_2_1_wmux_2_S ;
wire un15_bit_to_sda_7_2_1_y0_0 ;
wire un15_bit_to_sda_7_2_1_co0_0 ;
wire un15_bit_to_sda_7_2_1_wmux_1_S ;
wire un15_bit_to_sda_7_2_1_0_co1 ;
wire un15_bit_to_sda_7_2_1_wmux_0_S ;
wire un15_bit_to_sda_7_2_1_0_y0 ;
wire un15_bit_to_sda_7_2_1_0_co0 ;
wire un15_bit_to_sda_7_2_1_0_wmux_S ;
wire N_1416 ;
wire N_1402 ;
wire un3_psel ;
wire un31_psel_1 ;
wire N_183_li ;
wire N_192 ;
wire N_254_1 ;
wire N_160 ;
wire N_2324 ;
wire N_137 ;
wire N_2062 ;
wire N_138 ;
wire N_2130 ;
wire N_136 ;
wire N_2351 ;
wire N_139 ;
wire N_2047 ;
wire N_68 ;
wire N_1981 ;
wire N_65_i_Z ;
wire N_69 ;
wire un10_seq_enable_17_3 ;
wire N_2318 ;
wire N_77 ;
wire N_2336 ;
wire N_2097 ;
wire N_82 ;
wire N_2228 ;
wire N_75 ;
wire N_81 ;
wire N_2048 ;
wire N_2261 ;
wire N_1983 ;
wire N_1980 ;
wire N_2320 ;
wire N_2267 ;
wire N_2111 ;
wire N_2302 ;
wire N_2213 ;
wire N_2100 ;
wire N_2356 ;
wire N_2340 ;
wire un31_i2c_state_cur ;
wire un8_pwrite ;
wire N_387 ;
wire N_188 ;
wire N_161_i_1 ;
wire N_51_i_1 ;
wire N_60_i_1 ;
wire N_45_i_1 ;
wire N_13_i_1_1 ;
wire N_5 ;
wire i2c_state_cur_0_sqmuxa ;
wire m10_0 ;
wire N_2322 ;
wire N_2262 ;
wire N_2350 ;
wire N_2325 ;
wire N_2214 ;
wire N_2203 ;
wire N_2194 ;
wire N_212 ;
wire N_181 ;
wire PRDATA_sig_7_sqmuxa ;
wire PRDATA_sig_13_sn_N_11_mux ;
wire N_57 ;
wire N_1432 ;
wire p_m5_1_0 ;
wire un10_seq_enable_32_RNO_0 ;
wire SCLO_sig_1_0_a3_1_Z ;
wire un1_paddr_1_13_1_Z ;
wire N_4_0 ;
wire N_486 ;
wire N_258 ;
wire N_253 ;
wire N_197_li ;
wire un31_psel_3 ;
wire N_67 ;
wire N_134 ;
wire N_133 ;
wire N_474 ;
wire N_473 ;
wire N_475 ;
wire N_472 ;
wire N_471 ;
wire un1_i2c_state_cur_7_0_a3_2_Z ;
wire un1_prdata_sig50_i_a3_1_Z ;
wire N_15_i ;
wire N_11_i_Z ;
wire N_243 ;
wire N_236 ;
wire un8_seq_enable_2_1 ;
wire seq_finished_1_sqmuxa_0_Z ;
wire N_480 ;
wire N_479 ;
wire N_18 ;
wire un8_pwrite_0_a3_2 ;
wire N_1594 ;
wire N_228_i ;
wire N_169_i ;
wire N_233 ;
wire N_370 ;
wire N_246 ;
wire un10_seq_enable_32_RNO ;
wire N_501 ;
wire N_500 ;
wire N_502 ;
wire N_499 ;
wire N_498 ;
wire N_159 ;
wire N_215 ;
wire N_190 ;
wire i4_mux ;
wire N_433 ;
wire N_292 ;
wire N_291 ;
wire N_290 ;
wire N_289 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18_0 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
wire N_7 ;
wire N_6 ;
wire N_1 ;
  CFG1 SDAO_sig_RNIUF1C (
	.A(SDAO_sig_Z),
	.Y(SDAO_sig_i)
);
defparam SDAO_sig_RNIUF1C.INIT=2'h1;
  CFG1 SCLO_sig_RNI8129 (
	.A(SCLO_sig_Z),
	.Y(SCLO_sig_i)
);
defparam SCLO_sig_RNI8129.INIT=2'h1;
  CFG1 un1_i2c_reg_ctrl_1_RNI7IHF (
	.A(un9_i2c_instruct_0),
	.Y(un9_i2c_instruct_0_i)
);
defparam un1_i2c_reg_ctrl_1_RNI7IHF.INIT=2'h1;
// @9:230
  SLE \bit_counter[0]  (
	.Q(bit_counter[0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_177_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \bit_counter[1]  (
	.Q(bit_counter[1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(bit_counter_7[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \bit_counter[2]  (
	.Q(bit_counter[2]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_180_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:131
  SLE \SDA_filt[0]  (
	.Q(SDA_filt[0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDAI_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:131
  SLE \SDA_filt[1]  (
	.Q(SDA_filt[1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDA_filt[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:131
  SLE \SDA_filt[2]  (
	.Q(SDA_filt[2]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDA_filt[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[0]  (
	.Q(i2c_read_reg[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_read_reg_5[0]),
	.EN(N_171_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[1]  (
	.Q(i2c_data_out[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_read_reg[0]),
	.EN(i2c_read_reg_280),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[2]  (
	.Q(i2c_data_out[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[0]),
	.EN(i2c_read_reg_280),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[3]  (
	.Q(i2c_data_out[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[1]),
	.EN(i2c_read_reg_280),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[4]  (
	.Q(i2c_data_out[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[2]),
	.EN(i2c_read_reg_280),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[5]  (
	.Q(i2c_data_out[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[3]),
	.EN(i2c_read_reg_280),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[6]  (
	.Q(i2c_data_out[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[4]),
	.EN(i2c_read_reg_280),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[7]  (
	.Q(i2c_data_out[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[5]),
	.EN(i2c_read_reg_280),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_read_reg[8]  (
	.Q(i2c_data_out[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_data_out[6]),
	.EN(i2c_read_reg_280),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:131
  SLE \SDAI_sig_history[0]  (
	.Q(SDAI_sig_history[0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDAI_sig_history_6[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE i2c_clk_pulse (
	.Q(i2c_clk_pulse_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(un1_status_sig_1_Z),
	.EN(i2c_clk_pulse_2_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE SDAO_sig (
	.Q(SDAO_sig_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SDAO_sig_5_iv_i),
	.EN(un1_i2c_clk_pulse_5_0_m3_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE did_ack (
	.Q(did_ack_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(did_ack_4),
	.EN(i2c_state_cur[16]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE state_handshake (
	.Q(state_handshake_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(un10_i2c_clk_pulse),
	.EN(un1_i2c_state_cur_11_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE SCLO_sig (
	.Q(SCLO_sig_Z),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(SCLO_sig_1),
	.EN(un1_i2c_clk_pulse_5_0_m3_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \status_sig[0]  (
	.Q(i2c_status_out[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_13_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \status_sig[1]  (
	.Q(i2c_int),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(status_sig_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[14]  (
	.Q(i2c_state_cur[14]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[15]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[13]  (
	.Q(i2c_state_cur[13]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[14]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[12]  (
	.Q(i2c_state_cur[12]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[13]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[11]  (
	.Q(i2c_state_cur[11]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_145_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[10]  (
	.Q(i2c_state_cur[10]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[11]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[9]  (
	.Q(i2c_state_cur[9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[10]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[8]  (
	.Q(i2c_state_cur[8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[9]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[7]  (
	.Q(i2c_state_cur[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_153_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[6]  (
	.Q(i2c_state_cur[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[7]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[5]  (
	.Q(i2c_state_cur[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[6]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[4]  (
	.Q(i2c_state_cur[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[5]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[3]  (
	.Q(i2c_state_cur[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_161_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[2]  (
	.Q(i2c_state_cur[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[3]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[1]  (
	.Q(i2c_state_cur[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[2]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[0]  (
	.Q(i2c_state_cur[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur[1]),
	.EN(un10_i2c_clk_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[16]  (
	.Q(i2c_state_cur[16]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_state_cur_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE \i2c_state_cur[15]  (
	.Q(i2c_state_cur[15]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_137_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:230
  SLE initiate_last (
	.Q(initiate_last_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_initiate_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  SLE un9_i2c_instruct_0_set (
	.Q(un9_i2c_instruct_0_set_1z),
	.ADn(GND),
	.ALn(un9_i2c_instruct_0_i),
	.CLK(un1_seq_enable_1_1z),
	.D(GND),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[0]  (
	.Q(i2c_clk_cnt[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[1]  (
	.Q(i2c_clk_cnt[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[2]  (
	.Q(i2c_clk_cnt[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[3]  (
	.Q(i2c_clk_cnt[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[4]  (
	.Q(i2c_clk_cnt[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[5]  (
	.Q(i2c_clk_cnt[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[6]  (
	.Q(i2c_clk_cnt[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[7]  (
	.Q(i2c_clk_cnt[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[8]  (
	.Q(i2c_clk_cnt[8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[9]  (
	.Q(i2c_clk_cnt[9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[10]  (
	.Q(i2c_clk_cnt[10]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[11]  (
	.Q(i2c_clk_cnt[11]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[12]  (
	.Q(i2c_clk_cnt[12]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[13]  (
	.Q(i2c_clk_cnt[13]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[14]  (
	.Q(i2c_clk_cnt[14]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:201
  SLE \i2c_clk_cnt[15]  (
	.Q(i2c_clk_cnt[15]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(i2c_clk_cnt_s[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:205
  ARI1 \status_sig_RNIG4AR6[0]  (
	.FCO(i2c_clk_cnt_cry_cy),
	.S(status_sig_RNIG4AR6_S[0]),
	.Y(status_sig_RNIG4AR6_Y[0]),
	.B(un9_i2c_clk_cnt_0_data_tmp[7]),
	.C(i2c_int),
	.D(i2c_status_out[0]),
	.A(VCC),
	.FCI(VCC)
);
defparam \status_sig_RNIG4AR6[0] .INIT=20'h4A800;
// @9:205
  ARI1 \i2c_clk_cnt_RNIOED1E[0]  (
	.FCO(i2c_clk_cnt_cry[0]),
	.S(i2c_clk_cnt_s[0]),
	.Y(i2c_clk_cnt_RNIOED1E_Y[0]),
	.B(i2c_clk_cnt[0]),
	.C(i2c_status_out[0]),
	.D(i2c_int),
	.A(un9_i2c_clk_cnt_0_data_tmp[7]),
	.FCI(i2c_clk_cnt_cry_cy)
);
defparam \i2c_clk_cnt_RNIOED1E[0] .INIT=20'h4A800;
// @9:205
  ARI1 \i2c_clk_cnt_RNIF5VGE[1]  (
	.FCO(i2c_clk_cnt_cry[1]),
	.S(i2c_clk_cnt_s[1]),
	.Y(i2c_clk_cnt_RNIF5VGE_Y[1]),
	.B(i2c_clk_cnt[1]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[0])
);
defparam \i2c_clk_cnt_RNIF5VGE[1] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNI7TG0F[2]  (
	.FCO(i2c_clk_cnt_cry[2]),
	.S(i2c_clk_cnt_s[2]),
	.Y(i2c_clk_cnt_RNI7TG0F_Y[2]),
	.B(i2c_clk_cnt[2]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[1])
);
defparam \i2c_clk_cnt_RNI7TG0F[2] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNI0M2GF[3]  (
	.FCO(i2c_clk_cnt_cry[3]),
	.S(i2c_clk_cnt_s[3]),
	.Y(i2c_clk_cnt_RNI0M2GF_Y[3]),
	.B(i2c_clk_cnt[3]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[2])
);
defparam \i2c_clk_cnt_RNI0M2GF[3] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNIQFKVF[4]  (
	.FCO(i2c_clk_cnt_cry[4]),
	.S(i2c_clk_cnt_s[4]),
	.Y(i2c_clk_cnt_RNIQFKVF_Y[4]),
	.B(i2c_clk_cnt[4]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[3])
);
defparam \i2c_clk_cnt_RNIQFKVF[4] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNILA6FG[5]  (
	.FCO(i2c_clk_cnt_cry[5]),
	.S(i2c_clk_cnt_s[5]),
	.Y(i2c_clk_cnt_RNILA6FG_Y[5]),
	.B(i2c_clk_cnt[5]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[4])
);
defparam \i2c_clk_cnt_RNILA6FG[5] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNIH6OUG[6]  (
	.FCO(i2c_clk_cnt_cry[6]),
	.S(i2c_clk_cnt_s[6]),
	.Y(i2c_clk_cnt_RNIH6OUG_Y[6]),
	.B(i2c_clk_cnt[6]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[5])
);
defparam \i2c_clk_cnt_RNIH6OUG[6] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNIE3AEH[7]  (
	.FCO(i2c_clk_cnt_cry[7]),
	.S(i2c_clk_cnt_s[7]),
	.Y(i2c_clk_cnt_RNIE3AEH_Y[7]),
	.B(i2c_clk_cnt[7]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[6])
);
defparam \i2c_clk_cnt_RNIE3AEH[7] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNIC1STH[8]  (
	.FCO(i2c_clk_cnt_cry[8]),
	.S(i2c_clk_cnt_s[8]),
	.Y(i2c_clk_cnt_RNIC1STH_Y[8]),
	.B(i2c_clk_cnt[8]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[7])
);
defparam \i2c_clk_cnt_RNIC1STH[8] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNIB0EDI[9]  (
	.FCO(i2c_clk_cnt_cry[9]),
	.S(i2c_clk_cnt_s[9]),
	.Y(i2c_clk_cnt_RNIB0EDI_Y[9]),
	.B(i2c_clk_cnt[9]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[8])
);
defparam \i2c_clk_cnt_RNIB0EDI[9] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNII45MI[10]  (
	.FCO(i2c_clk_cnt_cry[10]),
	.S(i2c_clk_cnt_s[10]),
	.Y(i2c_clk_cnt_RNII45MI_Y[10]),
	.B(i2c_clk_cnt[10]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[9])
);
defparam \i2c_clk_cnt_RNII45MI[10] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNIQ9SUI[11]  (
	.FCO(i2c_clk_cnt_cry[11]),
	.S(i2c_clk_cnt_s[11]),
	.Y(i2c_clk_cnt_RNIQ9SUI_Y[11]),
	.B(i2c_clk_cnt[11]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[10])
);
defparam \i2c_clk_cnt_RNIQ9SUI[11] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNI3GJ7J[12]  (
	.FCO(i2c_clk_cnt_cry[12]),
	.S(i2c_clk_cnt_s[12]),
	.Y(i2c_clk_cnt_RNI3GJ7J_Y[12]),
	.B(i2c_clk_cnt[12]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[11])
);
defparam \i2c_clk_cnt_RNI3GJ7J[12] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNIDNAGJ[13]  (
	.FCO(i2c_clk_cnt_cry[13]),
	.S(i2c_clk_cnt_s[13]),
	.Y(i2c_clk_cnt_RNIDNAGJ_Y[13]),
	.B(i2c_clk_cnt[13]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[12])
);
defparam \i2c_clk_cnt_RNIDNAGJ[13] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNO[15]  (
	.FCO(i2c_clk_cnt_RNO_FCO[15]),
	.S(i2c_clk_cnt_s[15]),
	.Y(i2c_clk_cnt_RNO_Y[15]),
	.B(i2c_clk_cnt[15]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[14])
);
defparam \i2c_clk_cnt_RNO[15] .INIT=20'h42200;
// @9:205
  ARI1 \i2c_clk_cnt_RNIOV1PJ[14]  (
	.FCO(i2c_clk_cnt_cry[14]),
	.S(i2c_clk_cnt_s[14]),
	.Y(i2c_clk_cnt_RNIOV1PJ_Y[14]),
	.B(i2c_clk_cnt[14]),
	.C(un1_status_sig_1_Z),
	.D(GND),
	.A(VCC),
	.FCI(i2c_clk_cnt_cry[13])
);
defparam \i2c_clk_cnt_RNIOV1PJ[14] .INIT=20'h42200;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_0  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_0),
	.S(un9_i2c_clk_cnt_a_4_cry_0_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_0_Y),
	.B(i2c_reg_clk[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_0 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_1  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_1),
	.S(un9_i2c_clk_cnt_a_4[1]),
	.Y(un9_i2c_clk_cnt_a_4_cry_1_Y),
	.B(i2c_reg_clk[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_0)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_1 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_2  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_2),
	.S(un9_i2c_clk_cnt_a_4[2]),
	.Y(un9_i2c_clk_cnt_a_4_cry_2_Y),
	.B(i2c_reg_clk[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_1)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_2 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_3  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_3),
	.S(un9_i2c_clk_cnt_a_4[3]),
	.Y(un9_i2c_clk_cnt_a_4_cry_3_Y),
	.B(i2c_reg_clk[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_2)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_3 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_4  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_4),
	.S(un9_i2c_clk_cnt_a_4[4]),
	.Y(un9_i2c_clk_cnt_a_4_cry_4_Y),
	.B(i2c_reg_clk[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_3)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_4 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_5  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_5),
	.S(un9_i2c_clk_cnt_a_4[5]),
	.Y(un9_i2c_clk_cnt_a_4_cry_5_Y),
	.B(i2c_reg_clk[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_4)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_5 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_6  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_6),
	.S(un9_i2c_clk_cnt_a_4[6]),
	.Y(un9_i2c_clk_cnt_a_4_cry_6_Y),
	.B(i2c_reg_clk[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_5)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_6 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_7  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_7),
	.S(un9_i2c_clk_cnt_a_4[7]),
	.Y(un9_i2c_clk_cnt_a_4_cry_7_Y),
	.B(i2c_reg_clk[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_6)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_7 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_8  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_8),
	.S(un9_i2c_clk_cnt_a_4[8]),
	.Y(un9_i2c_clk_cnt_a_4_cry_8_Y),
	.B(i2c_reg_clk[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_7)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_8 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_9  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_9),
	.S(un9_i2c_clk_cnt_a_4[9]),
	.Y(un9_i2c_clk_cnt_a_4_cry_9_Y),
	.B(i2c_reg_clk[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_8)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_9 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_10  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_10),
	.S(un9_i2c_clk_cnt_a_4[10]),
	.Y(un9_i2c_clk_cnt_a_4_cry_10_Y),
	.B(i2c_reg_clk[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_9)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_10 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_11  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_11),
	.S(un9_i2c_clk_cnt_a_4[11]),
	.Y(un9_i2c_clk_cnt_a_4_cry_11_Y),
	.B(i2c_reg_clk[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_10)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_11 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_12  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_12),
	.S(un9_i2c_clk_cnt_a_4[12]),
	.Y(un9_i2c_clk_cnt_a_4_cry_12_Y),
	.B(i2c_reg_clk[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_11)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_12 .INIT=20'h65500;
// @9:212
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_13  (
	.FCO(un9_i2c_clk_cnt_a_4_cry_13),
	.S(un9_i2c_clk_cnt_a_4[13]),
	.Y(un9_i2c_clk_cnt_a_4_cry_13_Y),
	.B(i2c_reg_clk[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_a_4_cry_12)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_13 .INIT=20'h65500;
// @10:164
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_1_RNI93L71  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[0]),
	.S(un9_i2c_clk_cnt_a_4_cry_1_RNI93L71_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_1_RNI93L71_Y),
	.B(i2c_clk_cnt[0]),
	.C(i2c_clk_cnt[1]),
	.D(un9_i2c_clk_cnt_a_4[1]),
	.A(i2c_reg_clk[2]),
	.FCI(GND)
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_1_RNI93L71 .INIT=20'h64182;
// @10:164
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_2_RNILD832  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[1]),
	.S(un9_i2c_clk_cnt_a_4_cry_2_RNILD832_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_2_RNILD832_Y),
	.B(i2c_clk_cnt[2]),
	.C(i2c_clk_cnt[3]),
	.D(un9_i2c_clk_cnt_a_4[2]),
	.A(un9_i2c_clk_cnt_a_4[3]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[0])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_2_RNILD832 .INIT=20'h68421;
// @10:164
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_4_RNI9SRU2  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[2]),
	.S(un9_i2c_clk_cnt_a_4_cry_4_RNI9SRU2_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_4_RNI9SRU2_Y),
	.B(i2c_clk_cnt[4]),
	.C(i2c_clk_cnt[5]),
	.D(un9_i2c_clk_cnt_a_4[4]),
	.A(un9_i2c_clk_cnt_a_4[5]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[1])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_4_RNI9SRU2 .INIT=20'h68421;
// @10:164
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_6_RNI5FFQ3  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[3]),
	.S(un9_i2c_clk_cnt_a_4_cry_6_RNI5FFQ3_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_6_RNI5FFQ3_Y),
	.B(i2c_clk_cnt[6]),
	.C(i2c_clk_cnt[7]),
	.D(un9_i2c_clk_cnt_a_4[6]),
	.A(un9_i2c_clk_cnt_a_4[7]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[2])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_6_RNI5FFQ3 .INIT=20'h68421;
// @10:164
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_8_RNI963M4  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[4]),
	.S(un9_i2c_clk_cnt_a_4_cry_8_RNI963M4_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_8_RNI963M4_Y),
	.B(i2c_clk_cnt[8]),
	.C(i2c_clk_cnt[9]),
	.D(un9_i2c_clk_cnt_a_4[8]),
	.A(un9_i2c_clk_cnt_a_4[9]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[3])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_8_RNI963M4 .INIT=20'h68421;
// @10:164
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_10_RNIH0R45  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[5]),
	.S(un9_i2c_clk_cnt_a_4_cry_10_RNIH0R45_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_10_RNIH0R45_Y),
	.B(i2c_clk_cnt[10]),
	.C(i2c_clk_cnt[11]),
	.D(un9_i2c_clk_cnt_a_4[10]),
	.A(un9_i2c_clk_cnt_a_4[11]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[4])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_10_RNIH0R45 .INIT=20'h68421;
// @10:164
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_12_RNI1VIJ5  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[6]),
	.S(un9_i2c_clk_cnt_a_4_cry_12_RNI1VIJ5_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_12_RNI1VIJ5_Y),
	.B(i2c_clk_cnt[12]),
	.C(i2c_clk_cnt[13]),
	.D(un9_i2c_clk_cnt_a_4[12]),
	.A(un9_i2c_clk_cnt_a_4[13]),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[5])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_12_RNI1VIJ5 .INIT=20'h68421;
// @10:164
  ARI1 \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_13_RNI9PTU5  (
	.FCO(un9_i2c_clk_cnt_0_data_tmp[7]),
	.S(un9_i2c_clk_cnt_a_4_cry_13_RNI9PTU5_S),
	.Y(un9_i2c_clk_cnt_a_4_cry_13_RNI9PTU5_Y),
	.B(i2c_clk_cnt[14]),
	.C(i2c_clk_cnt[15]),
	.D(un9_i2c_clk_cnt_a_4_cry_13),
	.A(VCC),
	.FCI(un9_i2c_clk_cnt_0_data_tmp[6])
);
defparam \p_i2c_clock_gen.un9_i2c_clk_cnt_a_4_cry_13_RNI9PTU5 .INIT=20'h61800;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[3]  (
	.FCO(PRDATA_sig_13_5_1_0_co1[3]),
	.S(PRDATA_sig_13_5_1_wmux_0_S[3]),
	.Y(N_492),
	.B(PADDR[2]),
	.C(i2c_reg_datI[3]),
	.D(i2c_data_out[3]),
	.A(PRDATA_sig_13_5_1_0_y0[3]),
	.FCI(PRDATA_sig_13_5_1_0_co0[3])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[3] .INIT=20'h0F588;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[3]  (
	.FCO(PRDATA_sig_13_5_1_0_co0[3]),
	.S(PRDATA_sig_13_5_1_0_wmux_S[3]),
	.Y(PRDATA_sig_13_5_1_0_y0[3]),
	.B(PADDR[2]),
	.C(i2c_reg_clk[3]),
	.D(i2c_reg_clk[11]),
	.A(PADDR[0]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[3] .INIT=20'h0FA44;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[1]  (
	.FCO(PRDATA_sig_13_5_1_0_co1[1]),
	.S(PRDATA_sig_13_5_1_wmux_0_S[1]),
	.Y(N_490),
	.B(PADDR[2]),
	.C(i2c_reg_datI[1]),
	.D(i2c_data_out[1]),
	.A(PRDATA_sig_13_5_1_0_y0[1]),
	.FCI(PRDATA_sig_13_5_1_0_co0[1])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[1] .INIT=20'h0F588;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[1]  (
	.FCO(PRDATA_sig_13_5_1_0_co0[1]),
	.S(PRDATA_sig_13_5_1_0_wmux_S[1]),
	.Y(PRDATA_sig_13_5_1_0_y0[1]),
	.B(PADDR[2]),
	.C(i2c_reg_clk[1]),
	.D(i2c_reg_clk[9]),
	.A(PADDR[0]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[1] .INIT=20'h0FA44;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[0]  (
	.FCO(PRDATA_sig_13_5_1_0_co1[0]),
	.S(PRDATA_sig_13_5_1_wmux_0_S[0]),
	.Y(N_489),
	.B(PADDR[2]),
	.C(i2c_reg_datI[0]),
	.D(i2c_data_out[0]),
	.A(PRDATA_sig_13_5_1_0_y0[0]),
	.FCI(PRDATA_sig_13_5_1_0_co0[0])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[0] .INIT=20'h0F588;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[0]  (
	.FCO(PRDATA_sig_13_5_1_0_co0[0]),
	.S(PRDATA_sig_13_5_1_0_wmux_S[0]),
	.Y(PRDATA_sig_13_5_1_0_y0[0]),
	.B(PADDR[2]),
	.C(i2c_reg_clk[0]),
	.D(i2c_reg_clk[8]),
	.A(PADDR[0]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[0] .INIT=20'h0FA44;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[5]  (
	.FCO(PRDATA_sig_13_5_1_0_co1[5]),
	.S(PRDATA_sig_13_5_1_wmux_0_S[5]),
	.Y(N_494),
	.B(PADDR[2]),
	.C(i2c_reg_datI[5]),
	.D(i2c_data_out[5]),
	.A(PRDATA_sig_13_5_1_0_y0[5]),
	.FCI(PRDATA_sig_13_5_1_0_co0[5])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[5] .INIT=20'h0F588;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[5]  (
	.FCO(PRDATA_sig_13_5_1_0_co0[5]),
	.S(PRDATA_sig_13_5_1_0_wmux_S[5]),
	.Y(PRDATA_sig_13_5_1_0_y0[5]),
	.B(PADDR[2]),
	.C(i2c_reg_clk[5]),
	.D(i2c_reg_clk[13]),
	.A(PADDR[0]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[5] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_28_1_0_wmux_0[8]  (
	.FCO(un5_seq_enable_28_1_0_co1[8]),
	.S(un5_seq_enable_28_1_0_wmux_0_S[8]),
	.Y(N_1428),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_15[8]),
	.D(i2c_seq_regs_31[8]),
	.A(un5_seq_enable_28_1_0_y0[8]),
	.FCI(un5_seq_enable_28_1_0_co0[8])
);
defparam \un5_seq_enable_28_1_0_wmux_0[8] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_28_1_0_wmux[8]  (
	.FCO(un5_seq_enable_28_1_0_co0[8]),
	.S(un5_seq_enable_28_1_0_wmux_S[8]),
	.Y(un5_seq_enable_28_1_0_y0[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_7[8]),
	.D(i2c_seq_regs_23[8]),
	.A(sequence_cnt[4]),
	.FCI(VCC)
);
defparam \un5_seq_enable_28_1_0_wmux[8] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_25_1_0_wmux_0[8]  (
	.FCO(un5_seq_enable_25_1_0_co1[8]),
	.S(un5_seq_enable_25_1_0_wmux_0_S[8]),
	.Y(N_1422),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_11[8]),
	.D(i2c_seq_regs_27[8]),
	.A(un5_seq_enable_25_1_0_y0[8]),
	.FCI(un5_seq_enable_25_1_0_co0[8])
);
defparam \un5_seq_enable_25_1_0_wmux_0[8] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_25_1_0_wmux[8]  (
	.FCO(un5_seq_enable_25_1_0_co0[8]),
	.S(un5_seq_enable_25_1_0_wmux_S[8]),
	.Y(un5_seq_enable_25_1_0_y0[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_3[8]),
	.D(i2c_seq_regs_19[8]),
	.A(sequence_cnt[4]),
	.FCI(VCC)
);
defparam \un5_seq_enable_25_1_0_wmux[8] .INIT=20'h0FA44;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[7]  (
	.FCO(PRDATA_sig_13_5_1_0_co1[7]),
	.S(PRDATA_sig_13_5_1_wmux_0_S[7]),
	.Y(N_496),
	.B(PADDR[2]),
	.C(i2c_reg_datI[7]),
	.D(i2c_data_out[7]),
	.A(PRDATA_sig_13_5_1_0_y0[7]),
	.FCI(PRDATA_sig_13_5_1_0_co0[7])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[7] .INIT=20'h0F588;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[7]  (
	.FCO(PRDATA_sig_13_5_1_0_co0[7]),
	.S(PRDATA_sig_13_5_1_0_wmux_S[7]),
	.Y(PRDATA_sig_13_5_1_0_y0[7]),
	.B(PADDR[2]),
	.C(i2c_reg_clk[7]),
	.D(i2c_reg_clk[15]),
	.A(PADDR[0]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[7] .INIT=20'h0FA44;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[2]  (
	.FCO(PRDATA_sig_13_5_1_0_co1[2]),
	.S(PRDATA_sig_13_5_1_wmux_0_S[2]),
	.Y(N_491),
	.B(PADDR[2]),
	.C(i2c_reg_datI[2]),
	.D(i2c_data_out[2]),
	.A(PRDATA_sig_13_5_1_0_y0[2]),
	.FCI(PRDATA_sig_13_5_1_0_co0[2])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[2] .INIT=20'h0F588;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[2]  (
	.FCO(PRDATA_sig_13_5_1_0_co0[2]),
	.S(PRDATA_sig_13_5_1_0_wmux_S[2]),
	.Y(PRDATA_sig_13_5_1_0_y0[2]),
	.B(PADDR[2]),
	.C(i2c_reg_clk[2]),
	.D(i2c_reg_clk[10]),
	.A(PADDR[0]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[2] .INIT=20'h0FA44;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[4]  (
	.FCO(PRDATA_sig_13_5_1_0_co1[4]),
	.S(PRDATA_sig_13_5_1_wmux_0_S[4]),
	.Y(N_493),
	.B(PADDR[2]),
	.C(i2c_reg_datI[4]),
	.D(i2c_data_out[4]),
	.A(PRDATA_sig_13_5_1_0_y0[4]),
	.FCI(PRDATA_sig_13_5_1_0_co0[4])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[4] .INIT=20'h0F588;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[4]  (
	.FCO(PRDATA_sig_13_5_1_0_co0[4]),
	.S(PRDATA_sig_13_5_1_0_wmux_S[4]),
	.Y(PRDATA_sig_13_5_1_0_y0[4]),
	.B(PADDR[2]),
	.C(i2c_reg_clk[4]),
	.D(i2c_reg_clk[12]),
	.A(PADDR[0]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[4] .INIT=20'h0FA44;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[6]  (
	.FCO(PRDATA_sig_13_5_1_0_co1[6]),
	.S(PRDATA_sig_13_5_1_wmux_0_S[6]),
	.Y(N_495),
	.B(PADDR[2]),
	.C(i2c_reg_datI[6]),
	.D(i2c_data_out[6]),
	.A(PRDATA_sig_13_5_1_0_y0[6]),
	.FCI(PRDATA_sig_13_5_1_0_co0[6])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_wmux_0[6] .INIT=20'h0F588;
// @10:215
  ARI1 \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[6]  (
	.FCO(PRDATA_sig_13_5_1_0_co0[6]),
	.S(PRDATA_sig_13_5_1_0_wmux_S[6]),
	.Y(PRDATA_sig_13_5_1_0_y0[6]),
	.B(PADDR[2]),
	.C(i2c_reg_clk[6]),
	.D(i2c_reg_clk[14]),
	.A(PADDR[0]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_5_1_0_wmux[6] .INIT=20'h0FA44;
  ARI1 un15_bit_to_sda_7_2_1_wmux_3 (
	.FCO(un15_bit_to_sda_7_2_1_wmux_3_FCO),
	.S(un15_bit_to_sda_7_2_1_wmux_3_S),
	.Y(un15_bit_to_sda),
	.B(un15_bit_to_sda_7_2_1_0_y1),
	.C(bit_counter[2]),
	.D(VCC),
	.A(un15_bit_to_sda_7_2_1_0_y3),
	.FCI(un15_bit_to_sda_7_2_1_co1_0)
);
defparam un15_bit_to_sda_7_2_1_wmux_3.INIT=20'h0EC2C;
  ARI1 un15_bit_to_sda_7_2_1_wmux_2 (
	.FCO(un15_bit_to_sda_7_2_1_co1_0),
	.S(un15_bit_to_sda_7_2_1_wmux_2_S),
	.Y(un15_bit_to_sda_7_2_1_0_y3),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[6]),
	.D(i2c_reg_datI[7]),
	.A(un15_bit_to_sda_7_2_1_y0_0),
	.FCI(un15_bit_to_sda_7_2_1_co0_0)
);
defparam un15_bit_to_sda_7_2_1_wmux_2.INIT=20'h0F588;
  ARI1 un15_bit_to_sda_7_2_1_wmux_1 (
	.FCO(un15_bit_to_sda_7_2_1_co0_0),
	.S(un15_bit_to_sda_7_2_1_wmux_1_S),
	.Y(un15_bit_to_sda_7_2_1_y0_0),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[4]),
	.D(i2c_reg_datI[5]),
	.A(bit_counter[0]),
	.FCI(un15_bit_to_sda_7_2_1_0_co1)
);
defparam un15_bit_to_sda_7_2_1_wmux_1.INIT=20'h0FA44;
  ARI1 un15_bit_to_sda_7_2_1_wmux_0 (
	.FCO(un15_bit_to_sda_7_2_1_0_co1),
	.S(un15_bit_to_sda_7_2_1_wmux_0_S),
	.Y(un15_bit_to_sda_7_2_1_0_y1),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[2]),
	.D(i2c_reg_datI[3]),
	.A(un15_bit_to_sda_7_2_1_0_y0),
	.FCI(un15_bit_to_sda_7_2_1_0_co0)
);
defparam un15_bit_to_sda_7_2_1_wmux_0.INIT=20'h0F588;
  ARI1 un15_bit_to_sda_7_2_1_0_wmux (
	.FCO(un15_bit_to_sda_7_2_1_0_co0),
	.S(un15_bit_to_sda_7_2_1_0_wmux_S),
	.Y(un15_bit_to_sda_7_2_1_0_y0),
	.B(bit_counter[1]),
	.C(i2c_reg_datI[0]),
	.D(i2c_reg_datI[1]),
	.A(bit_counter[0]),
	.FCI(VCC)
);
defparam un15_bit_to_sda_7_2_1_0_wmux.INIT=20'h0FA44;
  ARI1 \un5_seq_enable_22_2_1_wmux_3[8]  (
	.FCO(un5_seq_enable_22_2_1_wmux_3_FCO[8]),
	.S(un5_seq_enable_22_2_1_wmux_3_S[8]),
	.Y(N_1416),
	.B(un5_seq_enable_22_2_1_0_y1[8]),
	.C(sequence_cnt[2]),
	.D(VCC),
	.A(un5_seq_enable_22_2_1_0_y3[8]),
	.FCI(un5_seq_enable_22_2_1_co1_0[8])
);
defparam \un5_seq_enable_22_2_1_wmux_3[8] .INIT=20'h0EC2C;
  ARI1 \un5_seq_enable_22_2_1_wmux_2[8]  (
	.FCO(un5_seq_enable_22_2_1_co1_0[8]),
	.S(un5_seq_enable_22_2_1_wmux_2_S[8]),
	.Y(un5_seq_enable_22_2_1_0_y3[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_13[8]),
	.D(i2c_seq_regs_29[8]),
	.A(un5_seq_enable_22_2_1_y0_0[8]),
	.FCI(un5_seq_enable_22_2_1_co0_0[8])
);
defparam \un5_seq_enable_22_2_1_wmux_2[8] .INIT=20'h0F588;
  ARI1 \un5_seq_enable_22_2_1_wmux_1[8]  (
	.FCO(un5_seq_enable_22_2_1_co0_0[8]),
	.S(un5_seq_enable_22_2_1_wmux_1_S[8]),
	.Y(un5_seq_enable_22_2_1_y0_0[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_5[8]),
	.D(i2c_seq_regs_21[8]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_22_2_1_0_co1[8])
);
defparam \un5_seq_enable_22_2_1_wmux_1[8] .INIT=20'h0FA44;
  ARI1 \un5_seq_enable_22_2_1_wmux_0[8]  (
	.FCO(un5_seq_enable_22_2_1_0_co1[8]),
	.S(un5_seq_enable_22_2_1_wmux_0_S[8]),
	.Y(un5_seq_enable_22_2_1_0_y1[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_9[8]),
	.D(i2c_seq_regs_25[8]),
	.A(un5_seq_enable_22_2_1_0_y0[8]),
	.FCI(un5_seq_enable_22_2_1_0_co0[8])
);
defparam \un5_seq_enable_22_2_1_wmux_0[8] .INIT=20'h0F588;
  ARI1 \un5_seq_enable_22_2_1_0_wmux[8]  (
	.FCO(un5_seq_enable_22_2_1_0_co0[8]),
	.S(un5_seq_enable_22_2_1_0_wmux_S[8]),
	.Y(un5_seq_enable_22_2_1_0_y0[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_1[8]),
	.D(i2c_seq_regs_17[8]),
	.A(sequence_cnt[4]),
	.FCI(VCC)
);
defparam \un5_seq_enable_22_2_1_0_wmux[8] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_15_1_0_wmux_8[8]  (
	.FCO(un5_seq_enable_15_1_0_co1_3[8]),
	.S(un5_seq_enable_15_1_0_wmux_8_S[8]),
	.Y(N_1402),
	.B(un5_seq_enable_15_1_0_y3[8]),
	.C(un5_seq_enable_15_1_0_y1[8]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_15_1_0_y0_3[8]),
	.FCI(un5_seq_enable_15_1_0_co0_3[8])
);
defparam \un5_seq_enable_15_1_0_wmux_8[8] .INIT=20'h0FA0C;
// @10:398
  ARI1 \un5_seq_enable_15_1_0_wmux_7[8]  (
	.FCO(un5_seq_enable_15_1_0_co0_3[8]),
	.S(un5_seq_enable_15_1_0_wmux_7_S[8]),
	.Y(un5_seq_enable_15_1_0_y0_3[8]),
	.B(un5_seq_enable_15_1_0_y5[8]),
	.C(sequence_cnt[2]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_15_1_0_y7[8]),
	.FCI(un5_seq_enable_15_1_0_co1_2[8])
);
defparam \un5_seq_enable_15_1_0_wmux_7[8] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_15_1_0_wmux_6[8]  (
	.FCO(un5_seq_enable_15_1_0_co1_2[8]),
	.S(un5_seq_enable_15_1_0_wmux_6_S[8]),
	.Y(un5_seq_enable_15_1_0_y7[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_14[8]),
	.D(i2c_seq_regs_30[8]),
	.A(un5_seq_enable_15_1_0_y0_2[8]),
	.FCI(un5_seq_enable_15_1_0_co0_2[8])
);
defparam \un5_seq_enable_15_1_0_wmux_6[8] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_15_1_0_wmux_5[8]  (
	.FCO(un5_seq_enable_15_1_0_co0_2[8]),
	.S(un5_seq_enable_15_1_0_wmux_5_S[8]),
	.Y(un5_seq_enable_15_1_0_y0_2[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_6[8]),
	.D(i2c_seq_regs_22[8]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_15_1_0_co1_1[8])
);
defparam \un5_seq_enable_15_1_0_wmux_5[8] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_15_1_0_wmux_4[8]  (
	.FCO(un5_seq_enable_15_1_0_co1_1[8]),
	.S(un5_seq_enable_15_1_0_wmux_4_S[8]),
	.Y(un5_seq_enable_15_1_0_y5[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_10[8]),
	.D(i2c_seq_regs_26[8]),
	.A(un5_seq_enable_15_1_0_y0_1[8]),
	.FCI(un5_seq_enable_15_1_0_co0_1[8])
);
defparam \un5_seq_enable_15_1_0_wmux_4[8] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_15_1_0_wmux_3[8]  (
	.FCO(un5_seq_enable_15_1_0_co0_1[8]),
	.S(un5_seq_enable_15_1_0_wmux_3_S[8]),
	.Y(un5_seq_enable_15_1_0_y0_1[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_2[8]),
	.D(i2c_seq_regs_18[8]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_15_1_0_co1_0[8])
);
defparam \un5_seq_enable_15_1_0_wmux_3[8] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_15_1_0_wmux_2[8]  (
	.FCO(un5_seq_enable_15_1_0_co1_0[8]),
	.S(un5_seq_enable_15_1_0_wmux_2_S[8]),
	.Y(un5_seq_enable_15_1_0_y3[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_12[8]),
	.D(i2c_seq_regs_28[8]),
	.A(un5_seq_enable_15_1_0_y0_0[8]),
	.FCI(un5_seq_enable_15_1_0_co0_0[8])
);
defparam \un5_seq_enable_15_1_0_wmux_2[8] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_15_1_0_wmux_1[8]  (
	.FCO(un5_seq_enable_15_1_0_co0_0[8]),
	.S(un5_seq_enable_15_1_0_wmux_1_S[8]),
	.Y(un5_seq_enable_15_1_0_y0_0[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_4[8]),
	.D(i2c_seq_regs_20[8]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_15_1_0_co1[8])
);
defparam \un5_seq_enable_15_1_0_wmux_1[8] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_15_1_0_wmux_0[8]  (
	.FCO(un5_seq_enable_15_1_0_co1[8]),
	.S(un5_seq_enable_15_1_0_wmux_0_S[8]),
	.Y(un5_seq_enable_15_1_0_y1[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_8[8]),
	.D(i2c_seq_regs_24[8]),
	.A(un5_seq_enable_15_1_0_y0[8]),
	.FCI(un5_seq_enable_15_1_0_co0[8])
);
defparam \un5_seq_enable_15_1_0_wmux_0[8] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_15_1_0_wmux[8]  (
	.FCO(un5_seq_enable_15_1_0_co0[8]),
	.S(un5_seq_enable_15_1_0_wmux_S[8]),
	.Y(un5_seq_enable_15_1_0_y0[8]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_0[8]),
	.D(i2c_seq_regs_16[8]),
	.A(sequence_cnt[4]),
	.FCI(VCC)
);
defparam \un5_seq_enable_15_1_0_wmux[8] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1_10[4]),
	.S(un26_prdata_sig_31_1_0_wmux_22_S[4]),
	.Y(un26_prdata_sig[4]),
	.B(un26_prdata_sig_31_1_0_y21[4]),
	.C(PADDR[0]),
	.D(VCC),
	.A(un26_prdata_sig_31_1_0_y9[4]),
	.FCI(un26_prdata_sig_31_1_0_co0_10[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[4] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0_10[4]),
	.S(un26_prdata_sig_31_1_0_wmux_21_S[4]),
	.Y(un26_prdata_sig_31_1_0_wmux_21_Y[4]),
	.B(VCC),
	.C(PADDR[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_9[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[4] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1_9[4]),
	.S(un26_prdata_sig_31_1_0_wmux_20_S[4]),
	.Y(un26_prdata_sig_31_1_0_y21[4]),
	.B(un26_prdata_sig_31_1_0_y3_0[4]),
	.C(un26_prdata_sig_31_1_0_y1_0[4]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_8[4]),
	.FCI(un26_prdata_sig_31_1_0_co0_9[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[4] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0_9[4]),
	.S(un26_prdata_sig_31_1_0_wmux_19_S[4]),
	.Y(un26_prdata_sig_31_1_0_y0_8[4]),
	.B(un26_prdata_sig_31_1_0_y5_0[4]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7_0[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_8[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[4] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1_8[4]),
	.S(un26_prdata_sig_31_1_0_wmux_18_S[4]),
	.Y(un26_prdata_sig_31_1_0_y7_0[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_15[4]),
	.D(i2c_seq_regs_31[4]),
	.A(un26_prdata_sig_31_1_0_y0_7[4]),
	.FCI(un26_prdata_sig_31_1_0_co0_8[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[4] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0_8[4]),
	.S(un26_prdata_sig_31_1_0_wmux_17_S[4]),
	.Y(un26_prdata_sig_31_1_0_y0_7[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_7[4]),
	.D(i2c_seq_regs_23[4]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_7[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[4] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1_7[4]),
	.S(un26_prdata_sig_31_1_0_wmux_16_S[4]),
	.Y(un26_prdata_sig_31_1_0_y5_0[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_11[4]),
	.D(i2c_seq_regs_27[4]),
	.A(un26_prdata_sig_31_1_0_y0_6[4]),
	.FCI(un26_prdata_sig_31_1_0_co0_7[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[4] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0_7[4]),
	.S(un26_prdata_sig_31_1_0_wmux_15_S[4]),
	.Y(un26_prdata_sig_31_1_0_y0_6[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_3[4]),
	.D(i2c_seq_regs_19[4]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_6[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[4] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1_6[4]),
	.S(un26_prdata_sig_31_1_0_wmux_14_S[4]),
	.Y(un26_prdata_sig_31_1_0_y3_0[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_13[4]),
	.D(i2c_seq_regs_29[4]),
	.A(un26_prdata_sig_31_1_0_y0_5[4]),
	.FCI(un26_prdata_sig_31_1_0_co0_6[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[4] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0_6[4]),
	.S(un26_prdata_sig_31_1_0_wmux_13_S[4]),
	.Y(un26_prdata_sig_31_1_0_y0_5[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_5[4]),
	.D(i2c_seq_regs_21[4]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_5[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[4] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1_5[4]),
	.S(un26_prdata_sig_31_1_0_wmux_12_S[4]),
	.Y(un26_prdata_sig_31_1_0_y1_0[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_9[4]),
	.D(i2c_seq_regs_25[4]),
	.A(un26_prdata_sig_31_1_0_y0_4[4]),
	.FCI(un26_prdata_sig_31_1_0_co0_5[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[4] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0_5[4]),
	.S(un26_prdata_sig_31_1_0_wmux_11_S[4]),
	.Y(un26_prdata_sig_31_1_0_y0_4[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_1[4]),
	.D(i2c_seq_regs_17[4]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_4[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[4] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1_4[4]),
	.S(un26_prdata_sig_31_1_0_wmux_10_S[4]),
	.Y(un26_prdata_sig_31_1_0_wmux_10_Y[4]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co0_4[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[4] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0_4[4]),
	.S(un26_prdata_sig_31_1_0_wmux_9_S[4]),
	.Y(un26_prdata_sig_31_1_0_wmux_9_Y[4]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_3[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[4] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1_3[4]),
	.S(un26_prdata_sig_31_1_0_wmux_8_S[4]),
	.Y(un26_prdata_sig_31_1_0_y9[4]),
	.B(un26_prdata_sig_31_1_0_y3[4]),
	.C(un26_prdata_sig_31_1_0_y1[4]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_3[4]),
	.FCI(un26_prdata_sig_31_1_0_co0_3[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[4] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0_3[4]),
	.S(un26_prdata_sig_31_1_0_wmux_7_S[4]),
	.Y(un26_prdata_sig_31_1_0_y0_3[4]),
	.B(un26_prdata_sig_31_1_0_y5[4]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_2[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[4] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1_2[4]),
	.S(un26_prdata_sig_31_1_0_wmux_6_S[4]),
	.Y(un26_prdata_sig_31_1_0_y7[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_14[4]),
	.D(i2c_seq_regs_30[4]),
	.A(un26_prdata_sig_31_1_0_y0_2[4]),
	.FCI(un26_prdata_sig_31_1_0_co0_2[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[4] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0_2[4]),
	.S(un26_prdata_sig_31_1_0_wmux_5_S[4]),
	.Y(un26_prdata_sig_31_1_0_y0_2[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_6[4]),
	.D(i2c_seq_regs_22[4]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_1[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[4] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1_1[4]),
	.S(un26_prdata_sig_31_1_0_wmux_4_S[4]),
	.Y(un26_prdata_sig_31_1_0_y5[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_10[4]),
	.D(i2c_seq_regs_26[4]),
	.A(un26_prdata_sig_31_1_0_y0_1[4]),
	.FCI(un26_prdata_sig_31_1_0_co0_1[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[4] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0_1[4]),
	.S(un26_prdata_sig_31_1_0_wmux_3_S[4]),
	.Y(un26_prdata_sig_31_1_0_y0_1[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_2[4]),
	.D(i2c_seq_regs_18[4]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_0[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[4] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1_0[4]),
	.S(un26_prdata_sig_31_1_0_wmux_2_S[4]),
	.Y(un26_prdata_sig_31_1_0_y3[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_12[4]),
	.D(i2c_seq_regs_28[4]),
	.A(un26_prdata_sig_31_1_0_y0_0[4]),
	.FCI(un26_prdata_sig_31_1_0_co0_0[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[4] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0_0[4]),
	.S(un26_prdata_sig_31_1_0_wmux_1_S[4]),
	.Y(un26_prdata_sig_31_1_0_y0_0[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_4[4]),
	.D(i2c_seq_regs_20[4]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[4] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[4]  (
	.FCO(un26_prdata_sig_31_1_0_co1[4]),
	.S(un26_prdata_sig_31_1_0_wmux_0_S[4]),
	.Y(un26_prdata_sig_31_1_0_y1[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_8[4]),
	.D(i2c_seq_regs_24[4]),
	.A(un26_prdata_sig_31_1_0_y0[4]),
	.FCI(un26_prdata_sig_31_1_0_co0[4])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[4] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[4]  (
	.FCO(un26_prdata_sig_31_1_0_co0[4]),
	.S(un26_prdata_sig_31_1_0_wmux_S[4]),
	.Y(un26_prdata_sig_31_1_0_y0[4]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_0[4]),
	.D(i2c_seq_regs_16[4]),
	.A(PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[4] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1_10[2]),
	.S(un26_prdata_sig_31_1_0_wmux_22_S[2]),
	.Y(un26_prdata_sig[2]),
	.B(un26_prdata_sig_31_1_0_y21[2]),
	.C(PADDR[0]),
	.D(VCC),
	.A(un26_prdata_sig_31_1_0_y9[2]),
	.FCI(un26_prdata_sig_31_1_0_co0_10[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[2] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0_10[2]),
	.S(un26_prdata_sig_31_1_0_wmux_21_S[2]),
	.Y(un26_prdata_sig_31_1_0_wmux_21_Y[2]),
	.B(VCC),
	.C(PADDR[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_9[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[2] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1_9[2]),
	.S(un26_prdata_sig_31_1_0_wmux_20_S[2]),
	.Y(un26_prdata_sig_31_1_0_y21[2]),
	.B(un26_prdata_sig_31_1_0_y3_0[2]),
	.C(un26_prdata_sig_31_1_0_y1_0[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_8[2]),
	.FCI(un26_prdata_sig_31_1_0_co0_9[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[2] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0_9[2]),
	.S(un26_prdata_sig_31_1_0_wmux_19_S[2]),
	.Y(un26_prdata_sig_31_1_0_y0_8[2]),
	.B(un26_prdata_sig_31_1_0_y5_0[2]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7_0[2]),
	.FCI(un26_prdata_sig_31_1_0_co1_8[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[2] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1_8[2]),
	.S(un26_prdata_sig_31_1_0_wmux_18_S[2]),
	.Y(un26_prdata_sig_31_1_0_y7_0[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_15[2]),
	.D(i2c_seq_regs_31[2]),
	.A(un26_prdata_sig_31_1_0_y0_7[2]),
	.FCI(un26_prdata_sig_31_1_0_co0_8[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[2] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0_8[2]),
	.S(un26_prdata_sig_31_1_0_wmux_17_S[2]),
	.Y(un26_prdata_sig_31_1_0_y0_7[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_7[2]),
	.D(i2c_seq_regs_23[2]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_7[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[2] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1_7[2]),
	.S(un26_prdata_sig_31_1_0_wmux_16_S[2]),
	.Y(un26_prdata_sig_31_1_0_y5_0[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_11[2]),
	.D(i2c_seq_regs_27[2]),
	.A(un26_prdata_sig_31_1_0_y0_6[2]),
	.FCI(un26_prdata_sig_31_1_0_co0_7[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[2] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0_7[2]),
	.S(un26_prdata_sig_31_1_0_wmux_15_S[2]),
	.Y(un26_prdata_sig_31_1_0_y0_6[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_3[2]),
	.D(i2c_seq_regs_19[2]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_6[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[2] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1_6[2]),
	.S(un26_prdata_sig_31_1_0_wmux_14_S[2]),
	.Y(un26_prdata_sig_31_1_0_y3_0[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_13[2]),
	.D(i2c_seq_regs_29[2]),
	.A(un26_prdata_sig_31_1_0_y0_5[2]),
	.FCI(un26_prdata_sig_31_1_0_co0_6[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[2] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0_6[2]),
	.S(un26_prdata_sig_31_1_0_wmux_13_S[2]),
	.Y(un26_prdata_sig_31_1_0_y0_5[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_5[2]),
	.D(i2c_seq_regs_21[2]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_5[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[2] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1_5[2]),
	.S(un26_prdata_sig_31_1_0_wmux_12_S[2]),
	.Y(un26_prdata_sig_31_1_0_y1_0[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_9[2]),
	.D(i2c_seq_regs_25[2]),
	.A(un26_prdata_sig_31_1_0_y0_4[2]),
	.FCI(un26_prdata_sig_31_1_0_co0_5[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[2] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0_5[2]),
	.S(un26_prdata_sig_31_1_0_wmux_11_S[2]),
	.Y(un26_prdata_sig_31_1_0_y0_4[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_1[2]),
	.D(i2c_seq_regs_17[2]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_4[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[2] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1_4[2]),
	.S(un26_prdata_sig_31_1_0_wmux_10_S[2]),
	.Y(un26_prdata_sig_31_1_0_wmux_10_Y[2]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co0_4[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[2] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0_4[2]),
	.S(un26_prdata_sig_31_1_0_wmux_9_S[2]),
	.Y(un26_prdata_sig_31_1_0_wmux_9_Y[2]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_3[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[2] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1_3[2]),
	.S(un26_prdata_sig_31_1_0_wmux_8_S[2]),
	.Y(un26_prdata_sig_31_1_0_y9[2]),
	.B(un26_prdata_sig_31_1_0_y3[2]),
	.C(un26_prdata_sig_31_1_0_y1[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_3[2]),
	.FCI(un26_prdata_sig_31_1_0_co0_3[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[2] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0_3[2]),
	.S(un26_prdata_sig_31_1_0_wmux_7_S[2]),
	.Y(un26_prdata_sig_31_1_0_y0_3[2]),
	.B(un26_prdata_sig_31_1_0_y5[2]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7[2]),
	.FCI(un26_prdata_sig_31_1_0_co1_2[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[2] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1_2[2]),
	.S(un26_prdata_sig_31_1_0_wmux_6_S[2]),
	.Y(un26_prdata_sig_31_1_0_y7[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_14[2]),
	.D(i2c_seq_regs_30[2]),
	.A(un26_prdata_sig_31_1_0_y0_2[2]),
	.FCI(un26_prdata_sig_31_1_0_co0_2[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[2] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0_2[2]),
	.S(un26_prdata_sig_31_1_0_wmux_5_S[2]),
	.Y(un26_prdata_sig_31_1_0_y0_2[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_6[2]),
	.D(i2c_seq_regs_22[2]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_1[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[2] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1_1[2]),
	.S(un26_prdata_sig_31_1_0_wmux_4_S[2]),
	.Y(un26_prdata_sig_31_1_0_y5[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_10[2]),
	.D(i2c_seq_regs_26[2]),
	.A(un26_prdata_sig_31_1_0_y0_1[2]),
	.FCI(un26_prdata_sig_31_1_0_co0_1[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[2] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0_1[2]),
	.S(un26_prdata_sig_31_1_0_wmux_3_S[2]),
	.Y(un26_prdata_sig_31_1_0_y0_1[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_2[2]),
	.D(i2c_seq_regs_18[2]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_0[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[2] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1_0[2]),
	.S(un26_prdata_sig_31_1_0_wmux_2_S[2]),
	.Y(un26_prdata_sig_31_1_0_y3[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_12[2]),
	.D(i2c_seq_regs_28[2]),
	.A(un26_prdata_sig_31_1_0_y0_0[2]),
	.FCI(un26_prdata_sig_31_1_0_co0_0[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[2] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0_0[2]),
	.S(un26_prdata_sig_31_1_0_wmux_1_S[2]),
	.Y(un26_prdata_sig_31_1_0_y0_0[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_4[2]),
	.D(i2c_seq_regs_20[2]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[2] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[2]  (
	.FCO(un26_prdata_sig_31_1_0_co1[2]),
	.S(un26_prdata_sig_31_1_0_wmux_0_S[2]),
	.Y(un26_prdata_sig_31_1_0_y1[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_8[2]),
	.D(i2c_seq_regs_24[2]),
	.A(un26_prdata_sig_31_1_0_y0[2]),
	.FCI(un26_prdata_sig_31_1_0_co0[2])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[2] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[2]  (
	.FCO(un26_prdata_sig_31_1_0_co0[2]),
	.S(un26_prdata_sig_31_1_0_wmux_S[2]),
	.Y(un26_prdata_sig_31_1_0_y0[2]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_0[2]),
	.D(i2c_seq_regs_16[2]),
	.A(PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[2] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_22[2]  (
	.FCO(un5_seq_enable_31_1_0_co1_10[2]),
	.S(un5_seq_enable_31_1_0_wmux_22_S[2]),
	.Y(un5_seq_enable[2]),
	.B(un5_seq_enable_31_1_0_y21[2]),
	.C(sequence_cnt[0]),
	.D(VCC),
	.A(un5_seq_enable_31_1_0_y9[2]),
	.FCI(un5_seq_enable_31_1_0_co0_10[2])
);
defparam \un5_seq_enable_31_1_0_wmux_22[2] .INIT=20'h0B383;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_21[2]  (
	.FCO(un5_seq_enable_31_1_0_co0_10[2]),
	.S(un5_seq_enable_31_1_0_wmux_21_S[2]),
	.Y(un5_seq_enable_31_1_0_wmux_21_Y[2]),
	.B(VCC),
	.C(sequence_cnt[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co1_9[2])
);
defparam \un5_seq_enable_31_1_0_wmux_21[2] .INIT=20'h0B383;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_20[2]  (
	.FCO(un5_seq_enable_31_1_0_co1_9[2]),
	.S(un5_seq_enable_31_1_0_wmux_20_S[2]),
	.Y(un5_seq_enable_31_1_0_y21[2]),
	.B(un5_seq_enable_31_1_0_y3_0[2]),
	.C(un5_seq_enable_31_1_0_y1_0[2]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y0_8[2]),
	.FCI(un5_seq_enable_31_1_0_co0_9[2])
);
defparam \un5_seq_enable_31_1_0_wmux_20[2] .INIT=20'h0FA0C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_19[2]  (
	.FCO(un5_seq_enable_31_1_0_co0_9[2]),
	.S(un5_seq_enable_31_1_0_wmux_19_S[2]),
	.Y(un5_seq_enable_31_1_0_y0_8[2]),
	.B(un5_seq_enable_31_1_0_y5_0[2]),
	.C(sequence_cnt[2]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y7_0[2]),
	.FCI(un5_seq_enable_31_1_0_co1_8[2])
);
defparam \un5_seq_enable_31_1_0_wmux_19[2] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_18[2]  (
	.FCO(un5_seq_enable_31_1_0_co1_8[2]),
	.S(un5_seq_enable_31_1_0_wmux_18_S[2]),
	.Y(un5_seq_enable_31_1_0_y7_0[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_15[2]),
	.D(i2c_seq_regs_31[2]),
	.A(un5_seq_enable_31_1_0_y0_7[2]),
	.FCI(un5_seq_enable_31_1_0_co0_8[2])
);
defparam \un5_seq_enable_31_1_0_wmux_18[2] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_17[2]  (
	.FCO(un5_seq_enable_31_1_0_co0_8[2]),
	.S(un5_seq_enable_31_1_0_wmux_17_S[2]),
	.Y(un5_seq_enable_31_1_0_y0_7[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_7[2]),
	.D(i2c_seq_regs_23[2]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_7[2])
);
defparam \un5_seq_enable_31_1_0_wmux_17[2] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_16[2]  (
	.FCO(un5_seq_enable_31_1_0_co1_7[2]),
	.S(un5_seq_enable_31_1_0_wmux_16_S[2]),
	.Y(un5_seq_enable_31_1_0_y5_0[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_11[2]),
	.D(i2c_seq_regs_27[2]),
	.A(un5_seq_enable_31_1_0_y0_6[2]),
	.FCI(un5_seq_enable_31_1_0_co0_7[2])
);
defparam \un5_seq_enable_31_1_0_wmux_16[2] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_15[2]  (
	.FCO(un5_seq_enable_31_1_0_co0_7[2]),
	.S(un5_seq_enable_31_1_0_wmux_15_S[2]),
	.Y(un5_seq_enable_31_1_0_y0_6[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_3[2]),
	.D(i2c_seq_regs_19[2]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_6[2])
);
defparam \un5_seq_enable_31_1_0_wmux_15[2] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_14[2]  (
	.FCO(un5_seq_enable_31_1_0_co1_6[2]),
	.S(un5_seq_enable_31_1_0_wmux_14_S[2]),
	.Y(un5_seq_enable_31_1_0_y3_0[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_13[2]),
	.D(i2c_seq_regs_29[2]),
	.A(un5_seq_enable_31_1_0_y0_5[2]),
	.FCI(un5_seq_enable_31_1_0_co0_6[2])
);
defparam \un5_seq_enable_31_1_0_wmux_14[2] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_13[2]  (
	.FCO(un5_seq_enable_31_1_0_co0_6[2]),
	.S(un5_seq_enable_31_1_0_wmux_13_S[2]),
	.Y(un5_seq_enable_31_1_0_y0_5[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_5[2]),
	.D(i2c_seq_regs_21[2]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_5[2])
);
defparam \un5_seq_enable_31_1_0_wmux_13[2] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_12[2]  (
	.FCO(un5_seq_enable_31_1_0_co1_5[2]),
	.S(un5_seq_enable_31_1_0_wmux_12_S[2]),
	.Y(un5_seq_enable_31_1_0_y1_0[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_9[2]),
	.D(i2c_seq_regs_25[2]),
	.A(un5_seq_enable_31_1_0_y0_4[2]),
	.FCI(un5_seq_enable_31_1_0_co0_5[2])
);
defparam \un5_seq_enable_31_1_0_wmux_12[2] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_11[2]  (
	.FCO(un5_seq_enable_31_1_0_co0_5[2]),
	.S(un5_seq_enable_31_1_0_wmux_11_S[2]),
	.Y(un5_seq_enable_31_1_0_y0_4[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_1[2]),
	.D(i2c_seq_regs_17[2]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_4[2])
);
defparam \un5_seq_enable_31_1_0_wmux_11[2] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_10[2]  (
	.FCO(un5_seq_enable_31_1_0_co1_4[2]),
	.S(un5_seq_enable_31_1_0_wmux_10_S[2]),
	.Y(un5_seq_enable_31_1_0_wmux_10_Y[2]),
	.B(VCC),
	.C(sequence_cnt[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co0_4[2])
);
defparam \un5_seq_enable_31_1_0_wmux_10[2] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_9[2]  (
	.FCO(un5_seq_enable_31_1_0_co0_4[2]),
	.S(un5_seq_enable_31_1_0_wmux_9_S[2]),
	.Y(un5_seq_enable_31_1_0_wmux_9_Y[2]),
	.B(VCC),
	.C(sequence_cnt[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co1_3[2])
);
defparam \un5_seq_enable_31_1_0_wmux_9[2] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_8[2]  (
	.FCO(un5_seq_enable_31_1_0_co1_3[2]),
	.S(un5_seq_enable_31_1_0_wmux_8_S[2]),
	.Y(un5_seq_enable_31_1_0_y9[2]),
	.B(un5_seq_enable_31_1_0_y3[2]),
	.C(un5_seq_enable_31_1_0_y1[2]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y0_3[2]),
	.FCI(un5_seq_enable_31_1_0_co0_3[2])
);
defparam \un5_seq_enable_31_1_0_wmux_8[2] .INIT=20'h0FA0C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_7[2]  (
	.FCO(un5_seq_enable_31_1_0_co0_3[2]),
	.S(un5_seq_enable_31_1_0_wmux_7_S[2]),
	.Y(un5_seq_enable_31_1_0_y0_3[2]),
	.B(un5_seq_enable_31_1_0_y5[2]),
	.C(sequence_cnt[2]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y7[2]),
	.FCI(un5_seq_enable_31_1_0_co1_2[2])
);
defparam \un5_seq_enable_31_1_0_wmux_7[2] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_6[2]  (
	.FCO(un5_seq_enable_31_1_0_co1_2[2]),
	.S(un5_seq_enable_31_1_0_wmux_6_S[2]),
	.Y(un5_seq_enable_31_1_0_y7[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_14[2]),
	.D(i2c_seq_regs_30[2]),
	.A(un5_seq_enable_31_1_0_y0_2[2]),
	.FCI(un5_seq_enable_31_1_0_co0_2[2])
);
defparam \un5_seq_enable_31_1_0_wmux_6[2] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_5[2]  (
	.FCO(un5_seq_enable_31_1_0_co0_2[2]),
	.S(un5_seq_enable_31_1_0_wmux_5_S[2]),
	.Y(un5_seq_enable_31_1_0_y0_2[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_6[2]),
	.D(i2c_seq_regs_22[2]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_1[2])
);
defparam \un5_seq_enable_31_1_0_wmux_5[2] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_4[2]  (
	.FCO(un5_seq_enable_31_1_0_co1_1[2]),
	.S(un5_seq_enable_31_1_0_wmux_4_S[2]),
	.Y(un5_seq_enable_31_1_0_y5[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_10[2]),
	.D(i2c_seq_regs_26[2]),
	.A(un5_seq_enable_31_1_0_y0_1[2]),
	.FCI(un5_seq_enable_31_1_0_co0_1[2])
);
defparam \un5_seq_enable_31_1_0_wmux_4[2] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_3[2]  (
	.FCO(un5_seq_enable_31_1_0_co0_1[2]),
	.S(un5_seq_enable_31_1_0_wmux_3_S[2]),
	.Y(un5_seq_enable_31_1_0_y0_1[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_2[2]),
	.D(i2c_seq_regs_18[2]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_0[2])
);
defparam \un5_seq_enable_31_1_0_wmux_3[2] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_2[2]  (
	.FCO(un5_seq_enable_31_1_0_co1_0[2]),
	.S(un5_seq_enable_31_1_0_wmux_2_S[2]),
	.Y(un5_seq_enable_31_1_0_y3[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_12[2]),
	.D(i2c_seq_regs_28[2]),
	.A(un5_seq_enable_31_1_0_y0_0[2]),
	.FCI(un5_seq_enable_31_1_0_co0_0[2])
);
defparam \un5_seq_enable_31_1_0_wmux_2[2] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_1[2]  (
	.FCO(un5_seq_enable_31_1_0_co0_0[2]),
	.S(un5_seq_enable_31_1_0_wmux_1_S[2]),
	.Y(un5_seq_enable_31_1_0_y0_0[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_4[2]),
	.D(i2c_seq_regs_20[2]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1[2])
);
defparam \un5_seq_enable_31_1_0_wmux_1[2] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_0[2]  (
	.FCO(un5_seq_enable_31_1_0_co1[2]),
	.S(un5_seq_enable_31_1_0_wmux_0_S[2]),
	.Y(un5_seq_enable_31_1_0_y1[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_8[2]),
	.D(i2c_seq_regs_24[2]),
	.A(un5_seq_enable_31_1_0_y0[2]),
	.FCI(un5_seq_enable_31_1_0_co0[2])
);
defparam \un5_seq_enable_31_1_0_wmux_0[2] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux[2]  (
	.FCO(un5_seq_enable_31_1_0_co0[2]),
	.S(un5_seq_enable_31_1_0_wmux_S[2]),
	.Y(un5_seq_enable_31_1_0_y0[2]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_0[2]),
	.D(i2c_seq_regs_16[2]),
	.A(sequence_cnt[4]),
	.FCI(VCC)
);
defparam \un5_seq_enable_31_1_0_wmux[2] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1_10[3]),
	.S(un26_prdata_sig_31_1_0_wmux_22_S[3]),
	.Y(un26_prdata_sig[3]),
	.B(un26_prdata_sig_31_1_0_y21[3]),
	.C(PADDR[0]),
	.D(VCC),
	.A(un26_prdata_sig_31_1_0_y9[3]),
	.FCI(un26_prdata_sig_31_1_0_co0_10[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[3] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0_10[3]),
	.S(un26_prdata_sig_31_1_0_wmux_21_S[3]),
	.Y(un26_prdata_sig_31_1_0_wmux_21_Y[3]),
	.B(VCC),
	.C(PADDR[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_9[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[3] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1_9[3]),
	.S(un26_prdata_sig_31_1_0_wmux_20_S[3]),
	.Y(un26_prdata_sig_31_1_0_y21[3]),
	.B(un26_prdata_sig_31_1_0_y3_0[3]),
	.C(un26_prdata_sig_31_1_0_y1_0[3]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_8[3]),
	.FCI(un26_prdata_sig_31_1_0_co0_9[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[3] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0_9[3]),
	.S(un26_prdata_sig_31_1_0_wmux_19_S[3]),
	.Y(un26_prdata_sig_31_1_0_y0_8[3]),
	.B(un26_prdata_sig_31_1_0_y5_0[3]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7_0[3]),
	.FCI(un26_prdata_sig_31_1_0_co1_8[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[3] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1_8[3]),
	.S(un26_prdata_sig_31_1_0_wmux_18_S[3]),
	.Y(un26_prdata_sig_31_1_0_y7_0[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_15[3]),
	.D(i2c_seq_regs_31[3]),
	.A(un26_prdata_sig_31_1_0_y0_7[3]),
	.FCI(un26_prdata_sig_31_1_0_co0_8[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[3] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0_8[3]),
	.S(un26_prdata_sig_31_1_0_wmux_17_S[3]),
	.Y(un26_prdata_sig_31_1_0_y0_7[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_7[3]),
	.D(i2c_seq_regs_23[3]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_7[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[3] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1_7[3]),
	.S(un26_prdata_sig_31_1_0_wmux_16_S[3]),
	.Y(un26_prdata_sig_31_1_0_y5_0[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_11[3]),
	.D(i2c_seq_regs_27[3]),
	.A(un26_prdata_sig_31_1_0_y0_6[3]),
	.FCI(un26_prdata_sig_31_1_0_co0_7[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[3] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0_7[3]),
	.S(un26_prdata_sig_31_1_0_wmux_15_S[3]),
	.Y(un26_prdata_sig_31_1_0_y0_6[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_3[3]),
	.D(i2c_seq_regs_19[3]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_6[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[3] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1_6[3]),
	.S(un26_prdata_sig_31_1_0_wmux_14_S[3]),
	.Y(un26_prdata_sig_31_1_0_y3_0[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_13[3]),
	.D(i2c_seq_regs_29[3]),
	.A(un26_prdata_sig_31_1_0_y0_5[3]),
	.FCI(un26_prdata_sig_31_1_0_co0_6[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[3] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0_6[3]),
	.S(un26_prdata_sig_31_1_0_wmux_13_S[3]),
	.Y(un26_prdata_sig_31_1_0_y0_5[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_5[3]),
	.D(i2c_seq_regs_21[3]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_5[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[3] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1_5[3]),
	.S(un26_prdata_sig_31_1_0_wmux_12_S[3]),
	.Y(un26_prdata_sig_31_1_0_y1_0[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_9[3]),
	.D(i2c_seq_regs_25[3]),
	.A(un26_prdata_sig_31_1_0_y0_4[3]),
	.FCI(un26_prdata_sig_31_1_0_co0_5[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[3] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0_5[3]),
	.S(un26_prdata_sig_31_1_0_wmux_11_S[3]),
	.Y(un26_prdata_sig_31_1_0_y0_4[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_1[3]),
	.D(i2c_seq_regs_17[3]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_4[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[3] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1_4[3]),
	.S(un26_prdata_sig_31_1_0_wmux_10_S[3]),
	.Y(un26_prdata_sig_31_1_0_wmux_10_Y[3]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co0_4[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[3] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0_4[3]),
	.S(un26_prdata_sig_31_1_0_wmux_9_S[3]),
	.Y(un26_prdata_sig_31_1_0_wmux_9_Y[3]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_3[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[3] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1_3[3]),
	.S(un26_prdata_sig_31_1_0_wmux_8_S[3]),
	.Y(un26_prdata_sig_31_1_0_y9[3]),
	.B(un26_prdata_sig_31_1_0_y3[3]),
	.C(un26_prdata_sig_31_1_0_y1[3]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_3[3]),
	.FCI(un26_prdata_sig_31_1_0_co0_3[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[3] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0_3[3]),
	.S(un26_prdata_sig_31_1_0_wmux_7_S[3]),
	.Y(un26_prdata_sig_31_1_0_y0_3[3]),
	.B(un26_prdata_sig_31_1_0_y5[3]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7[3]),
	.FCI(un26_prdata_sig_31_1_0_co1_2[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[3] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1_2[3]),
	.S(un26_prdata_sig_31_1_0_wmux_6_S[3]),
	.Y(un26_prdata_sig_31_1_0_y7[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_14[3]),
	.D(i2c_seq_regs_30[3]),
	.A(un26_prdata_sig_31_1_0_y0_2[3]),
	.FCI(un26_prdata_sig_31_1_0_co0_2[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[3] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0_2[3]),
	.S(un26_prdata_sig_31_1_0_wmux_5_S[3]),
	.Y(un26_prdata_sig_31_1_0_y0_2[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_6[3]),
	.D(i2c_seq_regs_22[3]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_1[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[3] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1_1[3]),
	.S(un26_prdata_sig_31_1_0_wmux_4_S[3]),
	.Y(un26_prdata_sig_31_1_0_y5[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_10[3]),
	.D(i2c_seq_regs_26[3]),
	.A(un26_prdata_sig_31_1_0_y0_1[3]),
	.FCI(un26_prdata_sig_31_1_0_co0_1[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[3] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0_1[3]),
	.S(un26_prdata_sig_31_1_0_wmux_3_S[3]),
	.Y(un26_prdata_sig_31_1_0_y0_1[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_2[3]),
	.D(i2c_seq_regs_18[3]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_0[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[3] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1_0[3]),
	.S(un26_prdata_sig_31_1_0_wmux_2_S[3]),
	.Y(un26_prdata_sig_31_1_0_y3[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_12[3]),
	.D(i2c_seq_regs_28[3]),
	.A(un26_prdata_sig_31_1_0_y0_0[3]),
	.FCI(un26_prdata_sig_31_1_0_co0_0[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[3] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0_0[3]),
	.S(un26_prdata_sig_31_1_0_wmux_1_S[3]),
	.Y(un26_prdata_sig_31_1_0_y0_0[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_4[3]),
	.D(i2c_seq_regs_20[3]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[3] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[3]  (
	.FCO(un26_prdata_sig_31_1_0_co1[3]),
	.S(un26_prdata_sig_31_1_0_wmux_0_S[3]),
	.Y(un26_prdata_sig_31_1_0_y1[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_8[3]),
	.D(i2c_seq_regs_24[3]),
	.A(un26_prdata_sig_31_1_0_y0[3]),
	.FCI(un26_prdata_sig_31_1_0_co0[3])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[3] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[3]  (
	.FCO(un26_prdata_sig_31_1_0_co0[3]),
	.S(un26_prdata_sig_31_1_0_wmux_S[3]),
	.Y(un26_prdata_sig_31_1_0_y0[3]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_0[3]),
	.D(i2c_seq_regs_16[3]),
	.A(PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[3] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1_10[9]),
	.S(un26_prdata_sig_31_1_0_wmux_22_S[9]),
	.Y(un26_prdata_sig[9]),
	.B(un26_prdata_sig_31_1_0_y21[9]),
	.C(PADDR[0]),
	.D(VCC),
	.A(un26_prdata_sig_31_1_0_y9[9]),
	.FCI(un26_prdata_sig_31_1_0_co0_10[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[9] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0_10[9]),
	.S(un26_prdata_sig_31_1_0_wmux_21_S[9]),
	.Y(un26_prdata_sig_31_1_0_wmux_21_Y[9]),
	.B(VCC),
	.C(PADDR[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_9[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[9] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1_9[9]),
	.S(un26_prdata_sig_31_1_0_wmux_20_S[9]),
	.Y(un26_prdata_sig_31_1_0_y21[9]),
	.B(un26_prdata_sig_31_1_0_y3_0[9]),
	.C(un26_prdata_sig_31_1_0_y1_0[9]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_8[9]),
	.FCI(un26_prdata_sig_31_1_0_co0_9[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[9] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0_9[9]),
	.S(un26_prdata_sig_31_1_0_wmux_19_S[9]),
	.Y(un26_prdata_sig_31_1_0_y0_8[9]),
	.B(un26_prdata_sig_31_1_0_y5_0[9]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7_0[9]),
	.FCI(un26_prdata_sig_31_1_0_co1_8[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[9] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1_8[9]),
	.S(un26_prdata_sig_31_1_0_wmux_18_S[9]),
	.Y(un26_prdata_sig_31_1_0_y7_0[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_15[9]),
	.D(i2c_seq_regs_31[9]),
	.A(un26_prdata_sig_31_1_0_y0_7[9]),
	.FCI(un26_prdata_sig_31_1_0_co0_8[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[9] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0_8[9]),
	.S(un26_prdata_sig_31_1_0_wmux_17_S[9]),
	.Y(un26_prdata_sig_31_1_0_y0_7[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_7[9]),
	.D(i2c_seq_regs_23[9]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_7[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[9] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1_7[9]),
	.S(un26_prdata_sig_31_1_0_wmux_16_S[9]),
	.Y(un26_prdata_sig_31_1_0_y5_0[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_11[9]),
	.D(i2c_seq_regs_27[9]),
	.A(un26_prdata_sig_31_1_0_y0_6[9]),
	.FCI(un26_prdata_sig_31_1_0_co0_7[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[9] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0_7[9]),
	.S(un26_prdata_sig_31_1_0_wmux_15_S[9]),
	.Y(un26_prdata_sig_31_1_0_y0_6[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_3[9]),
	.D(i2c_seq_regs_19[9]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_6[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[9] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1_6[9]),
	.S(un26_prdata_sig_31_1_0_wmux_14_S[9]),
	.Y(un26_prdata_sig_31_1_0_y3_0[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_13[9]),
	.D(i2c_seq_regs_29[9]),
	.A(un26_prdata_sig_31_1_0_y0_5[9]),
	.FCI(un26_prdata_sig_31_1_0_co0_6[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[9] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0_6[9]),
	.S(un26_prdata_sig_31_1_0_wmux_13_S[9]),
	.Y(un26_prdata_sig_31_1_0_y0_5[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_5[9]),
	.D(i2c_seq_regs_21[9]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_5[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[9] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1_5[9]),
	.S(un26_prdata_sig_31_1_0_wmux_12_S[9]),
	.Y(un26_prdata_sig_31_1_0_y1_0[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_9[9]),
	.D(i2c_seq_regs_25[9]),
	.A(un26_prdata_sig_31_1_0_y0_4[9]),
	.FCI(un26_prdata_sig_31_1_0_co0_5[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[9] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0_5[9]),
	.S(un26_prdata_sig_31_1_0_wmux_11_S[9]),
	.Y(un26_prdata_sig_31_1_0_y0_4[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_1[9]),
	.D(i2c_seq_regs_17[9]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_4[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[9] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1_4[9]),
	.S(un26_prdata_sig_31_1_0_wmux_10_S[9]),
	.Y(un26_prdata_sig_31_1_0_wmux_10_Y[9]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co0_4[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[9] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0_4[9]),
	.S(un26_prdata_sig_31_1_0_wmux_9_S[9]),
	.Y(un26_prdata_sig_31_1_0_wmux_9_Y[9]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_3[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[9] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1_3[9]),
	.S(un26_prdata_sig_31_1_0_wmux_8_S[9]),
	.Y(un26_prdata_sig_31_1_0_y9[9]),
	.B(un26_prdata_sig_31_1_0_y3[9]),
	.C(un26_prdata_sig_31_1_0_y1[9]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_3[9]),
	.FCI(un26_prdata_sig_31_1_0_co0_3[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[9] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0_3[9]),
	.S(un26_prdata_sig_31_1_0_wmux_7_S[9]),
	.Y(un26_prdata_sig_31_1_0_y0_3[9]),
	.B(un26_prdata_sig_31_1_0_y5[9]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7[9]),
	.FCI(un26_prdata_sig_31_1_0_co1_2[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[9] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1_2[9]),
	.S(un26_prdata_sig_31_1_0_wmux_6_S[9]),
	.Y(un26_prdata_sig_31_1_0_y7[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_14[9]),
	.D(i2c_seq_regs_30[9]),
	.A(un26_prdata_sig_31_1_0_y0_2[9]),
	.FCI(un26_prdata_sig_31_1_0_co0_2[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[9] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0_2[9]),
	.S(un26_prdata_sig_31_1_0_wmux_5_S[9]),
	.Y(un26_prdata_sig_31_1_0_y0_2[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_6[9]),
	.D(i2c_seq_regs_22[9]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_1[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[9] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1_1[9]),
	.S(un26_prdata_sig_31_1_0_wmux_4_S[9]),
	.Y(un26_prdata_sig_31_1_0_y5[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_10[9]),
	.D(i2c_seq_regs_26[9]),
	.A(un26_prdata_sig_31_1_0_y0_1[9]),
	.FCI(un26_prdata_sig_31_1_0_co0_1[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[9] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0_1[9]),
	.S(un26_prdata_sig_31_1_0_wmux_3_S[9]),
	.Y(un26_prdata_sig_31_1_0_y0_1[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_2[9]),
	.D(i2c_seq_regs_18[9]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_0[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[9] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1_0[9]),
	.S(un26_prdata_sig_31_1_0_wmux_2_S[9]),
	.Y(un26_prdata_sig_31_1_0_y3[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_12[9]),
	.D(i2c_seq_regs_28[9]),
	.A(un26_prdata_sig_31_1_0_y0_0[9]),
	.FCI(un26_prdata_sig_31_1_0_co0_0[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[9] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0_0[9]),
	.S(un26_prdata_sig_31_1_0_wmux_1_S[9]),
	.Y(un26_prdata_sig_31_1_0_y0_0[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_4[9]),
	.D(i2c_seq_regs_20[9]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[9] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[9]  (
	.FCO(un26_prdata_sig_31_1_0_co1[9]),
	.S(un26_prdata_sig_31_1_0_wmux_0_S[9]),
	.Y(un26_prdata_sig_31_1_0_y1[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_8[9]),
	.D(i2c_seq_regs_24[9]),
	.A(un26_prdata_sig_31_1_0_y0[9]),
	.FCI(un26_prdata_sig_31_1_0_co0[9])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[9] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[9]  (
	.FCO(un26_prdata_sig_31_1_0_co0[9]),
	.S(un26_prdata_sig_31_1_0_wmux_S[9]),
	.Y(un26_prdata_sig_31_1_0_y0[9]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_0[9]),
	.D(i2c_seq_regs_16[9]),
	.A(PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[9] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1_10[7]),
	.S(un26_prdata_sig_31_1_0_wmux_22_S[7]),
	.Y(un26_prdata_sig[7]),
	.B(un26_prdata_sig_31_1_0_y21[7]),
	.C(PADDR[0]),
	.D(VCC),
	.A(un26_prdata_sig_31_1_0_y9[7]),
	.FCI(un26_prdata_sig_31_1_0_co0_10[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[7] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0_10[7]),
	.S(un26_prdata_sig_31_1_0_wmux_21_S[7]),
	.Y(un26_prdata_sig_31_1_0_wmux_21_Y[7]),
	.B(VCC),
	.C(PADDR[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_9[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[7] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1_9[7]),
	.S(un26_prdata_sig_31_1_0_wmux_20_S[7]),
	.Y(un26_prdata_sig_31_1_0_y21[7]),
	.B(un26_prdata_sig_31_1_0_y3_0[7]),
	.C(un26_prdata_sig_31_1_0_y1_0[7]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_8[7]),
	.FCI(un26_prdata_sig_31_1_0_co0_9[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[7] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0_9[7]),
	.S(un26_prdata_sig_31_1_0_wmux_19_S[7]),
	.Y(un26_prdata_sig_31_1_0_y0_8[7]),
	.B(un26_prdata_sig_31_1_0_y5_0[7]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7_0[7]),
	.FCI(un26_prdata_sig_31_1_0_co1_8[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[7] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1_8[7]),
	.S(un26_prdata_sig_31_1_0_wmux_18_S[7]),
	.Y(un26_prdata_sig_31_1_0_y7_0[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_15[7]),
	.D(i2c_seq_regs_31[7]),
	.A(un26_prdata_sig_31_1_0_y0_7[7]),
	.FCI(un26_prdata_sig_31_1_0_co0_8[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[7] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0_8[7]),
	.S(un26_prdata_sig_31_1_0_wmux_17_S[7]),
	.Y(un26_prdata_sig_31_1_0_y0_7[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_7[7]),
	.D(i2c_seq_regs_23[7]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_7[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[7] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1_7[7]),
	.S(un26_prdata_sig_31_1_0_wmux_16_S[7]),
	.Y(un26_prdata_sig_31_1_0_y5_0[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_11[7]),
	.D(i2c_seq_regs_27[7]),
	.A(un26_prdata_sig_31_1_0_y0_6[7]),
	.FCI(un26_prdata_sig_31_1_0_co0_7[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[7] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0_7[7]),
	.S(un26_prdata_sig_31_1_0_wmux_15_S[7]),
	.Y(un26_prdata_sig_31_1_0_y0_6[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_3[7]),
	.D(i2c_seq_regs_19[7]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_6[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[7] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1_6[7]),
	.S(un26_prdata_sig_31_1_0_wmux_14_S[7]),
	.Y(un26_prdata_sig_31_1_0_y3_0[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_13[7]),
	.D(i2c_seq_regs_29[7]),
	.A(un26_prdata_sig_31_1_0_y0_5[7]),
	.FCI(un26_prdata_sig_31_1_0_co0_6[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[7] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0_6[7]),
	.S(un26_prdata_sig_31_1_0_wmux_13_S[7]),
	.Y(un26_prdata_sig_31_1_0_y0_5[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_5[7]),
	.D(i2c_seq_regs_21[7]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_5[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[7] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1_5[7]),
	.S(un26_prdata_sig_31_1_0_wmux_12_S[7]),
	.Y(un26_prdata_sig_31_1_0_y1_0[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_9[7]),
	.D(i2c_seq_regs_25[7]),
	.A(un26_prdata_sig_31_1_0_y0_4[7]),
	.FCI(un26_prdata_sig_31_1_0_co0_5[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[7] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0_5[7]),
	.S(un26_prdata_sig_31_1_0_wmux_11_S[7]),
	.Y(un26_prdata_sig_31_1_0_y0_4[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_1[7]),
	.D(i2c_seq_regs_17[7]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_4[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[7] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1_4[7]),
	.S(un26_prdata_sig_31_1_0_wmux_10_S[7]),
	.Y(un26_prdata_sig_31_1_0_wmux_10_Y[7]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co0_4[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[7] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0_4[7]),
	.S(un26_prdata_sig_31_1_0_wmux_9_S[7]),
	.Y(un26_prdata_sig_31_1_0_wmux_9_Y[7]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_3[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[7] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1_3[7]),
	.S(un26_prdata_sig_31_1_0_wmux_8_S[7]),
	.Y(un26_prdata_sig_31_1_0_y9[7]),
	.B(un26_prdata_sig_31_1_0_y3[7]),
	.C(un26_prdata_sig_31_1_0_y1[7]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_3[7]),
	.FCI(un26_prdata_sig_31_1_0_co0_3[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[7] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0_3[7]),
	.S(un26_prdata_sig_31_1_0_wmux_7_S[7]),
	.Y(un26_prdata_sig_31_1_0_y0_3[7]),
	.B(un26_prdata_sig_31_1_0_y5[7]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7[7]),
	.FCI(un26_prdata_sig_31_1_0_co1_2[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[7] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1_2[7]),
	.S(un26_prdata_sig_31_1_0_wmux_6_S[7]),
	.Y(un26_prdata_sig_31_1_0_y7[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_14[7]),
	.D(i2c_seq_regs_30[7]),
	.A(un26_prdata_sig_31_1_0_y0_2[7]),
	.FCI(un26_prdata_sig_31_1_0_co0_2[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[7] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0_2[7]),
	.S(un26_prdata_sig_31_1_0_wmux_5_S[7]),
	.Y(un26_prdata_sig_31_1_0_y0_2[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_6[7]),
	.D(i2c_seq_regs_22[7]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_1[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[7] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1_1[7]),
	.S(un26_prdata_sig_31_1_0_wmux_4_S[7]),
	.Y(un26_prdata_sig_31_1_0_y5[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_10[7]),
	.D(i2c_seq_regs_26[7]),
	.A(un26_prdata_sig_31_1_0_y0_1[7]),
	.FCI(un26_prdata_sig_31_1_0_co0_1[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[7] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0_1[7]),
	.S(un26_prdata_sig_31_1_0_wmux_3_S[7]),
	.Y(un26_prdata_sig_31_1_0_y0_1[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_2[7]),
	.D(i2c_seq_regs_18[7]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_0[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[7] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1_0[7]),
	.S(un26_prdata_sig_31_1_0_wmux_2_S[7]),
	.Y(un26_prdata_sig_31_1_0_y3[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_12[7]),
	.D(i2c_seq_regs_28[7]),
	.A(un26_prdata_sig_31_1_0_y0_0[7]),
	.FCI(un26_prdata_sig_31_1_0_co0_0[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[7] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0_0[7]),
	.S(un26_prdata_sig_31_1_0_wmux_1_S[7]),
	.Y(un26_prdata_sig_31_1_0_y0_0[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_4[7]),
	.D(i2c_seq_regs_20[7]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[7] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[7]  (
	.FCO(un26_prdata_sig_31_1_0_co1[7]),
	.S(un26_prdata_sig_31_1_0_wmux_0_S[7]),
	.Y(un26_prdata_sig_31_1_0_y1[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_8[7]),
	.D(i2c_seq_regs_24[7]),
	.A(un26_prdata_sig_31_1_0_y0[7]),
	.FCI(un26_prdata_sig_31_1_0_co0[7])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[7] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[7]  (
	.FCO(un26_prdata_sig_31_1_0_co0[7]),
	.S(un26_prdata_sig_31_1_0_wmux_S[7]),
	.Y(un26_prdata_sig_31_1_0_y0[7]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_0[7]),
	.D(i2c_seq_regs_16[7]),
	.A(PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[7] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1_10[6]),
	.S(un26_prdata_sig_31_1_0_wmux_22_S[6]),
	.Y(un26_prdata_sig[6]),
	.B(un26_prdata_sig_31_1_0_y21[6]),
	.C(PADDR[0]),
	.D(VCC),
	.A(un26_prdata_sig_31_1_0_y9[6]),
	.FCI(un26_prdata_sig_31_1_0_co0_10[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[6] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0_10[6]),
	.S(un26_prdata_sig_31_1_0_wmux_21_S[6]),
	.Y(un26_prdata_sig_31_1_0_wmux_21_Y[6]),
	.B(VCC),
	.C(PADDR[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_9[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[6] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1_9[6]),
	.S(un26_prdata_sig_31_1_0_wmux_20_S[6]),
	.Y(un26_prdata_sig_31_1_0_y21[6]),
	.B(un26_prdata_sig_31_1_0_y3_0[6]),
	.C(un26_prdata_sig_31_1_0_y1_0[6]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_8[6]),
	.FCI(un26_prdata_sig_31_1_0_co0_9[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[6] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0_9[6]),
	.S(un26_prdata_sig_31_1_0_wmux_19_S[6]),
	.Y(un26_prdata_sig_31_1_0_y0_8[6]),
	.B(un26_prdata_sig_31_1_0_y5_0[6]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7_0[6]),
	.FCI(un26_prdata_sig_31_1_0_co1_8[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[6] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1_8[6]),
	.S(un26_prdata_sig_31_1_0_wmux_18_S[6]),
	.Y(un26_prdata_sig_31_1_0_y7_0[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_15[6]),
	.D(i2c_seq_regs_31[6]),
	.A(un26_prdata_sig_31_1_0_y0_7[6]),
	.FCI(un26_prdata_sig_31_1_0_co0_8[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[6] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0_8[6]),
	.S(un26_prdata_sig_31_1_0_wmux_17_S[6]),
	.Y(un26_prdata_sig_31_1_0_y0_7[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_7[6]),
	.D(i2c_seq_regs_23[6]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_7[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[6] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1_7[6]),
	.S(un26_prdata_sig_31_1_0_wmux_16_S[6]),
	.Y(un26_prdata_sig_31_1_0_y5_0[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_11[6]),
	.D(i2c_seq_regs_27[6]),
	.A(un26_prdata_sig_31_1_0_y0_6[6]),
	.FCI(un26_prdata_sig_31_1_0_co0_7[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[6] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0_7[6]),
	.S(un26_prdata_sig_31_1_0_wmux_15_S[6]),
	.Y(un26_prdata_sig_31_1_0_y0_6[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_3[6]),
	.D(i2c_seq_regs_19[6]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_6[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[6] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1_6[6]),
	.S(un26_prdata_sig_31_1_0_wmux_14_S[6]),
	.Y(un26_prdata_sig_31_1_0_y3_0[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_13[6]),
	.D(i2c_seq_regs_29[6]),
	.A(un26_prdata_sig_31_1_0_y0_5[6]),
	.FCI(un26_prdata_sig_31_1_0_co0_6[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[6] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0_6[6]),
	.S(un26_prdata_sig_31_1_0_wmux_13_S[6]),
	.Y(un26_prdata_sig_31_1_0_y0_5[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_5[6]),
	.D(i2c_seq_regs_21[6]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_5[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[6] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1_5[6]),
	.S(un26_prdata_sig_31_1_0_wmux_12_S[6]),
	.Y(un26_prdata_sig_31_1_0_y1_0[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_9[6]),
	.D(i2c_seq_regs_25[6]),
	.A(un26_prdata_sig_31_1_0_y0_4[6]),
	.FCI(un26_prdata_sig_31_1_0_co0_5[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[6] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0_5[6]),
	.S(un26_prdata_sig_31_1_0_wmux_11_S[6]),
	.Y(un26_prdata_sig_31_1_0_y0_4[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_1[6]),
	.D(i2c_seq_regs_17[6]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_4[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[6] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1_4[6]),
	.S(un26_prdata_sig_31_1_0_wmux_10_S[6]),
	.Y(un26_prdata_sig_31_1_0_wmux_10_Y[6]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co0_4[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[6] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0_4[6]),
	.S(un26_prdata_sig_31_1_0_wmux_9_S[6]),
	.Y(un26_prdata_sig_31_1_0_wmux_9_Y[6]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_3[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[6] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1_3[6]),
	.S(un26_prdata_sig_31_1_0_wmux_8_S[6]),
	.Y(un26_prdata_sig_31_1_0_y9[6]),
	.B(un26_prdata_sig_31_1_0_y3[6]),
	.C(un26_prdata_sig_31_1_0_y1[6]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_3[6]),
	.FCI(un26_prdata_sig_31_1_0_co0_3[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[6] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0_3[6]),
	.S(un26_prdata_sig_31_1_0_wmux_7_S[6]),
	.Y(un26_prdata_sig_31_1_0_y0_3[6]),
	.B(un26_prdata_sig_31_1_0_y5[6]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7[6]),
	.FCI(un26_prdata_sig_31_1_0_co1_2[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[6] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1_2[6]),
	.S(un26_prdata_sig_31_1_0_wmux_6_S[6]),
	.Y(un26_prdata_sig_31_1_0_y7[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_14[6]),
	.D(i2c_seq_regs_30[6]),
	.A(un26_prdata_sig_31_1_0_y0_2[6]),
	.FCI(un26_prdata_sig_31_1_0_co0_2[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[6] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0_2[6]),
	.S(un26_prdata_sig_31_1_0_wmux_5_S[6]),
	.Y(un26_prdata_sig_31_1_0_y0_2[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_6[6]),
	.D(i2c_seq_regs_22[6]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_1[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[6] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1_1[6]),
	.S(un26_prdata_sig_31_1_0_wmux_4_S[6]),
	.Y(un26_prdata_sig_31_1_0_y5[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_10[6]),
	.D(i2c_seq_regs_26[6]),
	.A(un26_prdata_sig_31_1_0_y0_1[6]),
	.FCI(un26_prdata_sig_31_1_0_co0_1[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[6] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0_1[6]),
	.S(un26_prdata_sig_31_1_0_wmux_3_S[6]),
	.Y(un26_prdata_sig_31_1_0_y0_1[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_2[6]),
	.D(i2c_seq_regs_18[6]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_0[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[6] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1_0[6]),
	.S(un26_prdata_sig_31_1_0_wmux_2_S[6]),
	.Y(un26_prdata_sig_31_1_0_y3[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_12[6]),
	.D(i2c_seq_regs_28[6]),
	.A(un26_prdata_sig_31_1_0_y0_0[6]),
	.FCI(un26_prdata_sig_31_1_0_co0_0[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[6] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0_0[6]),
	.S(un26_prdata_sig_31_1_0_wmux_1_S[6]),
	.Y(un26_prdata_sig_31_1_0_y0_0[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_4[6]),
	.D(i2c_seq_regs_20[6]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[6] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[6]  (
	.FCO(un26_prdata_sig_31_1_0_co1[6]),
	.S(un26_prdata_sig_31_1_0_wmux_0_S[6]),
	.Y(un26_prdata_sig_31_1_0_y1[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_8[6]),
	.D(i2c_seq_regs_24[6]),
	.A(un26_prdata_sig_31_1_0_y0[6]),
	.FCI(un26_prdata_sig_31_1_0_co0[6])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[6] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[6]  (
	.FCO(un26_prdata_sig_31_1_0_co0[6]),
	.S(un26_prdata_sig_31_1_0_wmux_S[6]),
	.Y(un26_prdata_sig_31_1_0_y0[6]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_0[6]),
	.D(i2c_seq_regs_16[6]),
	.A(PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[6] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1_10[5]),
	.S(un26_prdata_sig_31_1_0_wmux_22_S[5]),
	.Y(un26_prdata_sig[5]),
	.B(un26_prdata_sig_31_1_0_y21[5]),
	.C(PADDR[0]),
	.D(VCC),
	.A(un26_prdata_sig_31_1_0_y9[5]),
	.FCI(un26_prdata_sig_31_1_0_co0_10[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[5] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0_10[5]),
	.S(un26_prdata_sig_31_1_0_wmux_21_S[5]),
	.Y(un26_prdata_sig_31_1_0_wmux_21_Y[5]),
	.B(VCC),
	.C(PADDR[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_9[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[5] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1_9[5]),
	.S(un26_prdata_sig_31_1_0_wmux_20_S[5]),
	.Y(un26_prdata_sig_31_1_0_y21[5]),
	.B(un26_prdata_sig_31_1_0_y3_0[5]),
	.C(un26_prdata_sig_31_1_0_y1_0[5]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_8[5]),
	.FCI(un26_prdata_sig_31_1_0_co0_9[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[5] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0_9[5]),
	.S(un26_prdata_sig_31_1_0_wmux_19_S[5]),
	.Y(un26_prdata_sig_31_1_0_y0_8[5]),
	.B(un26_prdata_sig_31_1_0_y5_0[5]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7_0[5]),
	.FCI(un26_prdata_sig_31_1_0_co1_8[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[5] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1_8[5]),
	.S(un26_prdata_sig_31_1_0_wmux_18_S[5]),
	.Y(un26_prdata_sig_31_1_0_y7_0[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_15[5]),
	.D(i2c_seq_regs_31[5]),
	.A(un26_prdata_sig_31_1_0_y0_7[5]),
	.FCI(un26_prdata_sig_31_1_0_co0_8[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[5] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0_8[5]),
	.S(un26_prdata_sig_31_1_0_wmux_17_S[5]),
	.Y(un26_prdata_sig_31_1_0_y0_7[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_7[5]),
	.D(i2c_seq_regs_23[5]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_7[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[5] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1_7[5]),
	.S(un26_prdata_sig_31_1_0_wmux_16_S[5]),
	.Y(un26_prdata_sig_31_1_0_y5_0[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_11[5]),
	.D(i2c_seq_regs_27[5]),
	.A(un26_prdata_sig_31_1_0_y0_6[5]),
	.FCI(un26_prdata_sig_31_1_0_co0_7[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[5] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0_7[5]),
	.S(un26_prdata_sig_31_1_0_wmux_15_S[5]),
	.Y(un26_prdata_sig_31_1_0_y0_6[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_3[5]),
	.D(i2c_seq_regs_19[5]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_6[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[5] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1_6[5]),
	.S(un26_prdata_sig_31_1_0_wmux_14_S[5]),
	.Y(un26_prdata_sig_31_1_0_y3_0[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_13[5]),
	.D(i2c_seq_regs_29[5]),
	.A(un26_prdata_sig_31_1_0_y0_5[5]),
	.FCI(un26_prdata_sig_31_1_0_co0_6[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[5] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0_6[5]),
	.S(un26_prdata_sig_31_1_0_wmux_13_S[5]),
	.Y(un26_prdata_sig_31_1_0_y0_5[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_5[5]),
	.D(i2c_seq_regs_21[5]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_5[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[5] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1_5[5]),
	.S(un26_prdata_sig_31_1_0_wmux_12_S[5]),
	.Y(un26_prdata_sig_31_1_0_y1_0[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_9[5]),
	.D(i2c_seq_regs_25[5]),
	.A(un26_prdata_sig_31_1_0_y0_4[5]),
	.FCI(un26_prdata_sig_31_1_0_co0_5[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[5] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0_5[5]),
	.S(un26_prdata_sig_31_1_0_wmux_11_S[5]),
	.Y(un26_prdata_sig_31_1_0_y0_4[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_1[5]),
	.D(i2c_seq_regs_17[5]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_4[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[5] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1_4[5]),
	.S(un26_prdata_sig_31_1_0_wmux_10_S[5]),
	.Y(un26_prdata_sig_31_1_0_wmux_10_Y[5]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co0_4[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[5] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0_4[5]),
	.S(un26_prdata_sig_31_1_0_wmux_9_S[5]),
	.Y(un26_prdata_sig_31_1_0_wmux_9_Y[5]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_3[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[5] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1_3[5]),
	.S(un26_prdata_sig_31_1_0_wmux_8_S[5]),
	.Y(un26_prdata_sig_31_1_0_y9[5]),
	.B(un26_prdata_sig_31_1_0_y3[5]),
	.C(un26_prdata_sig_31_1_0_y1[5]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_3[5]),
	.FCI(un26_prdata_sig_31_1_0_co0_3[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[5] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0_3[5]),
	.S(un26_prdata_sig_31_1_0_wmux_7_S[5]),
	.Y(un26_prdata_sig_31_1_0_y0_3[5]),
	.B(un26_prdata_sig_31_1_0_y5[5]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7[5]),
	.FCI(un26_prdata_sig_31_1_0_co1_2[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[5] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1_2[5]),
	.S(un26_prdata_sig_31_1_0_wmux_6_S[5]),
	.Y(un26_prdata_sig_31_1_0_y7[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_14[5]),
	.D(i2c_seq_regs_30[5]),
	.A(un26_prdata_sig_31_1_0_y0_2[5]),
	.FCI(un26_prdata_sig_31_1_0_co0_2[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[5] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0_2[5]),
	.S(un26_prdata_sig_31_1_0_wmux_5_S[5]),
	.Y(un26_prdata_sig_31_1_0_y0_2[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_6[5]),
	.D(i2c_seq_regs_22[5]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_1[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[5] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1_1[5]),
	.S(un26_prdata_sig_31_1_0_wmux_4_S[5]),
	.Y(un26_prdata_sig_31_1_0_y5[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_10[5]),
	.D(i2c_seq_regs_26[5]),
	.A(un26_prdata_sig_31_1_0_y0_1[5]),
	.FCI(un26_prdata_sig_31_1_0_co0_1[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[5] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0_1[5]),
	.S(un26_prdata_sig_31_1_0_wmux_3_S[5]),
	.Y(un26_prdata_sig_31_1_0_y0_1[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_2[5]),
	.D(i2c_seq_regs_18[5]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_0[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[5] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1_0[5]),
	.S(un26_prdata_sig_31_1_0_wmux_2_S[5]),
	.Y(un26_prdata_sig_31_1_0_y3[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_12[5]),
	.D(i2c_seq_regs_28[5]),
	.A(un26_prdata_sig_31_1_0_y0_0[5]),
	.FCI(un26_prdata_sig_31_1_0_co0_0[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[5] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0_0[5]),
	.S(un26_prdata_sig_31_1_0_wmux_1_S[5]),
	.Y(un26_prdata_sig_31_1_0_y0_0[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_4[5]),
	.D(i2c_seq_regs_20[5]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[5] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[5]  (
	.FCO(un26_prdata_sig_31_1_0_co1[5]),
	.S(un26_prdata_sig_31_1_0_wmux_0_S[5]),
	.Y(un26_prdata_sig_31_1_0_y1[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_8[5]),
	.D(i2c_seq_regs_24[5]),
	.A(un26_prdata_sig_31_1_0_y0[5]),
	.FCI(un26_prdata_sig_31_1_0_co0[5])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[5] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[5]  (
	.FCO(un26_prdata_sig_31_1_0_co0[5]),
	.S(un26_prdata_sig_31_1_0_wmux_S[5]),
	.Y(un26_prdata_sig_31_1_0_y0[5]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_0[5]),
	.D(i2c_seq_regs_16[5]),
	.A(PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[5] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_22[1]  (
	.FCO(un5_seq_enable_31_1_0_co1_10[1]),
	.S(un5_seq_enable_31_1_0_wmux_22_S[1]),
	.Y(un5_seq_enable[1]),
	.B(un5_seq_enable_31_1_0_y21[1]),
	.C(sequence_cnt[0]),
	.D(VCC),
	.A(un5_seq_enable_31_1_0_y9[1]),
	.FCI(un5_seq_enable_31_1_0_co0_10[1])
);
defparam \un5_seq_enable_31_1_0_wmux_22[1] .INIT=20'h0B383;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_21[1]  (
	.FCO(un5_seq_enable_31_1_0_co0_10[1]),
	.S(un5_seq_enable_31_1_0_wmux_21_S[1]),
	.Y(un5_seq_enable_31_1_0_wmux_21_Y[1]),
	.B(VCC),
	.C(sequence_cnt[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co1_9[1])
);
defparam \un5_seq_enable_31_1_0_wmux_21[1] .INIT=20'h0B383;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_20[1]  (
	.FCO(un5_seq_enable_31_1_0_co1_9[1]),
	.S(un5_seq_enable_31_1_0_wmux_20_S[1]),
	.Y(un5_seq_enable_31_1_0_y21[1]),
	.B(un5_seq_enable_31_1_0_y3_0[1]),
	.C(un5_seq_enable_31_1_0_y1_0[1]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y0_8[1]),
	.FCI(un5_seq_enable_31_1_0_co0_9[1])
);
defparam \un5_seq_enable_31_1_0_wmux_20[1] .INIT=20'h0FA0C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_19[1]  (
	.FCO(un5_seq_enable_31_1_0_co0_9[1]),
	.S(un5_seq_enable_31_1_0_wmux_19_S[1]),
	.Y(un5_seq_enable_31_1_0_y0_8[1]),
	.B(un5_seq_enable_31_1_0_y5_0[1]),
	.C(sequence_cnt[2]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y7_0[1]),
	.FCI(un5_seq_enable_31_1_0_co1_8[1])
);
defparam \un5_seq_enable_31_1_0_wmux_19[1] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_18[1]  (
	.FCO(un5_seq_enable_31_1_0_co1_8[1]),
	.S(un5_seq_enable_31_1_0_wmux_18_S[1]),
	.Y(un5_seq_enable_31_1_0_y7_0[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_15[1]),
	.D(i2c_seq_regs_31[1]),
	.A(un5_seq_enable_31_1_0_y0_7[1]),
	.FCI(un5_seq_enable_31_1_0_co0_8[1])
);
defparam \un5_seq_enable_31_1_0_wmux_18[1] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_17[1]  (
	.FCO(un5_seq_enable_31_1_0_co0_8[1]),
	.S(un5_seq_enable_31_1_0_wmux_17_S[1]),
	.Y(un5_seq_enable_31_1_0_y0_7[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_7[1]),
	.D(i2c_seq_regs_23[1]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_7[1])
);
defparam \un5_seq_enable_31_1_0_wmux_17[1] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_16[1]  (
	.FCO(un5_seq_enable_31_1_0_co1_7[1]),
	.S(un5_seq_enable_31_1_0_wmux_16_S[1]),
	.Y(un5_seq_enable_31_1_0_y5_0[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_11[1]),
	.D(i2c_seq_regs_27[1]),
	.A(un5_seq_enable_31_1_0_y0_6[1]),
	.FCI(un5_seq_enable_31_1_0_co0_7[1])
);
defparam \un5_seq_enable_31_1_0_wmux_16[1] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_15[1]  (
	.FCO(un5_seq_enable_31_1_0_co0_7[1]),
	.S(un5_seq_enable_31_1_0_wmux_15_S[1]),
	.Y(un5_seq_enable_31_1_0_y0_6[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_3[1]),
	.D(i2c_seq_regs_19[1]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_6[1])
);
defparam \un5_seq_enable_31_1_0_wmux_15[1] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_14[1]  (
	.FCO(un5_seq_enable_31_1_0_co1_6[1]),
	.S(un5_seq_enable_31_1_0_wmux_14_S[1]),
	.Y(un5_seq_enable_31_1_0_y3_0[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_13[1]),
	.D(i2c_seq_regs_29[1]),
	.A(un5_seq_enable_31_1_0_y0_5[1]),
	.FCI(un5_seq_enable_31_1_0_co0_6[1])
);
defparam \un5_seq_enable_31_1_0_wmux_14[1] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_13[1]  (
	.FCO(un5_seq_enable_31_1_0_co0_6[1]),
	.S(un5_seq_enable_31_1_0_wmux_13_S[1]),
	.Y(un5_seq_enable_31_1_0_y0_5[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_5[1]),
	.D(i2c_seq_regs_21[1]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_5[1])
);
defparam \un5_seq_enable_31_1_0_wmux_13[1] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_12[1]  (
	.FCO(un5_seq_enable_31_1_0_co1_5[1]),
	.S(un5_seq_enable_31_1_0_wmux_12_S[1]),
	.Y(un5_seq_enable_31_1_0_y1_0[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_9[1]),
	.D(i2c_seq_regs_25[1]),
	.A(un5_seq_enable_31_1_0_y0_4[1]),
	.FCI(un5_seq_enable_31_1_0_co0_5[1])
);
defparam \un5_seq_enable_31_1_0_wmux_12[1] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_11[1]  (
	.FCO(un5_seq_enable_31_1_0_co0_5[1]),
	.S(un5_seq_enable_31_1_0_wmux_11_S[1]),
	.Y(un5_seq_enable_31_1_0_y0_4[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_1[1]),
	.D(i2c_seq_regs_17[1]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_4[1])
);
defparam \un5_seq_enable_31_1_0_wmux_11[1] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_10[1]  (
	.FCO(un5_seq_enable_31_1_0_co1_4[1]),
	.S(un5_seq_enable_31_1_0_wmux_10_S[1]),
	.Y(un5_seq_enable_31_1_0_wmux_10_Y[1]),
	.B(VCC),
	.C(sequence_cnt[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co0_4[1])
);
defparam \un5_seq_enable_31_1_0_wmux_10[1] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_9[1]  (
	.FCO(un5_seq_enable_31_1_0_co0_4[1]),
	.S(un5_seq_enable_31_1_0_wmux_9_S[1]),
	.Y(un5_seq_enable_31_1_0_wmux_9_Y[1]),
	.B(VCC),
	.C(sequence_cnt[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co1_3[1])
);
defparam \un5_seq_enable_31_1_0_wmux_9[1] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_8[1]  (
	.FCO(un5_seq_enable_31_1_0_co1_3[1]),
	.S(un5_seq_enable_31_1_0_wmux_8_S[1]),
	.Y(un5_seq_enable_31_1_0_y9[1]),
	.B(un5_seq_enable_31_1_0_y3[1]),
	.C(un5_seq_enable_31_1_0_y1[1]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y0_3[1]),
	.FCI(un5_seq_enable_31_1_0_co0_3[1])
);
defparam \un5_seq_enable_31_1_0_wmux_8[1] .INIT=20'h0FA0C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_7[1]  (
	.FCO(un5_seq_enable_31_1_0_co0_3[1]),
	.S(un5_seq_enable_31_1_0_wmux_7_S[1]),
	.Y(un5_seq_enable_31_1_0_y0_3[1]),
	.B(un5_seq_enable_31_1_0_y5[1]),
	.C(sequence_cnt[2]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y7[1]),
	.FCI(un5_seq_enable_31_1_0_co1_2[1])
);
defparam \un5_seq_enable_31_1_0_wmux_7[1] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_6[1]  (
	.FCO(un5_seq_enable_31_1_0_co1_2[1]),
	.S(un5_seq_enable_31_1_0_wmux_6_S[1]),
	.Y(un5_seq_enable_31_1_0_y7[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_14[1]),
	.D(i2c_seq_regs_30[1]),
	.A(un5_seq_enable_31_1_0_y0_2[1]),
	.FCI(un5_seq_enable_31_1_0_co0_2[1])
);
defparam \un5_seq_enable_31_1_0_wmux_6[1] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_5[1]  (
	.FCO(un5_seq_enable_31_1_0_co0_2[1]),
	.S(un5_seq_enable_31_1_0_wmux_5_S[1]),
	.Y(un5_seq_enable_31_1_0_y0_2[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_6[1]),
	.D(i2c_seq_regs_22[1]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_1[1])
);
defparam \un5_seq_enable_31_1_0_wmux_5[1] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_4[1]  (
	.FCO(un5_seq_enable_31_1_0_co1_1[1]),
	.S(un5_seq_enable_31_1_0_wmux_4_S[1]),
	.Y(un5_seq_enable_31_1_0_y5[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_10[1]),
	.D(i2c_seq_regs_26[1]),
	.A(un5_seq_enable_31_1_0_y0_1[1]),
	.FCI(un5_seq_enable_31_1_0_co0_1[1])
);
defparam \un5_seq_enable_31_1_0_wmux_4[1] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_3[1]  (
	.FCO(un5_seq_enable_31_1_0_co0_1[1]),
	.S(un5_seq_enable_31_1_0_wmux_3_S[1]),
	.Y(un5_seq_enable_31_1_0_y0_1[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_2[1]),
	.D(i2c_seq_regs_18[1]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_0[1])
);
defparam \un5_seq_enable_31_1_0_wmux_3[1] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_2[1]  (
	.FCO(un5_seq_enable_31_1_0_co1_0[1]),
	.S(un5_seq_enable_31_1_0_wmux_2_S[1]),
	.Y(un5_seq_enable_31_1_0_y3[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_12[1]),
	.D(i2c_seq_regs_28[1]),
	.A(un5_seq_enable_31_1_0_y0_0[1]),
	.FCI(un5_seq_enable_31_1_0_co0_0[1])
);
defparam \un5_seq_enable_31_1_0_wmux_2[1] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_1[1]  (
	.FCO(un5_seq_enable_31_1_0_co0_0[1]),
	.S(un5_seq_enable_31_1_0_wmux_1_S[1]),
	.Y(un5_seq_enable_31_1_0_y0_0[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_4[1]),
	.D(i2c_seq_regs_20[1]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1[1])
);
defparam \un5_seq_enable_31_1_0_wmux_1[1] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_0[1]  (
	.FCO(un5_seq_enable_31_1_0_co1[1]),
	.S(un5_seq_enable_31_1_0_wmux_0_S[1]),
	.Y(un5_seq_enable_31_1_0_y1[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_8[1]),
	.D(i2c_seq_regs_24[1]),
	.A(un5_seq_enable_31_1_0_y0[1]),
	.FCI(un5_seq_enable_31_1_0_co0[1])
);
defparam \un5_seq_enable_31_1_0_wmux_0[1] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux[1]  (
	.FCO(un5_seq_enable_31_1_0_co0[1]),
	.S(un5_seq_enable_31_1_0_wmux_S[1]),
	.Y(un5_seq_enable_31_1_0_y0[1]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_0[1]),
	.D(i2c_seq_regs_16[1]),
	.A(sequence_cnt[4]),
	.FCI(VCC)
);
defparam \un5_seq_enable_31_1_0_wmux[1] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1_10[0]),
	.S(un26_prdata_sig_31_1_0_wmux_22_S[0]),
	.Y(un26_prdata_sig[0]),
	.B(un26_prdata_sig_31_1_0_y21[0]),
	.C(PADDR[0]),
	.D(VCC),
	.A(un26_prdata_sig_31_1_0_y9[0]),
	.FCI(un26_prdata_sig_31_1_0_co0_10[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[0] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0_10[0]),
	.S(un26_prdata_sig_31_1_0_wmux_21_S[0]),
	.Y(un26_prdata_sig_31_1_0_wmux_21_Y[0]),
	.B(VCC),
	.C(PADDR[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_9[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[0] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1_9[0]),
	.S(un26_prdata_sig_31_1_0_wmux_20_S[0]),
	.Y(un26_prdata_sig_31_1_0_y21[0]),
	.B(un26_prdata_sig_31_1_0_y3_0[0]),
	.C(un26_prdata_sig_31_1_0_y1_0[0]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_8[0]),
	.FCI(un26_prdata_sig_31_1_0_co0_9[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[0] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0_9[0]),
	.S(un26_prdata_sig_31_1_0_wmux_19_S[0]),
	.Y(un26_prdata_sig_31_1_0_y0_8[0]),
	.B(un26_prdata_sig_31_1_0_y5_0[0]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7_0[0]),
	.FCI(un26_prdata_sig_31_1_0_co1_8[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[0] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1_8[0]),
	.S(un26_prdata_sig_31_1_0_wmux_18_S[0]),
	.Y(un26_prdata_sig_31_1_0_y7_0[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_15[0]),
	.D(i2c_seq_regs_31[0]),
	.A(un26_prdata_sig_31_1_0_y0_7[0]),
	.FCI(un26_prdata_sig_31_1_0_co0_8[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[0] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0_8[0]),
	.S(un26_prdata_sig_31_1_0_wmux_17_S[0]),
	.Y(un26_prdata_sig_31_1_0_y0_7[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_7[0]),
	.D(i2c_seq_regs_23[0]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_7[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[0] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1_7[0]),
	.S(un26_prdata_sig_31_1_0_wmux_16_S[0]),
	.Y(un26_prdata_sig_31_1_0_y5_0[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_11[0]),
	.D(i2c_seq_regs_27[0]),
	.A(un26_prdata_sig_31_1_0_y0_6[0]),
	.FCI(un26_prdata_sig_31_1_0_co0_7[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[0] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0_7[0]),
	.S(un26_prdata_sig_31_1_0_wmux_15_S[0]),
	.Y(un26_prdata_sig_31_1_0_y0_6[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_3[0]),
	.D(i2c_seq_regs_19[0]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_6[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[0] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1_6[0]),
	.S(un26_prdata_sig_31_1_0_wmux_14_S[0]),
	.Y(un26_prdata_sig_31_1_0_y3_0[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_13[0]),
	.D(i2c_seq_regs_29[0]),
	.A(un26_prdata_sig_31_1_0_y0_5[0]),
	.FCI(un26_prdata_sig_31_1_0_co0_6[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[0] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0_6[0]),
	.S(un26_prdata_sig_31_1_0_wmux_13_S[0]),
	.Y(un26_prdata_sig_31_1_0_y0_5[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_5[0]),
	.D(i2c_seq_regs_21[0]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_5[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[0] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1_5[0]),
	.S(un26_prdata_sig_31_1_0_wmux_12_S[0]),
	.Y(un26_prdata_sig_31_1_0_y1_0[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_9[0]),
	.D(i2c_seq_regs_25[0]),
	.A(un26_prdata_sig_31_1_0_y0_4[0]),
	.FCI(un26_prdata_sig_31_1_0_co0_5[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[0] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0_5[0]),
	.S(un26_prdata_sig_31_1_0_wmux_11_S[0]),
	.Y(un26_prdata_sig_31_1_0_y0_4[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_1[0]),
	.D(i2c_seq_regs_17[0]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_4[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[0] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1_4[0]),
	.S(un26_prdata_sig_31_1_0_wmux_10_S[0]),
	.Y(un26_prdata_sig_31_1_0_wmux_10_Y[0]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co0_4[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[0] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0_4[0]),
	.S(un26_prdata_sig_31_1_0_wmux_9_S[0]),
	.Y(un26_prdata_sig_31_1_0_wmux_9_Y[0]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_3[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[0] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1_3[0]),
	.S(un26_prdata_sig_31_1_0_wmux_8_S[0]),
	.Y(un26_prdata_sig_31_1_0_y9[0]),
	.B(un26_prdata_sig_31_1_0_y3[0]),
	.C(un26_prdata_sig_31_1_0_y1[0]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_3[0]),
	.FCI(un26_prdata_sig_31_1_0_co0_3[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[0] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0_3[0]),
	.S(un26_prdata_sig_31_1_0_wmux_7_S[0]),
	.Y(un26_prdata_sig_31_1_0_y0_3[0]),
	.B(un26_prdata_sig_31_1_0_y5[0]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7[0]),
	.FCI(un26_prdata_sig_31_1_0_co1_2[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[0] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1_2[0]),
	.S(un26_prdata_sig_31_1_0_wmux_6_S[0]),
	.Y(un26_prdata_sig_31_1_0_y7[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_14[0]),
	.D(i2c_seq_regs_30[0]),
	.A(un26_prdata_sig_31_1_0_y0_2[0]),
	.FCI(un26_prdata_sig_31_1_0_co0_2[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[0] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0_2[0]),
	.S(un26_prdata_sig_31_1_0_wmux_5_S[0]),
	.Y(un26_prdata_sig_31_1_0_y0_2[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_6[0]),
	.D(i2c_seq_regs_22[0]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_1[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[0] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1_1[0]),
	.S(un26_prdata_sig_31_1_0_wmux_4_S[0]),
	.Y(un26_prdata_sig_31_1_0_y5[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_10[0]),
	.D(i2c_seq_regs_26[0]),
	.A(un26_prdata_sig_31_1_0_y0_1[0]),
	.FCI(un26_prdata_sig_31_1_0_co0_1[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[0] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0_1[0]),
	.S(un26_prdata_sig_31_1_0_wmux_3_S[0]),
	.Y(un26_prdata_sig_31_1_0_y0_1[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_2[0]),
	.D(i2c_seq_regs_18[0]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_0[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[0] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1_0[0]),
	.S(un26_prdata_sig_31_1_0_wmux_2_S[0]),
	.Y(un26_prdata_sig_31_1_0_y3[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_12[0]),
	.D(i2c_seq_regs_28[0]),
	.A(un26_prdata_sig_31_1_0_y0_0[0]),
	.FCI(un26_prdata_sig_31_1_0_co0_0[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[0] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0_0[0]),
	.S(un26_prdata_sig_31_1_0_wmux_1_S[0]),
	.Y(un26_prdata_sig_31_1_0_y0_0[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_4[0]),
	.D(i2c_seq_regs_20[0]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[0] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[0]  (
	.FCO(un26_prdata_sig_31_1_0_co1[0]),
	.S(un26_prdata_sig_31_1_0_wmux_0_S[0]),
	.Y(un26_prdata_sig_31_1_0_y1[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_8[0]),
	.D(i2c_seq_regs_24[0]),
	.A(un26_prdata_sig_31_1_0_y0[0]),
	.FCI(un26_prdata_sig_31_1_0_co0[0])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[0] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[0]  (
	.FCO(un26_prdata_sig_31_1_0_co0[0]),
	.S(un26_prdata_sig_31_1_0_wmux_S[0]),
	.Y(un26_prdata_sig_31_1_0_y0[0]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_0[0]),
	.D(i2c_seq_regs_16[0]),
	.A(PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[0] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1_10[1]),
	.S(un26_prdata_sig_31_1_0_wmux_22_S[1]),
	.Y(un26_prdata_sig[1]),
	.B(un26_prdata_sig_31_1_0_y21[1]),
	.C(PADDR[0]),
	.D(VCC),
	.A(un26_prdata_sig_31_1_0_y9[1]),
	.FCI(un26_prdata_sig_31_1_0_co0_10[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[1] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0_10[1]),
	.S(un26_prdata_sig_31_1_0_wmux_21_S[1]),
	.Y(un26_prdata_sig_31_1_0_wmux_21_Y[1]),
	.B(VCC),
	.C(PADDR[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_9[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[1] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1_9[1]),
	.S(un26_prdata_sig_31_1_0_wmux_20_S[1]),
	.Y(un26_prdata_sig_31_1_0_y21[1]),
	.B(un26_prdata_sig_31_1_0_y3_0[1]),
	.C(un26_prdata_sig_31_1_0_y1_0[1]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_8[1]),
	.FCI(un26_prdata_sig_31_1_0_co0_9[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[1] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0_9[1]),
	.S(un26_prdata_sig_31_1_0_wmux_19_S[1]),
	.Y(un26_prdata_sig_31_1_0_y0_8[1]),
	.B(un26_prdata_sig_31_1_0_y5_0[1]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7_0[1]),
	.FCI(un26_prdata_sig_31_1_0_co1_8[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[1] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1_8[1]),
	.S(un26_prdata_sig_31_1_0_wmux_18_S[1]),
	.Y(un26_prdata_sig_31_1_0_y7_0[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_15[1]),
	.D(i2c_seq_regs_31[1]),
	.A(un26_prdata_sig_31_1_0_y0_7[1]),
	.FCI(un26_prdata_sig_31_1_0_co0_8[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[1] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0_8[1]),
	.S(un26_prdata_sig_31_1_0_wmux_17_S[1]),
	.Y(un26_prdata_sig_31_1_0_y0_7[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_7[1]),
	.D(i2c_seq_regs_23[1]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_7[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[1] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1_7[1]),
	.S(un26_prdata_sig_31_1_0_wmux_16_S[1]),
	.Y(un26_prdata_sig_31_1_0_y5_0[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_11[1]),
	.D(i2c_seq_regs_27[1]),
	.A(un26_prdata_sig_31_1_0_y0_6[1]),
	.FCI(un26_prdata_sig_31_1_0_co0_7[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[1] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0_7[1]),
	.S(un26_prdata_sig_31_1_0_wmux_15_S[1]),
	.Y(un26_prdata_sig_31_1_0_y0_6[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_3[1]),
	.D(i2c_seq_regs_19[1]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_6[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[1] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1_6[1]),
	.S(un26_prdata_sig_31_1_0_wmux_14_S[1]),
	.Y(un26_prdata_sig_31_1_0_y3_0[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_13[1]),
	.D(i2c_seq_regs_29[1]),
	.A(un26_prdata_sig_31_1_0_y0_5[1]),
	.FCI(un26_prdata_sig_31_1_0_co0_6[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[1] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0_6[1]),
	.S(un26_prdata_sig_31_1_0_wmux_13_S[1]),
	.Y(un26_prdata_sig_31_1_0_y0_5[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_5[1]),
	.D(i2c_seq_regs_21[1]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_5[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[1] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1_5[1]),
	.S(un26_prdata_sig_31_1_0_wmux_12_S[1]),
	.Y(un26_prdata_sig_31_1_0_y1_0[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_9[1]),
	.D(i2c_seq_regs_25[1]),
	.A(un26_prdata_sig_31_1_0_y0_4[1]),
	.FCI(un26_prdata_sig_31_1_0_co0_5[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[1] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0_5[1]),
	.S(un26_prdata_sig_31_1_0_wmux_11_S[1]),
	.Y(un26_prdata_sig_31_1_0_y0_4[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_1[1]),
	.D(i2c_seq_regs_17[1]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_4[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[1] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1_4[1]),
	.S(un26_prdata_sig_31_1_0_wmux_10_S[1]),
	.Y(un26_prdata_sig_31_1_0_wmux_10_Y[1]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co0_4[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[1] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0_4[1]),
	.S(un26_prdata_sig_31_1_0_wmux_9_S[1]),
	.Y(un26_prdata_sig_31_1_0_wmux_9_Y[1]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_3[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[1] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1_3[1]),
	.S(un26_prdata_sig_31_1_0_wmux_8_S[1]),
	.Y(un26_prdata_sig_31_1_0_y9[1]),
	.B(un26_prdata_sig_31_1_0_y3[1]),
	.C(un26_prdata_sig_31_1_0_y1[1]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_3[1]),
	.FCI(un26_prdata_sig_31_1_0_co0_3[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[1] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0_3[1]),
	.S(un26_prdata_sig_31_1_0_wmux_7_S[1]),
	.Y(un26_prdata_sig_31_1_0_y0_3[1]),
	.B(un26_prdata_sig_31_1_0_y5[1]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7[1]),
	.FCI(un26_prdata_sig_31_1_0_co1_2[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[1] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1_2[1]),
	.S(un26_prdata_sig_31_1_0_wmux_6_S[1]),
	.Y(un26_prdata_sig_31_1_0_y7[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_14[1]),
	.D(i2c_seq_regs_30[1]),
	.A(un26_prdata_sig_31_1_0_y0_2[1]),
	.FCI(un26_prdata_sig_31_1_0_co0_2[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[1] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0_2[1]),
	.S(un26_prdata_sig_31_1_0_wmux_5_S[1]),
	.Y(un26_prdata_sig_31_1_0_y0_2[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_6[1]),
	.D(i2c_seq_regs_22[1]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_1[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[1] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1_1[1]),
	.S(un26_prdata_sig_31_1_0_wmux_4_S[1]),
	.Y(un26_prdata_sig_31_1_0_y5[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_10[1]),
	.D(i2c_seq_regs_26[1]),
	.A(un26_prdata_sig_31_1_0_y0_1[1]),
	.FCI(un26_prdata_sig_31_1_0_co0_1[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[1] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0_1[1]),
	.S(un26_prdata_sig_31_1_0_wmux_3_S[1]),
	.Y(un26_prdata_sig_31_1_0_y0_1[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_2[1]),
	.D(i2c_seq_regs_18[1]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_0[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[1] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1_0[1]),
	.S(un26_prdata_sig_31_1_0_wmux_2_S[1]),
	.Y(un26_prdata_sig_31_1_0_y3[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_12[1]),
	.D(i2c_seq_regs_28[1]),
	.A(un26_prdata_sig_31_1_0_y0_0[1]),
	.FCI(un26_prdata_sig_31_1_0_co0_0[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[1] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0_0[1]),
	.S(un26_prdata_sig_31_1_0_wmux_1_S[1]),
	.Y(un26_prdata_sig_31_1_0_y0_0[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_4[1]),
	.D(i2c_seq_regs_20[1]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[1] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[1]  (
	.FCO(un26_prdata_sig_31_1_0_co1[1]),
	.S(un26_prdata_sig_31_1_0_wmux_0_S[1]),
	.Y(un26_prdata_sig_31_1_0_y1[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_8[1]),
	.D(i2c_seq_regs_24[1]),
	.A(un26_prdata_sig_31_1_0_y0[1]),
	.FCI(un26_prdata_sig_31_1_0_co0[1])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[1] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[1]  (
	.FCO(un26_prdata_sig_31_1_0_co0[1]),
	.S(un26_prdata_sig_31_1_0_wmux_S[1]),
	.Y(un26_prdata_sig_31_1_0_y0[1]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_0[1]),
	.D(i2c_seq_regs_16[1]),
	.A(PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[1] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1_10[8]),
	.S(un26_prdata_sig_31_1_0_wmux_22_S[8]),
	.Y(un26_prdata_sig[8]),
	.B(un26_prdata_sig_31_1_0_y21[8]),
	.C(PADDR[0]),
	.D(VCC),
	.A(un26_prdata_sig_31_1_0_y9[8]),
	.FCI(un26_prdata_sig_31_1_0_co0_10[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_22[8] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0_10[8]),
	.S(un26_prdata_sig_31_1_0_wmux_21_S[8]),
	.Y(un26_prdata_sig_31_1_0_wmux_21_Y[8]),
	.B(VCC),
	.C(PADDR[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_9[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_21[8] .INIT=20'h0B383;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1_9[8]),
	.S(un26_prdata_sig_31_1_0_wmux_20_S[8]),
	.Y(un26_prdata_sig_31_1_0_y21[8]),
	.B(un26_prdata_sig_31_1_0_y3_0[8]),
	.C(un26_prdata_sig_31_1_0_y1_0[8]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_8[8]),
	.FCI(un26_prdata_sig_31_1_0_co0_9[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_20[8] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0_9[8]),
	.S(un26_prdata_sig_31_1_0_wmux_19_S[8]),
	.Y(un26_prdata_sig_31_1_0_y0_8[8]),
	.B(un26_prdata_sig_31_1_0_y5_0[8]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7_0[8]),
	.FCI(un26_prdata_sig_31_1_0_co1_8[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_19[8] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1_8[8]),
	.S(un26_prdata_sig_31_1_0_wmux_18_S[8]),
	.Y(un26_prdata_sig_31_1_0_y7_0[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_15[8]),
	.D(i2c_seq_regs_31[8]),
	.A(un26_prdata_sig_31_1_0_y0_7[8]),
	.FCI(un26_prdata_sig_31_1_0_co0_8[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_18[8] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0_8[8]),
	.S(un26_prdata_sig_31_1_0_wmux_17_S[8]),
	.Y(un26_prdata_sig_31_1_0_y0_7[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_7[8]),
	.D(i2c_seq_regs_23[8]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_7[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_17[8] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1_7[8]),
	.S(un26_prdata_sig_31_1_0_wmux_16_S[8]),
	.Y(un26_prdata_sig_31_1_0_y5_0[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_11[8]),
	.D(i2c_seq_regs_27[8]),
	.A(un26_prdata_sig_31_1_0_y0_6[8]),
	.FCI(un26_prdata_sig_31_1_0_co0_7[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_16[8] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0_7[8]),
	.S(un26_prdata_sig_31_1_0_wmux_15_S[8]),
	.Y(un26_prdata_sig_31_1_0_y0_6[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_3[8]),
	.D(i2c_seq_regs_19[8]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_6[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_15[8] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1_6[8]),
	.S(un26_prdata_sig_31_1_0_wmux_14_S[8]),
	.Y(un26_prdata_sig_31_1_0_y3_0[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_13[8]),
	.D(i2c_seq_regs_29[8]),
	.A(un26_prdata_sig_31_1_0_y0_5[8]),
	.FCI(un26_prdata_sig_31_1_0_co0_6[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_14[8] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0_6[8]),
	.S(un26_prdata_sig_31_1_0_wmux_13_S[8]),
	.Y(un26_prdata_sig_31_1_0_y0_5[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_5[8]),
	.D(i2c_seq_regs_21[8]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_5[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_13[8] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1_5[8]),
	.S(un26_prdata_sig_31_1_0_wmux_12_S[8]),
	.Y(un26_prdata_sig_31_1_0_y1_0[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_9[8]),
	.D(i2c_seq_regs_25[8]),
	.A(un26_prdata_sig_31_1_0_y0_4[8]),
	.FCI(un26_prdata_sig_31_1_0_co0_5[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_12[8] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0_5[8]),
	.S(un26_prdata_sig_31_1_0_wmux_11_S[8]),
	.Y(un26_prdata_sig_31_1_0_y0_4[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_1[8]),
	.D(i2c_seq_regs_17[8]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_4[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_11[8] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1_4[8]),
	.S(un26_prdata_sig_31_1_0_wmux_10_S[8]),
	.Y(un26_prdata_sig_31_1_0_wmux_10_Y[8]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co0_4[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_10[8] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0_4[8]),
	.S(un26_prdata_sig_31_1_0_wmux_9_S[8]),
	.Y(un26_prdata_sig_31_1_0_wmux_9_Y[8]),
	.B(VCC),
	.C(PADDR[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un26_prdata_sig_31_1_0_co1_3[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_9[8] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1_3[8]),
	.S(un26_prdata_sig_31_1_0_wmux_8_S[8]),
	.Y(un26_prdata_sig_31_1_0_y9[8]),
	.B(un26_prdata_sig_31_1_0_y3[8]),
	.C(un26_prdata_sig_31_1_0_y1[8]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y0_3[8]),
	.FCI(un26_prdata_sig_31_1_0_co0_3[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_8[8] .INIT=20'h0FA0C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0_3[8]),
	.S(un26_prdata_sig_31_1_0_wmux_7_S[8]),
	.Y(un26_prdata_sig_31_1_0_y0_3[8]),
	.B(un26_prdata_sig_31_1_0_y5[8]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.A(un26_prdata_sig_31_1_0_y7[8]),
	.FCI(un26_prdata_sig_31_1_0_co1_2[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_7[8] .INIT=20'h0EC2C;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1_2[8]),
	.S(un26_prdata_sig_31_1_0_wmux_6_S[8]),
	.Y(un26_prdata_sig_31_1_0_y7[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_14[8]),
	.D(i2c_seq_regs_30[8]),
	.A(un26_prdata_sig_31_1_0_y0_2[8]),
	.FCI(un26_prdata_sig_31_1_0_co0_2[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_6[8] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0_2[8]),
	.S(un26_prdata_sig_31_1_0_wmux_5_S[8]),
	.Y(un26_prdata_sig_31_1_0_y0_2[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_6[8]),
	.D(i2c_seq_regs_22[8]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_1[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_5[8] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1_1[8]),
	.S(un26_prdata_sig_31_1_0_wmux_4_S[8]),
	.Y(un26_prdata_sig_31_1_0_y5[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_10[8]),
	.D(i2c_seq_regs_26[8]),
	.A(un26_prdata_sig_31_1_0_y0_1[8]),
	.FCI(un26_prdata_sig_31_1_0_co0_1[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_4[8] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0_1[8]),
	.S(un26_prdata_sig_31_1_0_wmux_3_S[8]),
	.Y(un26_prdata_sig_31_1_0_y0_1[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_2[8]),
	.D(i2c_seq_regs_18[8]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1_0[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_3[8] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1_0[8]),
	.S(un26_prdata_sig_31_1_0_wmux_2_S[8]),
	.Y(un26_prdata_sig_31_1_0_y3[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_12[8]),
	.D(i2c_seq_regs_28[8]),
	.A(un26_prdata_sig_31_1_0_y0_0[8]),
	.FCI(un26_prdata_sig_31_1_0_co0_0[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_2[8] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0_0[8]),
	.S(un26_prdata_sig_31_1_0_wmux_1_S[8]),
	.Y(un26_prdata_sig_31_1_0_y0_0[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_4[8]),
	.D(i2c_seq_regs_20[8]),
	.A(PADDR[4]),
	.FCI(un26_prdata_sig_31_1_0_co1[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_1[8] .INIT=20'h0FA44;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[8]  (
	.FCO(un26_prdata_sig_31_1_0_co1[8]),
	.S(un26_prdata_sig_31_1_0_wmux_0_S[8]),
	.Y(un26_prdata_sig_31_1_0_y1[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_8[8]),
	.D(i2c_seq_regs_24[8]),
	.A(un26_prdata_sig_31_1_0_y0[8]),
	.FCI(un26_prdata_sig_31_1_0_co0[8])
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux_0[8] .INIT=20'h0F588;
// @10:235
  ARI1 \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[8]  (
	.FCO(un26_prdata_sig_31_1_0_co0[8]),
	.S(un26_prdata_sig_31_1_0_wmux_S[8]),
	.Y(un26_prdata_sig_31_1_0_y0[8]),
	.B(PADDR[3]),
	.C(i2c_seq_regs_0[8]),
	.D(i2c_seq_regs_16[8]),
	.A(PADDR[4]),
	.FCI(VCC)
);
defparam \APB_Reg_Read_process.un26_prdata_sig_31_1_0_wmux[8] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_22[9]  (
	.FCO(un5_seq_enable_31_1_0_co1_10[9]),
	.S(un5_seq_enable_31_1_0_wmux_22_S[9]),
	.Y(un5_seq_enable[9]),
	.B(un5_seq_enable_31_1_0_y21[9]),
	.C(sequence_cnt[0]),
	.D(VCC),
	.A(un5_seq_enable_31_1_0_y9[9]),
	.FCI(un5_seq_enable_31_1_0_co0_10[9])
);
defparam \un5_seq_enable_31_1_0_wmux_22[9] .INIT=20'h0B383;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_21[9]  (
	.FCO(un5_seq_enable_31_1_0_co0_10[9]),
	.S(un5_seq_enable_31_1_0_wmux_21_S[9]),
	.Y(un5_seq_enable_31_1_0_wmux_21_Y[9]),
	.B(VCC),
	.C(sequence_cnt[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co1_9[9])
);
defparam \un5_seq_enable_31_1_0_wmux_21[9] .INIT=20'h0B383;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_20[9]  (
	.FCO(un5_seq_enable_31_1_0_co1_9[9]),
	.S(un5_seq_enable_31_1_0_wmux_20_S[9]),
	.Y(un5_seq_enable_31_1_0_y21[9]),
	.B(un5_seq_enable_31_1_0_y3_0[9]),
	.C(un5_seq_enable_31_1_0_y1_0[9]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y0_8[9]),
	.FCI(un5_seq_enable_31_1_0_co0_9[9])
);
defparam \un5_seq_enable_31_1_0_wmux_20[9] .INIT=20'h0FA0C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_19[9]  (
	.FCO(un5_seq_enable_31_1_0_co0_9[9]),
	.S(un5_seq_enable_31_1_0_wmux_19_S[9]),
	.Y(un5_seq_enable_31_1_0_y0_8[9]),
	.B(un5_seq_enable_31_1_0_y5_0[9]),
	.C(sequence_cnt[2]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y7_0[9]),
	.FCI(un5_seq_enable_31_1_0_co1_8[9])
);
defparam \un5_seq_enable_31_1_0_wmux_19[9] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_18[9]  (
	.FCO(un5_seq_enable_31_1_0_co1_8[9]),
	.S(un5_seq_enable_31_1_0_wmux_18_S[9]),
	.Y(un5_seq_enable_31_1_0_y7_0[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_15[9]),
	.D(i2c_seq_regs_31[9]),
	.A(un5_seq_enable_31_1_0_y0_7[9]),
	.FCI(un5_seq_enable_31_1_0_co0_8[9])
);
defparam \un5_seq_enable_31_1_0_wmux_18[9] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_17[9]  (
	.FCO(un5_seq_enable_31_1_0_co0_8[9]),
	.S(un5_seq_enable_31_1_0_wmux_17_S[9]),
	.Y(un5_seq_enable_31_1_0_y0_7[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_7[9]),
	.D(i2c_seq_regs_23[9]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_7[9])
);
defparam \un5_seq_enable_31_1_0_wmux_17[9] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_16[9]  (
	.FCO(un5_seq_enable_31_1_0_co1_7[9]),
	.S(un5_seq_enable_31_1_0_wmux_16_S[9]),
	.Y(un5_seq_enable_31_1_0_y5_0[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_11[9]),
	.D(i2c_seq_regs_27[9]),
	.A(un5_seq_enable_31_1_0_y0_6[9]),
	.FCI(un5_seq_enable_31_1_0_co0_7[9])
);
defparam \un5_seq_enable_31_1_0_wmux_16[9] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_15[9]  (
	.FCO(un5_seq_enable_31_1_0_co0_7[9]),
	.S(un5_seq_enable_31_1_0_wmux_15_S[9]),
	.Y(un5_seq_enable_31_1_0_y0_6[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_3[9]),
	.D(i2c_seq_regs_19[9]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_6[9])
);
defparam \un5_seq_enable_31_1_0_wmux_15[9] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_14[9]  (
	.FCO(un5_seq_enable_31_1_0_co1_6[9]),
	.S(un5_seq_enable_31_1_0_wmux_14_S[9]),
	.Y(un5_seq_enable_31_1_0_y3_0[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_13[9]),
	.D(i2c_seq_regs_29[9]),
	.A(un5_seq_enable_31_1_0_y0_5[9]),
	.FCI(un5_seq_enable_31_1_0_co0_6[9])
);
defparam \un5_seq_enable_31_1_0_wmux_14[9] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_13[9]  (
	.FCO(un5_seq_enable_31_1_0_co0_6[9]),
	.S(un5_seq_enable_31_1_0_wmux_13_S[9]),
	.Y(un5_seq_enable_31_1_0_y0_5[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_5[9]),
	.D(i2c_seq_regs_21[9]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_5[9])
);
defparam \un5_seq_enable_31_1_0_wmux_13[9] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_12[9]  (
	.FCO(un5_seq_enable_31_1_0_co1_5[9]),
	.S(un5_seq_enable_31_1_0_wmux_12_S[9]),
	.Y(un5_seq_enable_31_1_0_y1_0[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_9[9]),
	.D(i2c_seq_regs_25[9]),
	.A(un5_seq_enable_31_1_0_y0_4[9]),
	.FCI(un5_seq_enable_31_1_0_co0_5[9])
);
defparam \un5_seq_enable_31_1_0_wmux_12[9] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_11[9]  (
	.FCO(un5_seq_enable_31_1_0_co0_5[9]),
	.S(un5_seq_enable_31_1_0_wmux_11_S[9]),
	.Y(un5_seq_enable_31_1_0_y0_4[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_1[9]),
	.D(i2c_seq_regs_17[9]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_4[9])
);
defparam \un5_seq_enable_31_1_0_wmux_11[9] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_10[9]  (
	.FCO(un5_seq_enable_31_1_0_co1_4[9]),
	.S(un5_seq_enable_31_1_0_wmux_10_S[9]),
	.Y(un5_seq_enable_31_1_0_wmux_10_Y[9]),
	.B(VCC),
	.C(sequence_cnt[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co0_4[9])
);
defparam \un5_seq_enable_31_1_0_wmux_10[9] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_9[9]  (
	.FCO(un5_seq_enable_31_1_0_co0_4[9]),
	.S(un5_seq_enable_31_1_0_wmux_9_S[9]),
	.Y(un5_seq_enable_31_1_0_wmux_9_Y[9]),
	.B(VCC),
	.C(sequence_cnt[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co1_3[9])
);
defparam \un5_seq_enable_31_1_0_wmux_9[9] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_8[9]  (
	.FCO(un5_seq_enable_31_1_0_co1_3[9]),
	.S(un5_seq_enable_31_1_0_wmux_8_S[9]),
	.Y(un5_seq_enable_31_1_0_y9[9]),
	.B(un5_seq_enable_31_1_0_y3[9]),
	.C(un5_seq_enable_31_1_0_y1[9]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y0_3[9]),
	.FCI(un5_seq_enable_31_1_0_co0_3[9])
);
defparam \un5_seq_enable_31_1_0_wmux_8[9] .INIT=20'h0FA0C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_7[9]  (
	.FCO(un5_seq_enable_31_1_0_co0_3[9]),
	.S(un5_seq_enable_31_1_0_wmux_7_S[9]),
	.Y(un5_seq_enable_31_1_0_y0_3[9]),
	.B(un5_seq_enable_31_1_0_y5[9]),
	.C(sequence_cnt[2]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y7[9]),
	.FCI(un5_seq_enable_31_1_0_co1_2[9])
);
defparam \un5_seq_enable_31_1_0_wmux_7[9] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_6[9]  (
	.FCO(un5_seq_enable_31_1_0_co1_2[9]),
	.S(un5_seq_enable_31_1_0_wmux_6_S[9]),
	.Y(un5_seq_enable_31_1_0_y7[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_14[9]),
	.D(i2c_seq_regs_30[9]),
	.A(un5_seq_enable_31_1_0_y0_2[9]),
	.FCI(un5_seq_enable_31_1_0_co0_2[9])
);
defparam \un5_seq_enable_31_1_0_wmux_6[9] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_5[9]  (
	.FCO(un5_seq_enable_31_1_0_co0_2[9]),
	.S(un5_seq_enable_31_1_0_wmux_5_S[9]),
	.Y(un5_seq_enable_31_1_0_y0_2[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_6[9]),
	.D(i2c_seq_regs_22[9]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_1[9])
);
defparam \un5_seq_enable_31_1_0_wmux_5[9] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_4[9]  (
	.FCO(un5_seq_enable_31_1_0_co1_1[9]),
	.S(un5_seq_enable_31_1_0_wmux_4_S[9]),
	.Y(un5_seq_enable_31_1_0_y5[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_10[9]),
	.D(i2c_seq_regs_26[9]),
	.A(un5_seq_enable_31_1_0_y0_1[9]),
	.FCI(un5_seq_enable_31_1_0_co0_1[9])
);
defparam \un5_seq_enable_31_1_0_wmux_4[9] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_3[9]  (
	.FCO(un5_seq_enable_31_1_0_co0_1[9]),
	.S(un5_seq_enable_31_1_0_wmux_3_S[9]),
	.Y(un5_seq_enable_31_1_0_y0_1[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_2[9]),
	.D(i2c_seq_regs_18[9]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_0[9])
);
defparam \un5_seq_enable_31_1_0_wmux_3[9] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_2[9]  (
	.FCO(un5_seq_enable_31_1_0_co1_0[9]),
	.S(un5_seq_enable_31_1_0_wmux_2_S[9]),
	.Y(un5_seq_enable_31_1_0_y3[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_12[9]),
	.D(i2c_seq_regs_28[9]),
	.A(un5_seq_enable_31_1_0_y0_0[9]),
	.FCI(un5_seq_enable_31_1_0_co0_0[9])
);
defparam \un5_seq_enable_31_1_0_wmux_2[9] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_1[9]  (
	.FCO(un5_seq_enable_31_1_0_co0_0[9]),
	.S(un5_seq_enable_31_1_0_wmux_1_S[9]),
	.Y(un5_seq_enable_31_1_0_y0_0[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_4[9]),
	.D(i2c_seq_regs_20[9]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1[9])
);
defparam \un5_seq_enable_31_1_0_wmux_1[9] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_0[9]  (
	.FCO(un5_seq_enable_31_1_0_co1[9]),
	.S(un5_seq_enable_31_1_0_wmux_0_S[9]),
	.Y(un5_seq_enable_31_1_0_y1[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_8[9]),
	.D(i2c_seq_regs_24[9]),
	.A(un5_seq_enable_31_1_0_y0[9]),
	.FCI(un5_seq_enable_31_1_0_co0[9])
);
defparam \un5_seq_enable_31_1_0_wmux_0[9] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux[9]  (
	.FCO(un5_seq_enable_31_1_0_co0[9]),
	.S(un5_seq_enable_31_1_0_wmux_S[9]),
	.Y(un5_seq_enable_31_1_0_y0[9]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_0[9]),
	.D(i2c_seq_regs_16[9]),
	.A(sequence_cnt[4]),
	.FCI(VCC)
);
defparam \un5_seq_enable_31_1_0_wmux[9] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_22[0]  (
	.FCO(un5_seq_enable_31_1_0_co1_10[0]),
	.S(un5_seq_enable_31_1_0_wmux_22_S[0]),
	.Y(un5_seq_enable[0]),
	.B(un5_seq_enable_31_1_0_y21[0]),
	.C(sequence_cnt[0]),
	.D(VCC),
	.A(un5_seq_enable_31_1_0_y9[0]),
	.FCI(un5_seq_enable_31_1_0_co0_10[0])
);
defparam \un5_seq_enable_31_1_0_wmux_22[0] .INIT=20'h0B383;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_21[0]  (
	.FCO(un5_seq_enable_31_1_0_co0_10[0]),
	.S(un5_seq_enable_31_1_0_wmux_21_S[0]),
	.Y(un5_seq_enable_31_1_0_wmux_21_Y[0]),
	.B(VCC),
	.C(sequence_cnt[0]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co1_9[0])
);
defparam \un5_seq_enable_31_1_0_wmux_21[0] .INIT=20'h0B383;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_20[0]  (
	.FCO(un5_seq_enable_31_1_0_co1_9[0]),
	.S(un5_seq_enable_31_1_0_wmux_20_S[0]),
	.Y(un5_seq_enable_31_1_0_y21[0]),
	.B(un5_seq_enable_31_1_0_y3_0[0]),
	.C(un5_seq_enable_31_1_0_y1_0[0]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y0_8[0]),
	.FCI(un5_seq_enable_31_1_0_co0_9[0])
);
defparam \un5_seq_enable_31_1_0_wmux_20[0] .INIT=20'h0FA0C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_19[0]  (
	.FCO(un5_seq_enable_31_1_0_co0_9[0]),
	.S(un5_seq_enable_31_1_0_wmux_19_S[0]),
	.Y(un5_seq_enable_31_1_0_y0_8[0]),
	.B(un5_seq_enable_31_1_0_y5_0[0]),
	.C(sequence_cnt[2]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y7_0[0]),
	.FCI(un5_seq_enable_31_1_0_co1_8[0])
);
defparam \un5_seq_enable_31_1_0_wmux_19[0] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_18[0]  (
	.FCO(un5_seq_enable_31_1_0_co1_8[0]),
	.S(un5_seq_enable_31_1_0_wmux_18_S[0]),
	.Y(un5_seq_enable_31_1_0_y7_0[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_15[0]),
	.D(i2c_seq_regs_31[0]),
	.A(un5_seq_enable_31_1_0_y0_7[0]),
	.FCI(un5_seq_enable_31_1_0_co0_8[0])
);
defparam \un5_seq_enable_31_1_0_wmux_18[0] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_17[0]  (
	.FCO(un5_seq_enable_31_1_0_co0_8[0]),
	.S(un5_seq_enable_31_1_0_wmux_17_S[0]),
	.Y(un5_seq_enable_31_1_0_y0_7[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_7[0]),
	.D(i2c_seq_regs_23[0]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_7[0])
);
defparam \un5_seq_enable_31_1_0_wmux_17[0] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_16[0]  (
	.FCO(un5_seq_enable_31_1_0_co1_7[0]),
	.S(un5_seq_enable_31_1_0_wmux_16_S[0]),
	.Y(un5_seq_enable_31_1_0_y5_0[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_11[0]),
	.D(i2c_seq_regs_27[0]),
	.A(un5_seq_enable_31_1_0_y0_6[0]),
	.FCI(un5_seq_enable_31_1_0_co0_7[0])
);
defparam \un5_seq_enable_31_1_0_wmux_16[0] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_15[0]  (
	.FCO(un5_seq_enable_31_1_0_co0_7[0]),
	.S(un5_seq_enable_31_1_0_wmux_15_S[0]),
	.Y(un5_seq_enable_31_1_0_y0_6[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_3[0]),
	.D(i2c_seq_regs_19[0]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_6[0])
);
defparam \un5_seq_enable_31_1_0_wmux_15[0] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_14[0]  (
	.FCO(un5_seq_enable_31_1_0_co1_6[0]),
	.S(un5_seq_enable_31_1_0_wmux_14_S[0]),
	.Y(un5_seq_enable_31_1_0_y3_0[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_13[0]),
	.D(i2c_seq_regs_29[0]),
	.A(un5_seq_enable_31_1_0_y0_5[0]),
	.FCI(un5_seq_enable_31_1_0_co0_6[0])
);
defparam \un5_seq_enable_31_1_0_wmux_14[0] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_13[0]  (
	.FCO(un5_seq_enable_31_1_0_co0_6[0]),
	.S(un5_seq_enable_31_1_0_wmux_13_S[0]),
	.Y(un5_seq_enable_31_1_0_y0_5[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_5[0]),
	.D(i2c_seq_regs_21[0]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_5[0])
);
defparam \un5_seq_enable_31_1_0_wmux_13[0] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_12[0]  (
	.FCO(un5_seq_enable_31_1_0_co1_5[0]),
	.S(un5_seq_enable_31_1_0_wmux_12_S[0]),
	.Y(un5_seq_enable_31_1_0_y1_0[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_9[0]),
	.D(i2c_seq_regs_25[0]),
	.A(un5_seq_enable_31_1_0_y0_4[0]),
	.FCI(un5_seq_enable_31_1_0_co0_5[0])
);
defparam \un5_seq_enable_31_1_0_wmux_12[0] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_11[0]  (
	.FCO(un5_seq_enable_31_1_0_co0_5[0]),
	.S(un5_seq_enable_31_1_0_wmux_11_S[0]),
	.Y(un5_seq_enable_31_1_0_y0_4[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_1[0]),
	.D(i2c_seq_regs_17[0]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_4[0])
);
defparam \un5_seq_enable_31_1_0_wmux_11[0] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_10[0]  (
	.FCO(un5_seq_enable_31_1_0_co1_4[0]),
	.S(un5_seq_enable_31_1_0_wmux_10_S[0]),
	.Y(un5_seq_enable_31_1_0_wmux_10_Y[0]),
	.B(VCC),
	.C(sequence_cnt[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co0_4[0])
);
defparam \un5_seq_enable_31_1_0_wmux_10[0] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_9[0]  (
	.FCO(un5_seq_enable_31_1_0_co0_4[0]),
	.S(un5_seq_enable_31_1_0_wmux_9_S[0]),
	.Y(un5_seq_enable_31_1_0_wmux_9_Y[0]),
	.B(VCC),
	.C(sequence_cnt[2]),
	.D(VCC),
	.A(VCC),
	.FCI(un5_seq_enable_31_1_0_co1_3[0])
);
defparam \un5_seq_enable_31_1_0_wmux_9[0] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_8[0]  (
	.FCO(un5_seq_enable_31_1_0_co1_3[0]),
	.S(un5_seq_enable_31_1_0_wmux_8_S[0]),
	.Y(un5_seq_enable_31_1_0_y9[0]),
	.B(un5_seq_enable_31_1_0_y3[0]),
	.C(un5_seq_enable_31_1_0_y1[0]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y0_3[0]),
	.FCI(un5_seq_enable_31_1_0_co0_3[0])
);
defparam \un5_seq_enable_31_1_0_wmux_8[0] .INIT=20'h0FA0C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_7[0]  (
	.FCO(un5_seq_enable_31_1_0_co0_3[0]),
	.S(un5_seq_enable_31_1_0_wmux_7_S[0]),
	.Y(un5_seq_enable_31_1_0_y0_3[0]),
	.B(un5_seq_enable_31_1_0_y5[0]),
	.C(sequence_cnt[2]),
	.D(sequence_cnt[1]),
	.A(un5_seq_enable_31_1_0_y7[0]),
	.FCI(un5_seq_enable_31_1_0_co1_2[0])
);
defparam \un5_seq_enable_31_1_0_wmux_7[0] .INIT=20'h0EC2C;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_6[0]  (
	.FCO(un5_seq_enable_31_1_0_co1_2[0]),
	.S(un5_seq_enable_31_1_0_wmux_6_S[0]),
	.Y(un5_seq_enable_31_1_0_y7[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_14[0]),
	.D(i2c_seq_regs_30[0]),
	.A(un5_seq_enable_31_1_0_y0_2[0]),
	.FCI(un5_seq_enable_31_1_0_co0_2[0])
);
defparam \un5_seq_enable_31_1_0_wmux_6[0] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_5[0]  (
	.FCO(un5_seq_enable_31_1_0_co0_2[0]),
	.S(un5_seq_enable_31_1_0_wmux_5_S[0]),
	.Y(un5_seq_enable_31_1_0_y0_2[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_6[0]),
	.D(i2c_seq_regs_22[0]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_1[0])
);
defparam \un5_seq_enable_31_1_0_wmux_5[0] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_4[0]  (
	.FCO(un5_seq_enable_31_1_0_co1_1[0]),
	.S(un5_seq_enable_31_1_0_wmux_4_S[0]),
	.Y(un5_seq_enable_31_1_0_y5[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_10[0]),
	.D(i2c_seq_regs_26[0]),
	.A(un5_seq_enable_31_1_0_y0_1[0]),
	.FCI(un5_seq_enable_31_1_0_co0_1[0])
);
defparam \un5_seq_enable_31_1_0_wmux_4[0] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_3[0]  (
	.FCO(un5_seq_enable_31_1_0_co0_1[0]),
	.S(un5_seq_enable_31_1_0_wmux_3_S[0]),
	.Y(un5_seq_enable_31_1_0_y0_1[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_2[0]),
	.D(i2c_seq_regs_18[0]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1_0[0])
);
defparam \un5_seq_enable_31_1_0_wmux_3[0] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_2[0]  (
	.FCO(un5_seq_enable_31_1_0_co1_0[0]),
	.S(un5_seq_enable_31_1_0_wmux_2_S[0]),
	.Y(un5_seq_enable_31_1_0_y3[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_12[0]),
	.D(i2c_seq_regs_28[0]),
	.A(un5_seq_enable_31_1_0_y0_0[0]),
	.FCI(un5_seq_enable_31_1_0_co0_0[0])
);
defparam \un5_seq_enable_31_1_0_wmux_2[0] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_1[0]  (
	.FCO(un5_seq_enable_31_1_0_co0_0[0]),
	.S(un5_seq_enable_31_1_0_wmux_1_S[0]),
	.Y(un5_seq_enable_31_1_0_y0_0[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_4[0]),
	.D(i2c_seq_regs_20[0]),
	.A(sequence_cnt[4]),
	.FCI(un5_seq_enable_31_1_0_co1[0])
);
defparam \un5_seq_enable_31_1_0_wmux_1[0] .INIT=20'h0FA44;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux_0[0]  (
	.FCO(un5_seq_enable_31_1_0_co1[0]),
	.S(un5_seq_enable_31_1_0_wmux_0_S[0]),
	.Y(un5_seq_enable_31_1_0_y1[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_8[0]),
	.D(i2c_seq_regs_24[0]),
	.A(un5_seq_enable_31_1_0_y0[0]),
	.FCI(un5_seq_enable_31_1_0_co0[0])
);
defparam \un5_seq_enable_31_1_0_wmux_0[0] .INIT=20'h0F588;
// @10:398
  ARI1 \un5_seq_enable_31_1_0_wmux[0]  (
	.FCO(un5_seq_enable_31_1_0_co0[0]),
	.S(un5_seq_enable_31_1_0_wmux_S[0]),
	.Y(un5_seq_enable_31_1_0_y0[0]),
	.B(sequence_cnt[3]),
	.C(i2c_seq_regs_0[0]),
	.D(i2c_seq_regs_16[0]),
	.A(sequence_cnt[4]),
	.FCI(VCC)
);
defparam \un5_seq_enable_31_1_0_wmux[0] .INIT=20'h0FA44;
// @10:332
  CFG4 \p_reg_data_in.un31_psel_0_a3  (
	.A(PADDR_c_0),
	.B(PADDR_c_2),
	.C(un3_psel),
	.D(un31_psel_1),
	.Y(un31_psel)
);
defparam \p_reg_data_in.un31_psel_0_a3 .INIT=16'h1000;
// @9:205
  CFG4 un1_i2c_clk_pulse_5_0_m3_0 (
	.A(i2c_status_out[0]),
	.B(i2c_int),
	.C(i2c_state_cur[16]),
	.D(un10_i2c_clk_pulse),
	.Y(un1_i2c_clk_pulse_5_0_m3_0_Z)
);
defparam un1_i2c_clk_pulse_5_0_m3_0.INIT=16'h1F10;
// @10:432
  CFG3 \p_sequence_run.un14_seq_enable  (
	.A(i2c_reg_ctrl[4]),
	.B(i2c_status_out[0]),
	.C(i2c_int),
	.Y(un14_seq_enable)
);
defparam \p_sequence_run.un14_seq_enable .INIT=8'hA2;
// @9:243
  CFG4 \p_i2c_data_state_machine.bit_counter_7_o2[1]  (
	.A(i2c_instruct[2]),
	.B(i2c_instruct[1]),
	.C(i2c_state_cur[16]),
	.D(N_183_li),
	.Y(N_192)
);
defparam \p_i2c_data_state_machine.bit_counter_7_o2[1] .INIT=16'hDFFF;
// @9:230
  CFG3 \i2c_read_reg_RNO[0]  (
	.A(i2c_state_cur[2]),
	.B(i2c_state_cur[3]),
	.C(un10_i2c_clk_pulse),
	.Y(N_171_i)
);
defparam \i2c_read_reg_RNO[0] .INIT=8'hE0;
// @9:230
  CFG4 \i2c_state_cur_ns_a2_1[0]  (
	.A(bit_counter[1]),
	.B(N_183_li),
	.C(bit_counter[2]),
	.D(bit_counter[0]),
	.Y(N_254_1)
);
defparam \i2c_state_cur_ns_a2_1[0] .INIT=16'h0004;
  CFG4 un1_paddr_1_11_0_a2_RNIK0DL (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_160),
	.D(PADDR[6]),
	.Y(N_2324)
);
defparam un1_paddr_1_11_0_a2_RNIK0DL.INIT=16'h0080;
  CFG4 un1_paddr_1_23_0_a2_RNINGGE (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_137),
	.D(PADDR[6]),
	.Y(N_2062)
);
defparam un1_paddr_1_23_0_a2_RNINGGE.INIT=16'h0080;
  CFG4 un1_paddr_1_27_0_a2_RNIR4PN (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_138),
	.D(PADDR[6]),
	.Y(N_2130)
);
defparam un1_paddr_1_27_0_a2_RNIR4PN.INIT=16'h0080;
  CFG4 un1_paddr_1_1_0_a2_0_RNII2DO (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_136),
	.D(PADDR[6]),
	.Y(N_2351)
);
defparam un1_paddr_1_1_0_a2_0_RNII2DO.INIT=16'h0080;
  CFG4 un1_paddr_1_7_0_a2_RNI9LBM (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_139),
	.D(PADDR[6]),
	.Y(N_2047)
);
defparam un1_paddr_1_7_0_a2_RNI9LBM.INIT=16'h0080;
  CFG4 un1_paddr_1_30_0_o2_RNI3M1K (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_68),
	.D(PADDR[6]),
	.Y(N_1981)
);
defparam un1_paddr_1_30_0_o2_RNI3M1K.INIT=16'h0008;
// @10:359
  CFG3 un1_paddr_1_10_RNILQ441 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(un1_paddr_1[21]),
	.Y(un10_seq_enable_24_1)
);
defparam un1_paddr_1_10_RNILQ441.INIT=8'h80;
// @10:359
  CFG3 un1_paddr_1_18_RNITQ441 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(un1_paddr_1[13]),
	.Y(un10_seq_enable_8_1)
);
defparam un1_paddr_1_18_RNITQ441.INIT=8'h80;
// @10:359
  CFG3 un1_paddr_1_19_RNIUQ441 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(un1_paddr_1[12]),
	.Y(un10_seq_enable_7_1)
);
defparam un1_paddr_1_19_RNIUQ441.INIT=8'h80;
// @10:359
  CFG3 un1_paddr_1_17_0_a3_RNIU3N01 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(un1_paddr_1[14]),
	.Y(un10_seq_enable_6_1)
);
defparam un1_paddr_1_17_0_a3_RNIU3N01.INIT=8'h80;
// @10:359
  CFG3 un1_paddr_1_15_RNIQQ441 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(un1_paddr_1[16]),
	.Y(un10_seq_enable_5_1)
);
defparam un1_paddr_1_15_RNIQQ441.INIT=8'h80;
// @10:359
  CFG3 un1_paddr_1_16_0_a3_RNITUC61 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(un1_paddr_1[15]),
	.Y(un10_seq_enable_4_1)
);
defparam un1_paddr_1_16_0_a3_RNITUC61.INIT=8'h80;
// @10:359
  CFG3 un1_paddr_1_13_RNIOQ441 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(un1_paddr_1[18]),
	.Y(un10_seq_enable_1_1)
);
defparam un1_paddr_1_13_RNIOQ441.INIT=8'h80;
// @10:359
  CFG4 un1_paddr_1_11_1_i_o3_RNIIBKB1 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(N_69),
	.D(N_136),
	.Y(un10_seq_enable_31_1)
);
defparam un1_paddr_1_11_1_i_o3_RNIIBKB1.INIT=16'h0800;
// @10:359
  CFG4 un1_paddr_1_7_0_a2_RNI9UI91 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(N_69),
	.D(N_139),
	.Y(un10_seq_enable_28_1)
);
defparam un1_paddr_1_7_0_a2_RNI9UI91.INIT=16'h0800;
// @10:359
  CFG4 un1_paddr_1_27_0_a2_RNIRD0B1 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(N_69),
	.D(N_138),
	.Y(un10_seq_enable_21_1)
);
defparam un1_paddr_1_27_0_a2_RNIRD0B1.INIT=16'h0800;
// @10:359
  CFG4 un1_paddr_1_30_0_o2_RNI3V871 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(N_68),
	.D(N_69),
	.Y(un10_seq_enable_18_1)
);
defparam un1_paddr_1_30_0_o2_RNI3V871.INIT=16'h0008;
// @10:359
  CFG4 \p_reg_instr_seq.un10_seq_enable_17_5  (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(un10_seq_enable_17_3),
	.D(PADDR[4]),
	.Y(un10_seq_enable_17_5)
);
defparam \p_reg_instr_seq.un10_seq_enable_17_5 .INIT=16'h0080;
// @10:359
  CFG4 un1_paddr_1_23_0_a2_RNINPN11 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(N_69),
	.D(N_137),
	.Y(un10_seq_enable_12_1)
);
defparam un1_paddr_1_23_0_a2_RNINPN11.INIT=16'h0800;
// @10:359
  CFG4 un1_paddr_1_11_0_a2_RNIK9K81 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.C(N_69),
	.D(N_160),
	.Y(un10_seq_enable_0_1)
);
defparam un1_paddr_1_11_0_a2_RNIK9K81.INIT=16'h0800;
// @10:30
  CFG3 un1_paddr_1_1_0_a2_0 (
	.A(PADDR[3]),
	.B(PADDR[4]),
	.C(PADDR[2]),
	.Y(N_136)
);
defparam un1_paddr_1_1_0_a2_0.INIT=8'h01;
// @10:30
  CFG3 un1_paddr_1_7_0_a2 (
	.A(PADDR[3]),
	.B(PADDR[4]),
	.C(PADDR[2]),
	.Y(N_139)
);
defparam un1_paddr_1_7_0_a2.INIT=8'h10;
  CFG4 un1_paddr_1_11_0_a2_RNIK0DL_1 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_160),
	.D(PADDR[6]),
	.Y(N_2318)
);
defparam un1_paddr_1_11_0_a2_RNIK0DL_1.INIT=16'h0010;
// @10:332
  CFG4 \p_reg_data_in.un31_psel_0_a3_1  (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_139),
	.D(PADDR[6]),
	.Y(un31_psel_1)
);
defparam \p_reg_data_in.un31_psel_0_a3_1 .INIT=16'h0010;
// @10:359
  CFG4 un1_paddr_1_1_0_a2_0_RNI5BH31_1 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_136),
	.Y(un10_seq_enable_30_1)
);
defparam un1_paddr_1_1_0_a2_0_RNI5BH31_1.INIT=16'h0100;
// @10:359
  CFG4 un1_paddr_1_11_0_a2_RNI79H01_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_160),
	.Y(un10_seq_enable_25_1)
);
defparam un1_paddr_1_11_0_a2_RNI79H01_0.INIT=16'h0100;
// @10:359
  CFG4 un1_paddr_1_30_0_o2_RNIMU5V_1 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_68),
	.D(N_77),
	.Y(un10_seq_enable_22_2)
);
defparam un1_paddr_1_30_0_o2_RNIMU5V_1.INIT=16'h0001;
// @10:359
  CFG4 un1_paddr_1_27_0_a2_RNIEDT21_1 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_138),
	.Y(un10_seq_enable_13_1)
);
defparam un1_paddr_1_27_0_a2_RNIEDT21_1.INIT=16'h0100;
  CFG4 un1_paddr_1_1_0_a2_0_RNII2DO_2 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_136),
	.D(PADDR[6]),
	.Y(N_2336)
);
defparam un1_paddr_1_1_0_a2_0_RNII2DO_2.INIT=16'h0010;
  CFG4 un1_paddr_1_27_0_a2_RNIR4PN_2 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_138),
	.D(PADDR[6]),
	.Y(N_2097)
);
defparam un1_paddr_1_27_0_a2_RNIR4PN_2.INIT=16'h0010;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1_i_o2[7]  (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_68),
	.D(PADDR[6]),
	.Y(N_82)
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1_i_o2[7] .INIT=16'hFFFE;
  CFG4 un1_paddr_1_23_0_a2_RNINGGE_2 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_137),
	.D(PADDR[6]),
	.Y(N_2228)
);
defparam un1_paddr_1_23_0_a2_RNINGGE_2.INIT=16'h0010;
// @10:359
  CFG4 un1_paddr_1_23_0_a2_RNIAPKP_1 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_137),
	.Y(un10_seq_enable_9_1)
);
defparam un1_paddr_1_23_0_a2_RNIAPKP_1.INIT=16'h0100;
// @10:359
  CFG4 un1_paddr_1_14_0_o2_RNIO6GV_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_75),
	.D(N_77),
	.Y(un10_seq_enable_2_2)
);
defparam un1_paddr_1_14_0_o2_RNIO6GV_0.INIT=16'h0001;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1_i_o2[0]  (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_75),
	.D(PADDR[6]),
	.Y(N_81)
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1_i_o2[0] .INIT=16'hFFFE;
// @10:359
  CFG4 un1_paddr_1_1_0_a2_0_RNI5BH31_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_136),
	.Y(un10_seq_enable_29_1)
);
defparam un1_paddr_1_1_0_a2_0_RNI5BH31_0.INIT=16'h0200;
// @10:359
  CFG4 un1_paddr_1_7_0_a2_RNISTF11_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_139),
	.Y(un10_seq_enable_26_1)
);
defparam un1_paddr_1_7_0_a2_RNISTF11_0.INIT=16'h0200;
// @10:359
  CFG4 un1_paddr_1_11_0_a2_RNI79H01 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_160),
	.Y(un10_seq_enable_23_1)
);
defparam un1_paddr_1_11_0_a2_RNI79H01.INIT=16'h0200;
// @10:359
  CFG4 un1_paddr_1_27_0_a2_RNIEDT21_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_138),
	.Y(un10_seq_enable_20_1)
);
defparam un1_paddr_1_27_0_a2_RNIEDT21_0.INIT=16'h0200;
  CFG4 un1_paddr_1_1_0_a2_0_RNII2DO_1 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_136),
	.D(PADDR[6]),
	.Y(N_2048)
);
defparam un1_paddr_1_1_0_a2_0_RNII2DO_1.INIT=16'h0020;
// @10:359
  CFG4 un1_paddr_1_30_0_o2_RNIMU5V_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_68),
	.D(N_77),
	.Y(un10_seq_enable_16_1)
);
defparam un1_paddr_1_30_0_o2_RNIMU5V_0.INIT=16'h0002;
// @10:359
  CFG4 un1_paddr_1_23_0_a2_RNIAPKP_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_137),
	.Y(un10_seq_enable_11_1)
);
defparam un1_paddr_1_23_0_a2_RNIAPKP_0.INIT=16'h0200;
  CFG4 un1_paddr_1_27_0_a2_RNIR4PN_1 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_138),
	.D(PADDR[6]),
	.Y(N_2261)
);
defparam un1_paddr_1_27_0_a2_RNIR4PN_1.INIT=16'h0020;
  CFG4 un1_paddr_1_30_0_o2_RNI3M1K_1 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_68),
	.D(PADDR[6]),
	.Y(N_1983)
);
defparam un1_paddr_1_30_0_o2_RNI3M1K_1.INIT=16'h0002;
  CFG4 un1_paddr_1_23_0_a2_RNINGGE_1 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_137),
	.D(PADDR[6]),
	.Y(N_1980)
);
defparam un1_paddr_1_23_0_a2_RNINGGE_1.INIT=16'h0020;
  CFG4 un1_paddr_1_11_0_a2_RNIK0DL_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_160),
	.D(PADDR[6]),
	.Y(N_2320)
);
defparam un1_paddr_1_11_0_a2_RNIK0DL_0.INIT=16'h0020;
  CFG4 un1_paddr_1_7_0_a2_RNI9LBM_1 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_139),
	.D(PADDR[6]),
	.Y(N_2267)
);
defparam un1_paddr_1_7_0_a2_RNI9LBM_1.INIT=16'h0020;
  CFG4 un1_paddr_1_27_0_a2_RNIR4PN_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_138),
	.D(PADDR[6]),
	.Y(N_2111)
);
defparam un1_paddr_1_27_0_a2_RNIR4PN_0.INIT=16'h0040;
  CFG4 un1_paddr_1_7_0_a2_RNI9LBM_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_139),
	.D(PADDR[6]),
	.Y(N_2302)
);
defparam un1_paddr_1_7_0_a2_RNI9LBM_0.INIT=16'h0040;
  CFG4 un1_paddr_1_14_0_o2_RNI5UBK (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_75),
	.D(PADDR[6]),
	.Y(N_2213)
);
defparam un1_paddr_1_14_0_o2_RNI5UBK.INIT=16'h0004;
// @10:359
  CFG4 un1_paddr_1_7_0_a2_RNISTF11 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_139),
	.Y(un10_seq_enable_27_1)
);
defparam un1_paddr_1_7_0_a2_RNISTF11.INIT=16'h0400;
// @10:359
  CFG4 un1_paddr_1_27_0_a2_RNIEDT21 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_138),
	.Y(un10_seq_enable_19_1)
);
defparam un1_paddr_1_27_0_a2_RNIEDT21.INIT=16'h0400;
// @10:359
  CFG4 un1_paddr_1_1_0_a2_0_RNI5BH31 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_136),
	.Y(un10_seq_enable_15_1)
);
defparam un1_paddr_1_1_0_a2_0_RNI5BH31.INIT=16'h0400;
// @10:359
  CFG4 un1_paddr_1_30_0_o2_RNIMU5V (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_68),
	.D(N_77),
	.Y(un10_seq_enable_14_1)
);
defparam un1_paddr_1_30_0_o2_RNIMU5V.INIT=16'h0004;
// @10:359
  CFG4 un1_paddr_1_23_0_a2_RNIAPKP (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_77),
	.D(N_137),
	.Y(un10_seq_enable_10_1)
);
defparam un1_paddr_1_23_0_a2_RNIAPKP.INIT=16'h0400;
  CFG4 un1_paddr_1_30_0_o2_RNI3M1K_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_68),
	.D(PADDR[6]),
	.Y(N_2100)
);
defparam un1_paddr_1_30_0_o2_RNI3M1K_0.INIT=16'h0004;
  CFG4 un1_paddr_1_23_0_a2_RNINGGE_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_137),
	.D(PADDR[6]),
	.Y(N_2356)
);
defparam un1_paddr_1_23_0_a2_RNINGGE_0.INIT=16'h0040;
// @10:359
  CFG4 un1_paddr_1_14_0_o2_RNIO6GV (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_75),
	.D(N_77),
	.Y(un10_seq_enable_3_1)
);
defparam un1_paddr_1_14_0_o2_RNIO6GV.INIT=16'h0004;
  CFG4 un1_paddr_1_1_0_a2_0_RNII2DO_0 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.C(N_136),
	.D(PADDR[6]),
	.Y(N_2340)
);
defparam un1_paddr_1_1_0_a2_0_RNII2DO_0.INIT=16'h0040;
// @9:268
  CFG4 \p_i2c_data_state_machine.un31_i2c_state_cur  (
	.A(seq_run),
	.B(i2c_reg_ctrl[4]),
	.C(initiate_last_Z),
	.D(i2c_reg_ctrl[0]),
	.Y(un31_i2c_state_cur)
);
defparam \p_i2c_data_state_machine.un31_i2c_state_cur .INIT=16'h0B08;
// @10:392
  CFG4 N_65_i (
	.A(PENABLE_c),
	.B(PSEL_c),
	.C(PWRITE_c),
	.D(PADDR_c_2),
	.Y(N_65_i_Z)
);
defparam N_65_i.INIT=16'h8000;
// @10:259
  CFG4 \APB_Reg_Read_process.un8_pwrite_0_a3_RNIOQ6J  (
	.A(PENABLE_c),
	.B(PSEL_c),
	.C(PWRITE_c),
	.D(un8_pwrite),
	.Y(N_63_i)
);
defparam \APB_Reg_Read_process.un8_pwrite_0_a3_RNIOQ6J .INIT=16'h8000;
// @9:230
  CFG4 \i2c_state_cur_RNO[3]  (
	.A(N_387),
	.B(i2c_state_cur[3]),
	.C(N_188),
	.D(N_161_i_1),
	.Y(N_161_i)
);
defparam \i2c_state_cur_RNO[3] .INIT=16'h4544;
// @9:230
  CFG4 \i2c_state_cur_RNO_0[3]  (
	.A(i2c_instruct[2]),
	.B(i2c_instruct[1]),
	.C(i2c_state_cur[16]),
	.D(N_183_li),
	.Y(N_161_i_1)
);
defparam \i2c_state_cur_RNO_0[3] .INIT=16'h20A0;
// @10:359
  CFG4 \i2c_read_reg_RNIO0Q24[8]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[319]),
	.C(N_65_i_Z),
	.D(N_51_i_1),
	.Y(N_51_i)
);
defparam \i2c_read_reg_RNIO0Q24[8] .INIT=16'h08FB;
// @10:359
  CFG4 un1_paddr_1_30_0_o2_RNI6BMU1 (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_31[7]),
	.D(N_1981),
	.Y(N_51_i_1)
);
defparam un1_paddr_1_30_0_o2_RNI6BMU1.INIT=16'h470F;
// @10:359
  CFG4 \i2c_read_reg_RNIVKC74[8]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[317]),
	.C(N_65_i_Z),
	.D(N_60_i_1),
	.Y(N_60_i)
);
defparam \i2c_read_reg_RNIVKC74[8] .INIT=16'h08FB;
// @10:359
  CFG4 un1_paddr_1_30_0_o2_RNIDV832 (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_29[7]),
	.D(N_1983),
	.Y(N_60_i_1)
);
defparam un1_paddr_1_30_0_o2_RNIDV832.INIT=16'h470F;
// @10:359
  CFG4 \i2c_read_reg_RNIBN2P3[8]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[309]),
	.C(N_65_i_Z),
	.D(N_45_i_1),
	.Y(N_45_i)
);
defparam \i2c_read_reg_RNIBN2P3[8] .INIT=16'h08FB;
// @10:359
  CFG4 un1_paddr_1_23_0_a2_RNIP1VK1 (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_21[7]),
	.D(N_1980),
	.Y(N_45_i_1)
);
defparam un1_paddr_1_23_0_a2_RNIP1VK1.INIT=16'h470F;
// @9:230
  CFG4 \status_sig_ns_1_0_.N_13_i  (
	.A(un31_i2c_state_cur),
	.B(N_13_i_1_1),
	.C(i2c_status_out[0]),
	.D(i2c_state_cur[16]),
	.Y(N_13_i)
);
defparam \status_sig_ns_1_0_.N_13_i .INIT=16'hCA30;
// @9:230
  CFG4 \status_sig_ns_1_0_.N_13_i_1_1  (
	.A(N_5),
	.B(i2c_state_cur_0_sqmuxa),
	.C(i2c_state_cur[16]),
	.D(m10_0),
	.Y(N_13_i_1_1)
);
defparam \status_sig_ns_1_0_.N_13_i_1_1 .INIT=16'h35F5;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[296]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_8_3_1[4]),
	.Y(i2c_seq_regs_8_3[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_8[4]),
	.D(N_2318),
	.Y(i2c_seq_regs_8_3_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[307]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_19_2_1_1[4]),
	.Y(i2c_seq_regs_19_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_19[4]),
	.D(N_2322),
	.Y(i2c_seq_regs_19_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[299]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_11_2_1_1[4]),
	.Y(i2c_seq_regs_11_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_11[4]),
	.D(N_2324),
	.Y(i2c_seq_regs_11_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[310]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_22_2_1_1[7]),
	.Y(i2c_seq_regs_22_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_22[7]),
	.D(N_2356),
	.Y(i2c_seq_regs_22_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[310]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_22_2_1_1[2]),
	.Y(i2c_seq_regs_22_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_22[2]),
	.D(N_2356),
	.Y(i2c_seq_regs_22_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[304]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_16_2_1_1[7]),
	.Y(i2c_seq_regs_16_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_16[7]),
	.D(N_2262),
	.Y(i2c_seq_regs_16_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[304]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_16_2_1_1[4]),
	.Y(i2c_seq_regs_16_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_16[4]),
	.D(N_2262),
	.Y(i2c_seq_regs_16_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[291]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_3_3_1[5]),
	.Y(i2c_seq_regs_3_3[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_3[5]),
	.D(N_2351),
	.Y(i2c_seq_regs_3_3_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[291]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_3_3_1[4]),
	.Y(i2c_seq_regs_3_3[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_3[4]),
	.D(N_2351),
	.Y(i2c_seq_regs_3_3_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[291]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_3_3_1[3]),
	.Y(i2c_seq_regs_3_3[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_3[3]),
	.D(N_2351),
	.Y(i2c_seq_regs_3_3_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[298]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_10_2_1_1[0]),
	.Y(i2c_seq_regs_10_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_10[0]),
	.D(N_2350),
	.Y(i2c_seq_regs_10_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[313]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_25_2_1_1[6]),
	.Y(i2c_seq_regs_25_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_25[6]),
	.D(N_2261),
	.Y(i2c_seq_regs_25_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[293]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_5_3_1[6]),
	.Y(i2c_seq_regs_5_3[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_5[6]),
	.D(N_2267),
	.Y(i2c_seq_regs_5_3_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[293]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_5_3_1[5]),
	.Y(i2c_seq_regs_5_3[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_5[5]),
	.D(N_2267),
	.Y(i2c_seq_regs_5_3_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[293]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_5_3_1[4]),
	.Y(i2c_seq_regs_5_3[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_5[4]),
	.D(N_2267),
	.Y(i2c_seq_regs_5_3_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[293]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_5_3_1[3]),
	.Y(i2c_seq_regs_5_3[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_5[3]),
	.D(N_2267),
	.Y(i2c_seq_regs_5_3_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[290]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_2_3_1[4]),
	.Y(i2c_seq_regs_2_3[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_2[4]),
	.D(N_2340),
	.Y(i2c_seq_regs_2_3_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[290]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_2_3_1[3]),
	.Y(i2c_seq_regs_2_3[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_2[3]),
	.D(N_2340),
	.Y(i2c_seq_regs_2_3_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[290]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_2_3_1[0]),
	.Y(i2c_seq_regs_2_3[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_2[0]),
	.D(N_2340),
	.Y(i2c_seq_regs_2_3_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[288]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_0_4_1[6]),
	.Y(i2c_seq_regs_0_4[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_0[6]),
	.D(N_2336),
	.Y(i2c_seq_regs_0_4_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[288]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_0_4_1[4]),
	.Y(i2c_seq_regs_0_4[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_0[4]),
	.D(N_2336),
	.Y(i2c_seq_regs_0_4_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[288]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_0_4_1[3]),
	.Y(i2c_seq_regs_0_4[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_0[3]),
	.D(N_2336),
	.Y(i2c_seq_regs_0_4_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[288]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_0_4_1[0]),
	.Y(i2c_seq_regs_0_4[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_0[0]),
	.D(N_2336),
	.Y(i2c_seq_regs_0_4_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[313]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_25_2_1_1[7]),
	.Y(i2c_seq_regs_25_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_25[7]),
	.D(N_2261),
	.Y(i2c_seq_regs_25_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[306]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_18_2_1_1[4]),
	.Y(i2c_seq_regs_18_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_18[4]),
	.D(N_2325),
	.Y(i2c_seq_regs_18_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[307]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_19_2_1_1[7]),
	.Y(i2c_seq_regs_19_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_19[7]),
	.D(N_2322),
	.Y(i2c_seq_regs_19_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[297]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_9_2_1_1[7]),
	.Y(i2c_seq_regs_9_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_9[7]),
	.D(N_2320),
	.Y(i2c_seq_regs_9_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[297]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_9_2_1_1[4]),
	.Y(i2c_seq_regs_9_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_9[4]),
	.D(N_2320),
	.Y(i2c_seq_regs_9_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[296]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_8_3_1[7]),
	.Y(i2c_seq_regs_8_3[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_8[7]),
	.D(N_2318),
	.Y(i2c_seq_regs_8_3_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[288]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_0_4_1[7]),
	.Y(i2c_seq_regs_0_4[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_0[7]),
	.D(N_2336),
	.Y(i2c_seq_regs_0_4_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[288]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_0_4_1[5]),
	.Y(i2c_seq_regs_0_4[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_0[5]),
	.D(N_2336),
	.Y(i2c_seq_regs_0_4_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[303]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_15_2_1_1[2]),
	.Y(i2c_seq_regs_15_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_15[2]),
	.D(N_2214),
	.Y(i2c_seq_regs_15_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[303]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_15_2_1_1[1]),
	.Y(i2c_seq_regs_15_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_15[1]),
	.D(N_2214),
	.Y(i2c_seq_regs_15_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[295]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_7_2_1_1[7]),
	.Y(i2c_seq_regs_7_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_7[7]),
	.D(N_2047),
	.Y(i2c_seq_regs_7_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[309]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_21_2_1_1[6]),
	.Y(i2c_seq_regs_21_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_21[6]),
	.D(N_1980),
	.Y(i2c_seq_regs_21_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[308]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_20_3_1[7]),
	.Y(i2c_seq_regs_20_3[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_20[7]),
	.D(N_2228),
	.Y(i2c_seq_regs_20_3_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[311]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_23_2_1_1[7]),
	.Y(i2c_seq_regs_23_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_23[7]),
	.D(N_2062),
	.Y(i2c_seq_regs_23_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[294]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_6_2_1_1[5]),
	.Y(i2c_seq_regs_6_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_6[5]),
	.D(N_2302),
	.Y(i2c_seq_regs_6_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[294]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_6_2_1_1[0]),
	.Y(i2c_seq_regs_6_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_6[0]),
	.D(N_2302),
	.Y(i2c_seq_regs_6_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[293]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_5_3_1[0]),
	.Y(i2c_seq_regs_5_3[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_5[0]),
	.D(N_2267),
	.Y(i2c_seq_regs_5_3_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[291]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_3_3_1[7]),
	.Y(i2c_seq_regs_3_3[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_3[7]),
	.D(N_2351),
	.Y(i2c_seq_regs_3_3_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[291]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_3_3_1[2]),
	.Y(i2c_seq_regs_3_3[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_3[2]),
	.D(N_2351),
	.Y(i2c_seq_regs_3_3_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[302]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_14_3_1[7]),
	.Y(i2c_seq_regs_14_3[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_14[7]),
	.D(N_2213),
	.Y(i2c_seq_regs_14_3_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[313]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_25_2_1_1[4]),
	.Y(i2c_seq_regs_25_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_25[4]),
	.D(N_2261),
	.Y(i2c_seq_regs_25_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[291]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_3_3_1[1]),
	.Y(i2c_seq_regs_3_3[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_3[1]),
	.D(N_2351),
	.Y(i2c_seq_regs_3_3_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[291]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_3_3_1[0]),
	.Y(i2c_seq_regs_3_3[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_3[0]),
	.D(N_2351),
	.Y(i2c_seq_regs_3_3_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[290]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_2_3_1[7]),
	.Y(i2c_seq_regs_2_3[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_2[7]),
	.D(N_2340),
	.Y(i2c_seq_regs_2_3_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[290]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_2_3_1[6]),
	.Y(i2c_seq_regs_2_3[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_2[6]),
	.D(N_2340),
	.Y(i2c_seq_regs_2_3_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[290]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_2_3_1[5]),
	.Y(i2c_seq_regs_2_3[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_2[5]),
	.D(N_2340),
	.Y(i2c_seq_regs_2_3_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[293]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_5_3_1[2]),
	.Y(i2c_seq_regs_5_3[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_5[2]),
	.D(N_2267),
	.Y(i2c_seq_regs_5_3_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[290]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_2_3_1[2]),
	.Y(i2c_seq_regs_2_3[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_2[2]),
	.D(N_2340),
	.Y(i2c_seq_regs_2_3_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[290]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_2_3_1[1]),
	.Y(i2c_seq_regs_2_3[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_2_3_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_2[1]),
	.D(N_2340),
	.Y(i2c_seq_regs_2_3_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_2_3_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[294]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_6_2_1_1[7]),
	.Y(i2c_seq_regs_6_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_6[7]),
	.D(N_2302),
	.Y(i2c_seq_regs_6_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[294]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_6_2_1_1[6]),
	.Y(i2c_seq_regs_6_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_6[6]),
	.D(N_2302),
	.Y(i2c_seq_regs_6_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[294]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_6_2_1_1[4]),
	.Y(i2c_seq_regs_6_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_6[4]),
	.D(N_2302),
	.Y(i2c_seq_regs_6_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[294]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_6_2_1_1[3]),
	.Y(i2c_seq_regs_6_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_6[3]),
	.D(N_2302),
	.Y(i2c_seq_regs_6_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[294]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_6_2_1_1[2]),
	.Y(i2c_seq_regs_6_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_6[2]),
	.D(N_2302),
	.Y(i2c_seq_regs_6_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[294]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_6_2_1_1[1]),
	.Y(i2c_seq_regs_6_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_6[1]),
	.D(N_2302),
	.Y(i2c_seq_regs_6_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_6_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[289]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_1_3_1[6]),
	.Y(i2c_seq_regs_1_3[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_1[6]),
	.D(N_2048),
	.Y(i2c_seq_regs_1_3_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[289]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_1_3_1[5]),
	.Y(i2c_seq_regs_1_3[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_1[5]),
	.D(N_2048),
	.Y(i2c_seq_regs_1_3_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[289]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_1_3_1[4]),
	.Y(i2c_seq_regs_1_3[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_1[4]),
	.D(N_2048),
	.Y(i2c_seq_regs_1_3_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[289]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_1_3_1[3]),
	.Y(i2c_seq_regs_1_3[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_1[3]),
	.D(N_2048),
	.Y(i2c_seq_regs_1_3_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[289]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_1_3_1[2]),
	.Y(i2c_seq_regs_1_3[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_1[2]),
	.D(N_2048),
	.Y(i2c_seq_regs_1_3_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[289]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_1_3_1[1]),
	.Y(i2c_seq_regs_1_3[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_1[1]),
	.D(N_2048),
	.Y(i2c_seq_regs_1_3_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[295]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_7_2_1_1[6]),
	.Y(i2c_seq_regs_7_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_7[6]),
	.D(N_2047),
	.Y(i2c_seq_regs_7_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[295]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_7_2_1_1[5]),
	.Y(i2c_seq_regs_7_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_7[5]),
	.D(N_2047),
	.Y(i2c_seq_regs_7_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[295]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_7_2_1_1[3]),
	.Y(i2c_seq_regs_7_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_7[3]),
	.D(N_2047),
	.Y(i2c_seq_regs_7_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[295]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_7_2_1_1[1]),
	.Y(i2c_seq_regs_7_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_7[1]),
	.D(N_2047),
	.Y(i2c_seq_regs_7_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[293]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_5_3_1[1]),
	.Y(i2c_seq_regs_5_3[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_5[1]),
	.D(N_2267),
	.Y(i2c_seq_regs_5_3_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[288]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_0_4_1[2]),
	.Y(i2c_seq_regs_0_4[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_0[2]),
	.D(N_2336),
	.Y(i2c_seq_regs_0_4_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[304]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_16_2_1_1[6]),
	.Y(i2c_seq_regs_16_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_16[6]),
	.D(N_2262),
	.Y(i2c_seq_regs_16_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[304]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_16_2_1_1[5]),
	.Y(i2c_seq_regs_16_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_16[5]),
	.D(N_2262),
	.Y(i2c_seq_regs_16_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[304]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_16_2_1_1[3]),
	.Y(i2c_seq_regs_16_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_16[3]),
	.D(N_2262),
	.Y(i2c_seq_regs_16_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[304]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_16_2_1_1[2]),
	.Y(i2c_seq_regs_16_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_16[2]),
	.D(N_2262),
	.Y(i2c_seq_regs_16_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[313]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_25_2_1_1[2]),
	.Y(i2c_seq_regs_25_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_25[2]),
	.D(N_2261),
	.Y(i2c_seq_regs_25_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[310]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_22_2_1_1[6]),
	.Y(i2c_seq_regs_22_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_22[6]),
	.D(N_2356),
	.Y(i2c_seq_regs_22_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[310]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_22_2_1_1[5]),
	.Y(i2c_seq_regs_22_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_22[5]),
	.D(N_2356),
	.Y(i2c_seq_regs_22_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[310]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_22_2_1_1[4]),
	.Y(i2c_seq_regs_22_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_22[4]),
	.D(N_2356),
	.Y(i2c_seq_regs_22_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[310]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_22_2_1_1[3]),
	.Y(i2c_seq_regs_22_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_22[3]),
	.D(N_2356),
	.Y(i2c_seq_regs_22_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[310]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_22_2_1_1[0]),
	.Y(i2c_seq_regs_22_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_22[0]),
	.D(N_2356),
	.Y(i2c_seq_regs_22_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[308]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_20_3_1[6]),
	.Y(i2c_seq_regs_20_3[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_20[6]),
	.D(N_2228),
	.Y(i2c_seq_regs_20_3_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[308]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_20_3_1[5]),
	.Y(i2c_seq_regs_20_3[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_20[5]),
	.D(N_2228),
	.Y(i2c_seq_regs_20_3_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[308]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_20_3_1[1]),
	.Y(i2c_seq_regs_20_3[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_20[1]),
	.D(N_2228),
	.Y(i2c_seq_regs_20_3_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[308]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_20_3_1[0]),
	.Y(i2c_seq_regs_20_3[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_20[0]),
	.D(N_2228),
	.Y(i2c_seq_regs_20_3_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[312]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_24_3_1[1]),
	.Y(i2c_seq_regs_24_3[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_24[1]),
	.D(N_2097),
	.Y(i2c_seq_regs_24_3_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[304]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_16_2_1_1[1]),
	.Y(i2c_seq_regs_16_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_16[1]),
	.D(N_2262),
	.Y(i2c_seq_regs_16_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[304]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_16_2_1_1[0]),
	.Y(i2c_seq_regs_16_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_16[0]),
	.D(N_2262),
	.Y(i2c_seq_regs_16_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_16_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[303]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_15_2_1_1[7]),
	.Y(i2c_seq_regs_15_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_15[7]),
	.D(N_2214),
	.Y(i2c_seq_regs_15_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[303]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_15_2_1_1[6]),
	.Y(i2c_seq_regs_15_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_15[6]),
	.D(N_2214),
	.Y(i2c_seq_regs_15_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[303]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_15_2_1_1[5]),
	.Y(i2c_seq_regs_15_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_15[5]),
	.D(N_2214),
	.Y(i2c_seq_regs_15_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[303]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_15_2_1_1[4]),
	.Y(i2c_seq_regs_15_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_15[4]),
	.D(N_2214),
	.Y(i2c_seq_regs_15_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[303]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_15_2_1_1[3]),
	.Y(i2c_seq_regs_15_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_15[3]),
	.D(N_2214),
	.Y(i2c_seq_regs_15_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[303]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_15_2_1_1[0]),
	.Y(i2c_seq_regs_15_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_15[0]),
	.D(N_2214),
	.Y(i2c_seq_regs_15_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_15_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[302]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_14_3_1[0]),
	.Y(i2c_seq_regs_14_3[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_14[0]),
	.D(N_2213),
	.Y(i2c_seq_regs_14_3_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[288]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_0_4_1[1]),
	.Y(i2c_seq_regs_0_4[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_0_4_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_0[1]),
	.D(N_2336),
	.Y(i2c_seq_regs_0_4_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_0_4_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[302]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_14_3_1[6]),
	.Y(i2c_seq_regs_14_3[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_14[6]),
	.D(N_2213),
	.Y(i2c_seq_regs_14_3_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[302]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_14_3_1[5]),
	.Y(i2c_seq_regs_14_3[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_14[5]),
	.D(N_2213),
	.Y(i2c_seq_regs_14_3_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[302]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_14_3_1[2]),
	.Y(i2c_seq_regs_14_3[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_14[2]),
	.D(N_2213),
	.Y(i2c_seq_regs_14_3_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[301]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_13_2_1_1[3]),
	.Y(i2c_seq_regs_13_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_13[3]),
	.D(N_2203),
	.Y(i2c_seq_regs_13_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[301]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_13_2_1_1[1]),
	.Y(i2c_seq_regs_13_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_13[1]),
	.D(N_2203),
	.Y(i2c_seq_regs_13_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[301]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_13_2_1_1[4]),
	.Y(i2c_seq_regs_13_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_13[4]),
	.D(N_2203),
	.Y(i2c_seq_regs_13_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[301]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_13_2_1_1[0]),
	.Y(i2c_seq_regs_13_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_13[0]),
	.D(N_2203),
	.Y(i2c_seq_regs_13_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[302]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_14_3_1[4]),
	.Y(i2c_seq_regs_14_3[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_14[4]),
	.D(N_2213),
	.Y(i2c_seq_regs_14_3_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[302]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_14_3_1[3]),
	.Y(i2c_seq_regs_14_3[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_14[3]),
	.D(N_2213),
	.Y(i2c_seq_regs_14_3_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[305]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_17_2_1_1[5]),
	.Y(i2c_seq_regs_17_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_17[5]),
	.D(N_2194),
	.Y(i2c_seq_regs_17_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[305]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_17_2_1_1[3]),
	.Y(i2c_seq_regs_17_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_17[3]),
	.D(N_2194),
	.Y(i2c_seq_regs_17_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[305]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_17_2_1_1[2]),
	.Y(i2c_seq_regs_17_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_17[2]),
	.D(N_2194),
	.Y(i2c_seq_regs_17_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[305]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_17_2_1_1[1]),
	.Y(i2c_seq_regs_17_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_17[1]),
	.D(N_2194),
	.Y(i2c_seq_regs_17_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[305]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_17_2_1_1[0]),
	.Y(i2c_seq_regs_17_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_17[0]),
	.D(N_2194),
	.Y(i2c_seq_regs_17_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[305]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_17_2_1_1[7]),
	.Y(i2c_seq_regs_17_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_17[7]),
	.D(N_2194),
	.Y(i2c_seq_regs_17_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[305]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_17_2_1_1[6]),
	.Y(i2c_seq_regs_17_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_17[6]),
	.D(N_2194),
	.Y(i2c_seq_regs_17_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[299]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_11_2_1_1[6]),
	.Y(i2c_seq_regs_11_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_11[6]),
	.D(N_2324),
	.Y(i2c_seq_regs_11_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[299]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_11_2_1_1[5]),
	.Y(i2c_seq_regs_11_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_11[5]),
	.D(N_2324),
	.Y(i2c_seq_regs_11_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[306]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_18_2_1_1[3]),
	.Y(i2c_seq_regs_18_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_18[3]),
	.D(N_2325),
	.Y(i2c_seq_regs_18_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[306]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_18_2_1_1[2]),
	.Y(i2c_seq_regs_18_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_18[2]),
	.D(N_2325),
	.Y(i2c_seq_regs_18_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[306]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_18_2_1_1[1]),
	.Y(i2c_seq_regs_18_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_18[1]),
	.D(N_2325),
	.Y(i2c_seq_regs_18_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[306]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_18_2_1_1[0]),
	.Y(i2c_seq_regs_18_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_18[0]),
	.D(N_2325),
	.Y(i2c_seq_regs_18_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[299]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_11_2_1_1[3]),
	.Y(i2c_seq_regs_11_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_11[3]),
	.D(N_2324),
	.Y(i2c_seq_regs_11_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[299]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_11_2_1_1[2]),
	.Y(i2c_seq_regs_11_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_11[2]),
	.D(N_2324),
	.Y(i2c_seq_regs_11_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[299]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_11_2_1_1[1]),
	.Y(i2c_seq_regs_11_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_11[1]),
	.D(N_2324),
	.Y(i2c_seq_regs_11_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[299]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_11_2_1_1[0]),
	.Y(i2c_seq_regs_11_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_11[0]),
	.D(N_2324),
	.Y(i2c_seq_regs_11_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[306]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_18_2_1_1[7]),
	.Y(i2c_seq_regs_18_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_18[7]),
	.D(N_2325),
	.Y(i2c_seq_regs_18_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[306]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_18_2_1_1[6]),
	.Y(i2c_seq_regs_18_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_18[6]),
	.D(N_2325),
	.Y(i2c_seq_regs_18_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[306]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_18_2_1_1[5]),
	.Y(i2c_seq_regs_18_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_18[5]),
	.D(N_2325),
	.Y(i2c_seq_regs_18_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_18_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[298]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_10_2_1_1[6]),
	.Y(i2c_seq_regs_10_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_10[6]),
	.D(N_2350),
	.Y(i2c_seq_regs_10_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[298]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_10_2_1_1[4]),
	.Y(i2c_seq_regs_10_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_10[4]),
	.D(N_2350),
	.Y(i2c_seq_regs_10_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[298]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_10_2_1_1[3]),
	.Y(i2c_seq_regs_10_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_10[3]),
	.D(N_2350),
	.Y(i2c_seq_regs_10_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[307]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_19_2_1_1[6]),
	.Y(i2c_seq_regs_19_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_19[6]),
	.D(N_2322),
	.Y(i2c_seq_regs_19_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[307]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_19_2_1_1[5]),
	.Y(i2c_seq_regs_19_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_19[5]),
	.D(N_2322),
	.Y(i2c_seq_regs_19_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[307]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_19_2_1_1[3]),
	.Y(i2c_seq_regs_19_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_19[3]),
	.D(N_2322),
	.Y(i2c_seq_regs_19_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[307]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_19_2_1_1[2]),
	.Y(i2c_seq_regs_19_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_19[2]),
	.D(N_2322),
	.Y(i2c_seq_regs_19_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[307]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_19_2_1_1[1]),
	.Y(i2c_seq_regs_19_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_19[1]),
	.D(N_2322),
	.Y(i2c_seq_regs_19_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[297]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_9_2_1_1[6]),
	.Y(i2c_seq_regs_9_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_9[6]),
	.D(N_2320),
	.Y(i2c_seq_regs_9_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[297]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_9_2_1_1[5]),
	.Y(i2c_seq_regs_9_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_9[5]),
	.D(N_2320),
	.Y(i2c_seq_regs_9_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[297]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_9_2_1_1[3]),
	.Y(i2c_seq_regs_9_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_9[3]),
	.D(N_2320),
	.Y(i2c_seq_regs_9_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[297]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_9_2_1_1[2]),
	.Y(i2c_seq_regs_9_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_9[2]),
	.D(N_2320),
	.Y(i2c_seq_regs_9_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[297]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_9_2_1_1[1]),
	.Y(i2c_seq_regs_9_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_9[1]),
	.D(N_2320),
	.Y(i2c_seq_regs_9_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[308]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_20_3_1[4]),
	.Y(i2c_seq_regs_20_3[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_20[4]),
	.D(N_2228),
	.Y(i2c_seq_regs_20_3_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[308]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_20_3_1[3]),
	.Y(i2c_seq_regs_20_3[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_20[3]),
	.D(N_2228),
	.Y(i2c_seq_regs_20_3_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[296]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_8_3_1[6]),
	.Y(i2c_seq_regs_8_3[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_8[6]),
	.D(N_2318),
	.Y(i2c_seq_regs_8_3_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[309]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_21_2_1_1[4]),
	.Y(i2c_seq_regs_21_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_21[4]),
	.D(N_1980),
	.Y(i2c_seq_regs_21_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[309]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_21_2_1_1[3]),
	.Y(i2c_seq_regs_21_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_21[3]),
	.D(N_1980),
	.Y(i2c_seq_regs_21_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[309]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_21_2_1_1[2]),
	.Y(i2c_seq_regs_21_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_21[2]),
	.D(N_1980),
	.Y(i2c_seq_regs_21_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[309]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_21_2_1_1[1]),
	.Y(i2c_seq_regs_21_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_21[1]),
	.D(N_1980),
	.Y(i2c_seq_regs_21_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[309]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_21_2_1_1[0]),
	.Y(i2c_seq_regs_21_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_21[0]),
	.D(N_1980),
	.Y(i2c_seq_regs_21_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[296]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_8_3_1[5]),
	.Y(i2c_seq_regs_8_3[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_8[5]),
	.D(N_2318),
	.Y(i2c_seq_regs_8_3_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[296]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_8_3_1[3]),
	.Y(i2c_seq_regs_8_3[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_8[3]),
	.D(N_2318),
	.Y(i2c_seq_regs_8_3_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[296]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_8_3_1[2]),
	.Y(i2c_seq_regs_8_3[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_8[2]),
	.D(N_2318),
	.Y(i2c_seq_regs_8_3_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[296]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_8_3_1[1]),
	.Y(i2c_seq_regs_8_3[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_8[1]),
	.D(N_2318),
	.Y(i2c_seq_regs_8_3_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[291]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_3_3_1[6]),
	.Y(i2c_seq_regs_3_3[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_3_3_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_3[6]),
	.D(N_2351),
	.Y(i2c_seq_regs_3_3_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_3_3_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[309]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_21_2_1_1[5]),
	.Y(i2c_seq_regs_21_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_21[5]),
	.D(N_1980),
	.Y(i2c_seq_regs_21_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_21_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[301]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_13_2_1_1[6]),
	.Y(i2c_seq_regs_13_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_13[6]),
	.D(N_2203),
	.Y(i2c_seq_regs_13_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[318]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_30_2_1_1[7]),
	.Y(i2c_seq_regs_30_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_30[7]),
	.D(N_2100),
	.Y(i2c_seq_regs_30_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[318]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_30_2_1_1[6]),
	.Y(i2c_seq_regs_30_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_30[6]),
	.D(N_2100),
	.Y(i2c_seq_regs_30_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[318]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_30_2_1_1[5]),
	.Y(i2c_seq_regs_30_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_30[5]),
	.D(N_2100),
	.Y(i2c_seq_regs_30_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[315]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_27_2_1_1[7]),
	.Y(i2c_seq_regs_27_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_27[7]),
	.D(N_2130),
	.Y(i2c_seq_regs_27_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[313]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_25_2_1_1[3]),
	.Y(i2c_seq_regs_25_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_25[3]),
	.D(N_2261),
	.Y(i2c_seq_regs_25_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[315]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_27_2_1_1[6]),
	.Y(i2c_seq_regs_27_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_27[6]),
	.D(N_2130),
	.Y(i2c_seq_regs_27_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[315]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_27_2_1_1[4]),
	.Y(i2c_seq_regs_27_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_27[4]),
	.D(N_2130),
	.Y(i2c_seq_regs_27_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[315]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_27_2_1_1[3]),
	.Y(i2c_seq_regs_27_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_27[3]),
	.D(N_2130),
	.Y(i2c_seq_regs_27_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[315]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_27_2_1_1[2]),
	.Y(i2c_seq_regs_27_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_27[2]),
	.D(N_2130),
	.Y(i2c_seq_regs_27_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[315]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_27_2_1_1[1]),
	.Y(i2c_seq_regs_27_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_27[1]),
	.D(N_2130),
	.Y(i2c_seq_regs_27_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[315]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_27_2_1_1[0]),
	.Y(i2c_seq_regs_27_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_27[0]),
	.D(N_2130),
	.Y(i2c_seq_regs_27_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[305]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_17_2_1_1[4]),
	.Y(i2c_seq_regs_17_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_17[4]),
	.D(N_2194),
	.Y(i2c_seq_regs_17_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_17_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[301]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_13_2_1_1[7]),
	.Y(i2c_seq_regs_13_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_13[7]),
	.D(N_2203),
	.Y(i2c_seq_regs_13_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[301]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_13_2_1_1[5]),
	.Y(i2c_seq_regs_13_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_13[5]),
	.D(N_2203),
	.Y(i2c_seq_regs_13_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[298]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_10_2_1_1[7]),
	.Y(i2c_seq_regs_10_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_10[7]),
	.D(N_2350),
	.Y(i2c_seq_regs_10_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[298]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_10_2_1_1[5]),
	.Y(i2c_seq_regs_10_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_10[5]),
	.D(N_2350),
	.Y(i2c_seq_regs_10_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[314]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_26_2_1_1[7]),
	.Y(i2c_seq_regs_26_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_26[7]),
	.D(N_2111),
	.Y(i2c_seq_regs_26_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[314]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_26_2_1_1[6]),
	.Y(i2c_seq_regs_26_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_26[6]),
	.D(N_2111),
	.Y(i2c_seq_regs_26_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[314]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_26_2_1_1[5]),
	.Y(i2c_seq_regs_26_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_26[5]),
	.D(N_2111),
	.Y(i2c_seq_regs_26_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[314]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_26_2_1_1[4]),
	.Y(i2c_seq_regs_26_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_26[4]),
	.D(N_2111),
	.Y(i2c_seq_regs_26_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[314]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_26_2_1_1[3]),
	.Y(i2c_seq_regs_26_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_26[3]),
	.D(N_2111),
	.Y(i2c_seq_regs_26_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[317]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_29_2_1_1[2]),
	.Y(i2c_seq_regs_29_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_29[2]),
	.D(N_1983),
	.Y(i2c_seq_regs_29_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[317]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_29_2_1_1[1]),
	.Y(i2c_seq_regs_29_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_29[1]),
	.D(N_1983),
	.Y(i2c_seq_regs_29_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[317]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_29_2_1_1[0]),
	.Y(i2c_seq_regs_29_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_29[0]),
	.D(N_1983),
	.Y(i2c_seq_regs_29_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[314]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_26_2_1_1[2]),
	.Y(i2c_seq_regs_26_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_26[2]),
	.D(N_2111),
	.Y(i2c_seq_regs_26_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[314]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_26_2_1_1[1]),
	.Y(i2c_seq_regs_26_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_26[1]),
	.D(N_2111),
	.Y(i2c_seq_regs_26_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[314]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_26_2_1_1[0]),
	.Y(i2c_seq_regs_26_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_26[0]),
	.D(N_2111),
	.Y(i2c_seq_regs_26_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_26_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[317]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_29_2_1_1[5]),
	.Y(i2c_seq_regs_29_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_29[5]),
	.D(N_1983),
	.Y(i2c_seq_regs_29_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[317]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_29_2_1_1[4]),
	.Y(i2c_seq_regs_29_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_29[4]),
	.D(N_1983),
	.Y(i2c_seq_regs_29_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[317]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_29_2_1_1[3]),
	.Y(i2c_seq_regs_29_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_29[3]),
	.D(N_1983),
	.Y(i2c_seq_regs_29_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[313]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_25_2_1_1[5]),
	.Y(i2c_seq_regs_25_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_25[5]),
	.D(N_2261),
	.Y(i2c_seq_regs_25_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[313]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_25_2_1_1[1]),
	.Y(i2c_seq_regs_25_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_25[1]),
	.D(N_2261),
	.Y(i2c_seq_regs_25_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[313]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_25_2_1_1[0]),
	.Y(i2c_seq_regs_25_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_25[0]),
	.D(N_2261),
	.Y(i2c_seq_regs_25_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_25_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[312]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_24_3_1[6]),
	.Y(i2c_seq_regs_24_3[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_24[6]),
	.D(N_2097),
	.Y(i2c_seq_regs_24_3_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[312]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_24_3_1[3]),
	.Y(i2c_seq_regs_24_3[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_24[3]),
	.D(N_2097),
	.Y(i2c_seq_regs_24_3_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[318]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_30_2_1_1[2]),
	.Y(i2c_seq_regs_30_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_30[2]),
	.D(N_2100),
	.Y(i2c_seq_regs_30_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[318]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_30_2_1_1[1]),
	.Y(i2c_seq_regs_30_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_30[1]),
	.D(N_2100),
	.Y(i2c_seq_regs_30_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[318]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_30_2_1_1[0]),
	.Y(i2c_seq_regs_30_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_30[0]),
	.D(N_2100),
	.Y(i2c_seq_regs_30_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[312]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_24_3_1[4]),
	.Y(i2c_seq_regs_24_3[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_24[4]),
	.D(N_2097),
	.Y(i2c_seq_regs_24_3_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[312]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_24_3_1[2]),
	.Y(i2c_seq_regs_24_3[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_24[2]),
	.D(N_2097),
	.Y(i2c_seq_regs_24_3_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[312]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_24_3_1[0]),
	.Y(i2c_seq_regs_24_3[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_24[0]),
	.D(N_2097),
	.Y(i2c_seq_regs_24_3_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[295]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_7_2_1_1[2]),
	.Y(i2c_seq_regs_7_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_7[2]),
	.D(N_2047),
	.Y(i2c_seq_regs_7_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[298]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_10_2_1_1[1]),
	.Y(i2c_seq_regs_10_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_10[1]),
	.D(N_2350),
	.Y(i2c_seq_regs_10_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[319]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_31_2_1_1[6]),
	.Y(i2c_seq_regs_31_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_31[6]),
	.D(N_1981),
	.Y(i2c_seq_regs_31_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[319]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_31_2_1_1[5]),
	.Y(i2c_seq_regs_31_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_31[5]),
	.D(N_1981),
	.Y(i2c_seq_regs_31_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[319]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_31_2_1_1[4]),
	.Y(i2c_seq_regs_31_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_31[4]),
	.D(N_1981),
	.Y(i2c_seq_regs_31_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[319]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_31_2_1_1[3]),
	.Y(i2c_seq_regs_31_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_31[3]),
	.D(N_1981),
	.Y(i2c_seq_regs_31_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[319]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_31_2_1_1[2]),
	.Y(i2c_seq_regs_31_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_31[2]),
	.D(N_1981),
	.Y(i2c_seq_regs_31_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[319]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_31_2_1_1[0]),
	.Y(i2c_seq_regs_31_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_31[0]),
	.D(N_1981),
	.Y(i2c_seq_regs_31_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[311]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_23_2_1_1[6]),
	.Y(i2c_seq_regs_23_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_23[6]),
	.D(N_2062),
	.Y(i2c_seq_regs_23_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[311]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_23_2_1_1[5]),
	.Y(i2c_seq_regs_23_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_23[5]),
	.D(N_2062),
	.Y(i2c_seq_regs_23_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[318]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_30_2_1_1[4]),
	.Y(i2c_seq_regs_30_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_30[4]),
	.D(N_2100),
	.Y(i2c_seq_regs_30_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[318]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_30_2_1_1[3]),
	.Y(i2c_seq_regs_30_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_30[3]),
	.D(N_2100),
	.Y(i2c_seq_regs_30_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_30_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[311]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_23_2_1_1[3]),
	.Y(i2c_seq_regs_23_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_23[3]),
	.D(N_2062),
	.Y(i2c_seq_regs_23_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[3] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[311]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_23_2_1_1[2]),
	.Y(i2c_seq_regs_23_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_23[2]),
	.D(N_2062),
	.Y(i2c_seq_regs_23_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[302]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_14_3_1[1]),
	.Y(i2c_seq_regs_14_3[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_14_3_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_14[1]),
	.D(N_2213),
	.Y(i2c_seq_regs_14_3_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_14_3_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[315]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_27_2_1_1[5]),
	.Y(i2c_seq_regs_27_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_27[5]),
	.D(N_2130),
	.Y(i2c_seq_regs_27_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_27_2_1_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[295]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_7_2_1_1[4]),
	.Y(i2c_seq_regs_7_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_7[4]),
	.D(N_2047),
	.Y(i2c_seq_regs_7_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[311]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_23_2_1_1[0]),
	.Y(i2c_seq_regs_23_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_23[0]),
	.D(N_2062),
	.Y(i2c_seq_regs_23_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[301]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_13_2_1_1[2]),
	.Y(i2c_seq_regs_13_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_13[2]),
	.D(N_2203),
	.Y(i2c_seq_regs_13_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_13_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[311]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_23_2_1_1[1]),
	.Y(i2c_seq_regs_23_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_23[1]),
	.D(N_2062),
	.Y(i2c_seq_regs_23_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[299]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_11_2_1_1[7]),
	.Y(i2c_seq_regs_11_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_11[7]),
	.D(N_2324),
	.Y(i2c_seq_regs_11_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_11_2_1_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[312]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_24_3_1[5]),
	.Y(i2c_seq_regs_24_3[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_24[5]),
	.D(N_2097),
	.Y(i2c_seq_regs_24_3_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3_1[5] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[317]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_29_2_1_1[6]),
	.Y(i2c_seq_regs_29_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_29[6]),
	.D(N_1983),
	.Y(i2c_seq_regs_29_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_29_2_1_1[6] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[311]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_23_2_1_1[4]),
	.Y(i2c_seq_regs_23_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_23[4]),
	.D(N_2062),
	.Y(i2c_seq_regs_23_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_23_2_1_1[4] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[312]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_24_3_1[7]),
	.Y(i2c_seq_regs_24_3[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_24_3_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_24[7]),
	.D(N_2097),
	.Y(i2c_seq_regs_24_3_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_24_3_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[296]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_8_3_1[0]),
	.Y(i2c_seq_regs_8_3[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_8_3_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_8[0]),
	.D(N_2318),
	.Y(i2c_seq_regs_8_3_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_8_3_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[310]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_22_2_1_1[1]),
	.Y(i2c_seq_regs_22_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_22[1]),
	.D(N_2356),
	.Y(i2c_seq_regs_22_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_22_2_1_1[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[297]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_9_2_1_1[0]),
	.Y(i2c_seq_regs_9_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_9[0]),
	.D(N_2320),
	.Y(i2c_seq_regs_9_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_9_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[308]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_20_3_1[2]),
	.Y(i2c_seq_regs_20_3[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_20_3_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_20[2]),
	.D(N_2228),
	.Y(i2c_seq_regs_20_3_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_20_3_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[298]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_10_2_1_1[2]),
	.Y(i2c_seq_regs_10_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_10[2]),
	.D(N_2350),
	.Y(i2c_seq_regs_10_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_10_2_1_1[2] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[307]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_19_2_1_1[0]),
	.Y(i2c_seq_regs_19_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_19[0]),
	.D(N_2322),
	.Y(i2c_seq_regs_19_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_19_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[289]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_1_3_1[0]),
	.Y(i2c_seq_regs_1_3[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_1[0]),
	.D(N_2048),
	.Y(i2c_seq_regs_1_3_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[295]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_7_2_1_1[0]),
	.Y(i2c_seq_regs_7_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_7[0]),
	.D(N_2047),
	.Y(i2c_seq_regs_7_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_7_2_1_1[0] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[289]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_1_3_1[7]),
	.Y(i2c_seq_regs_1_3[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_1_3_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_1[7]),
	.D(N_2048),
	.Y(i2c_seq_regs_1_3_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_1_3_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[293]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_5_3_1[7]),
	.Y(i2c_seq_regs_5_3[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_5_3_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_5[7]),
	.D(N_2267),
	.Y(i2c_seq_regs_5_3_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_5_3_1[7] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1_i_m2[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[319]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_31_2_1_i_m2_1[1]),
	.Y(N_100)
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1_i_m2[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_31_2_1_i_m2_1_0[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_31[1]),
	.D(N_1981),
	.Y(i2c_seq_regs_31_2_1_i_m2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_31_2_1_i_m2_1_0[1] .INIT=16'h470F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[292]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_4_3_1[3]),
	.Y(i2c_seq_regs_4_3[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3_1[3]  (
	.A(un31_psel_1),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_4[3]),
	.D(PWDATA_c[3]),
	.Y(i2c_seq_regs_4_3_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3_1[3] .INIT=16'h078F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[292]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_4_3_1[6]),
	.Y(i2c_seq_regs_4_3[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3_1[6]  (
	.A(un31_psel_1),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_4[6]),
	.D(PWDATA_c[6]),
	.Y(i2c_seq_regs_4_3_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3_1[6] .INIT=16'h078F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[300]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_12_2_1_1[4]),
	.Y(i2c_seq_regs_12_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_12[4]),
	.D(N_81),
	.Y(i2c_seq_regs_12_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[4] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1_i_m2[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[300]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_12_2_1_i_m2_1[0]),
	.Y(N_93)
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1_i_m2[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1_i_m2_1_0[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_12[0]),
	.D(N_81),
	.Y(i2c_seq_regs_12_2_1_i_m2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1_i_m2_1_0[0] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[292]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_4_3_1[1]),
	.Y(i2c_seq_regs_4_3[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3_1[1]  (
	.A(un31_psel_1),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_4[1]),
	.D(PWDATA_c[1]),
	.Y(i2c_seq_regs_4_3_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3_1[1] .INIT=16'h078F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[292]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_4_3_1[0]),
	.Y(i2c_seq_regs_4_3[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3_1[0]  (
	.A(un31_psel_1),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_4[0]),
	.D(PWDATA_c[0]),
	.Y(i2c_seq_regs_4_3_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3_1[0] .INIT=16'h078F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[292]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_4_3_1[2]),
	.Y(i2c_seq_regs_4_3[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3_1[2]  (
	.A(un31_psel_1),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_4[2]),
	.D(PWDATA_c[2]),
	.Y(i2c_seq_regs_4_3_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3_1[2] .INIT=16'h078F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[292]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_4_3_1[5]),
	.Y(i2c_seq_regs_4_3[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3_1[5]  (
	.A(un31_psel_1),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_4[5]),
	.D(PWDATA_c[5]),
	.Y(i2c_seq_regs_4_3_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3_1[5] .INIT=16'h078F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[292]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_4_3_1[4]),
	.Y(i2c_seq_regs_4_3[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3_1[4]  (
	.A(un31_psel_1),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_4[4]),
	.D(PWDATA_c[4]),
	.Y(i2c_seq_regs_4_3_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3_1[4] .INIT=16'h078F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[316]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_28_2_1_1[2]),
	.Y(i2c_seq_regs_28_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_28[2]),
	.D(N_82),
	.Y(i2c_seq_regs_28_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[2] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[300]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_12_2_1_1[7]),
	.Y(i2c_seq_regs_12_2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_12[7]),
	.D(N_81),
	.Y(i2c_seq_regs_12_2_1_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[7] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[300]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_12_2_1_1[6]),
	.Y(i2c_seq_regs_12_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_12[6]),
	.D(N_81),
	.Y(i2c_seq_regs_12_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[6] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[300]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_12_2_1_1[5]),
	.Y(i2c_seq_regs_12_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_12[5]),
	.D(N_81),
	.Y(i2c_seq_regs_12_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[5] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[300]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_12_2_1_1[3]),
	.Y(i2c_seq_regs_12_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_12[3]),
	.D(N_81),
	.Y(i2c_seq_regs_12_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[3] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1[2]  (
	.A(i2c_data_out[2]),
	.B(un3_seq_enable[300]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_12_2_1_1[2]),
	.Y(i2c_seq_regs_12_2_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1[2] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[2]  (
	.A(PWDATA_c[2]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_12[2]),
	.D(N_81),
	.Y(i2c_seq_regs_12_2_1_1[2])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[2] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[300]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_12_2_1_1[1]),
	.Y(i2c_seq_regs_12_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_12[1]),
	.D(N_81),
	.Y(i2c_seq_regs_12_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_12_2_1_1[1] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1[4]  (
	.A(i2c_data_out[4]),
	.B(un3_seq_enable[316]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_28_2_1_1[4]),
	.Y(i2c_seq_regs_28_2_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1[4] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[4]  (
	.A(PWDATA_c[4]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_28[4]),
	.D(N_82),
	.Y(i2c_seq_regs_28_2_1_1[4])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[4] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1[3]  (
	.A(i2c_data_out[3]),
	.B(un3_seq_enable[316]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_28_2_1_1[3]),
	.Y(i2c_seq_regs_28_2_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1[3] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[3]  (
	.A(PWDATA_c[3]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_28[3]),
	.D(N_82),
	.Y(i2c_seq_regs_28_2_1_1[3])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[3] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1[1]  (
	.A(i2c_data_out[1]),
	.B(un3_seq_enable[316]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_28_2_1_1[1]),
	.Y(i2c_seq_regs_28_2_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1[1] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[1]  (
	.A(PWDATA_c[1]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_28[1]),
	.D(N_82),
	.Y(i2c_seq_regs_28_2_1_1[1])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[1] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1[0]  (
	.A(i2c_data_out[0]),
	.B(un3_seq_enable[316]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_28_2_1_1[0]),
	.Y(i2c_seq_regs_28_2_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1[0] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[0]  (
	.A(PWDATA_c[0]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_28[0]),
	.D(N_82),
	.Y(i2c_seq_regs_28_2_1_1[0])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[0] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[292]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_4_3_1[7]),
	.Y(i2c_seq_regs_4_3[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_4_3_1[7]  (
	.A(un31_psel_1),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_4[7]),
	.D(PWDATA_c[7]),
	.Y(i2c_seq_regs_4_3_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_4_3_1[7] .INIT=16'h078F;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1[6]  (
	.A(i2c_data_out[6]),
	.B(un3_seq_enable[316]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_28_2_1_1[6]),
	.Y(i2c_seq_regs_28_2_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1[6] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[6]  (
	.A(PWDATA_c[6]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_28[6]),
	.D(N_82),
	.Y(i2c_seq_regs_28_2_1_1[6])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[6] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1[5]  (
	.A(i2c_data_out[5]),
	.B(un3_seq_enable[316]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_28_2_1_1[5]),
	.Y(i2c_seq_regs_28_2_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1[5] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[5]  (
	.A(PWDATA_c[5]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_28[5]),
	.D(N_82),
	.Y(i2c_seq_regs_28_2_1_1[5])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1_1[5] .INIT=16'h0F47;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1_i_m2[7]  (
	.A(i2c_data_out[7]),
	.B(un3_seq_enable[316]),
	.C(N_65_i_Z),
	.D(i2c_seq_regs_28_2_1_i_m2_1[7]),
	.Y(N_94)
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1_i_m2[7] .INIT=16'h08FB;
// @10:392
  CFG4 \p_reg_instr_seq.i2c_seq_regs_28_2_1_i_m2_1_0[7]  (
	.A(PWDATA_c[7]),
	.B(N_65_i_Z),
	.C(i2c_seq_regs_28[7]),
	.D(N_82),
	.Y(i2c_seq_regs_28_2_1_i_m2_1[7])
);
defparam \p_reg_instr_seq.i2c_seq_regs_28_2_1_i_m2_1_0[7] .INIT=16'h0F47;
// @9:243
  CFG4 \p_i2c_data_state_machine.bit_counter_7_i_m2[0]  (
	.A(bit_counter[0]),
	.B(N_183_li),
	.C(bit_counter_7_i_m2_1_1[0]),
	.D(N_192),
	.Y(N_212)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_m2[0] .INIT=16'hEB63;
// @9:243
  CFG3 \p_i2c_data_state_machine.bit_counter_7_i_m2_1_1[0]  (
	.A(N_183_li),
	.B(N_181),
	.C(un31_i2c_state_cur),
	.Y(bit_counter_7_i_m2_1_1[0])
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_m2_1_1[0] .INIT=8'h27;
// @10:215
  CFG4 \APB_Reg_Read_process.PRDATA_sig_13[5]  (
	.A(un26_prdata_sig[5]),
	.B(PRDATA_sig_13_1[5]),
	.C(PRDATA_sig_7_sqmuxa),
	.D(PRDATA_sig_13_sn_N_11_mux),
	.Y(PRDATA_sig_13[5])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13[5] .INIT=16'hECA0;
// @10:215
  CFG4 \APB_Reg_Read_process.PRDATA_sig_13_1[5]  (
	.A(un8_pwrite),
	.B(N_57),
	.C(sequence_cnt[3]),
	.D(N_494),
	.Y(PRDATA_sig_13_1[5])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_1[5] .INIT=16'h7340;
// @10:215
  CFG4 \APB_Reg_Read_process.PRDATA_sig_13[6]  (
	.A(PRDATA_sig_13_1[6]),
	.B(un26_prdata_sig[6]),
	.C(PRDATA_sig_7_sqmuxa),
	.D(PRDATA_sig_13_sn_N_11_mux),
	.Y(PRDATA_sig_13[6])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13[6] .INIT=16'hEAC0;
// @10:215
  CFG4 \APB_Reg_Read_process.PRDATA_sig_13_1[6]  (
	.A(N_57),
	.B(un8_pwrite),
	.C(sequence_cnt[4]),
	.D(N_495),
	.Y(PRDATA_sig_13_1[6])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_1[6] .INIT=16'h7520;
// @10:398
  CFG3 \un5_seq_enable_30[8]  (
	.A(sequence_cnt[1]),
	.B(N_1416),
	.C(un5_seq_enable_30_1[8]),
	.Y(N_1432)
);
defparam \un5_seq_enable_30[8] .INIT=8'h4E;
// @10:398
  CFG3 \un5_seq_enable_30_1[8]  (
	.A(sequence_cnt[2]),
	.B(N_1428),
	.C(N_1422),
	.Y(un5_seq_enable_30_1[8])
);
defparam \un5_seq_enable_30_1[8] .INIT=8'h27;
// @10:398
  CFG3 \p_reg_instr_seq.un10_seq_enable_32_RNO_0  (
	.A(sequence_cnt[1]),
	.B(N_1416),
	.C(p_m5_1_0),
	.Y(un10_seq_enable_32_RNO_0)
);
defparam \p_reg_instr_seq.un10_seq_enable_32_RNO_0 .INIT=8'hB1;
// @10:398
  CFG3 \p_reg_instr_seq.un10_seq_enable_32_RNO_1  (
	.A(sequence_cnt[2]),
	.B(N_1428),
	.C(N_1422),
	.Y(p_m5_1_0)
);
defparam \p_reg_instr_seq.un10_seq_enable_32_RNO_1 .INIT=8'h27;
// @9:243
  CFG2 SCLO_sig_1_0_a3_1 (
	.A(i2c_state_cur[3]),
	.B(i2c_state_cur[7]),
	.Y(SCLO_sig_1_0_a3_1_Z)
);
defparam SCLO_sig_1_0_a3_1.INIT=4'h1;
// @10:30
  CFG2 un1_paddr_1_13_1 (
	.A(PADDR[3]),
	.B(PADDR[4]),
	.Y(un1_paddr_1_13_1_Z)
);
defparam un1_paddr_1_13_1.INIT=4'h2;
  CFG2 m3 (
	.A(sequence_cnt[2]),
	.B(sequence_cnt[1]),
	.Y(N_4_0)
);
defparam m3.INIT=4'h2;
  CFG2 m18_e (
	.A(sequence_cnt[3]),
	.B(sequence_cnt[0]),
	.Y(un3_seq_enable_2[294])
);
defparam m18_e.INIT=4'h1;
  CFG2 m31_e (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[0]),
	.Y(un3_seq_enable_1[305])
);
defparam m31_e.INIT=4'h8;
  CFG2 m10 (
	.A(sequence_cnt[3]),
	.B(sequence_cnt[0]),
	.Y(un3_seq_enable_1[297])
);
defparam m10.INIT=4'h8;
// @10:30
  CFG2 un1_paddr_1_10_2 (
	.A(PADDR[0]),
	.B(PADDR[2]),
	.Y(un1_paddr_1_2[13])
);
defparam un1_paddr_1_10_2.INIT=4'h1;
// @10:398
  CFG2 \p_reg_instr_seq.un3_seq_enable_14_2  (
	.A(sequence_cnt[3]),
	.B(sequence_cnt[0]),
	.Y(un3_seq_enable_1[296])
);
defparam \p_reg_instr_seq.un3_seq_enable_14_2 .INIT=4'h2;
// @10:215
  CFG2 \APB_Reg_Read_process.PRDATA_sig_13_4[7]  (
	.A(un26_prdata_sig[7]),
	.B(PRDATA_sig_7_sqmuxa),
	.Y(N_486)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_4[7] .INIT=4'h8;
  CFG2 m33_e (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[0]),
	.Y(un3_seq_enable_1[304])
);
defparam m33_e.INIT=4'h2;
// @10:398
  CFG2 \p_reg_instr_seq.un3_seq_enable_10_1  (
	.A(sequence_cnt[3]),
	.B(sequence_cnt[1]),
	.Y(un3_seq_enable_1[298])
);
defparam \p_reg_instr_seq.un3_seq_enable_10_1 .INIT=4'h8;
  CFG2 m8 (
	.A(sequence_cnt[1]),
	.B(sequence_cnt[0]),
	.Y(un3_seq_enable_1[288])
);
defparam m8.INIT=4'h1;
// @10:280
  CFG2 un1_i2c_reg_ctrl_1 (
	.A(i2c_reg_ctrl[4]),
	.B(un5_seq_enable[9]),
	.Y(un9_i2c_instruct_0)
);
defparam un1_i2c_reg_ctrl_1.INIT=4'h8;
// @9:295
  CFG2 \p_i2c_data_state_machine.un10_i2c_clk_pulse  (
	.A(i2c_clk_pulse_Z),
	.B(state_handshake_Z),
	.Y(un10_i2c_clk_pulse)
);
defparam \p_i2c_data_state_machine.un10_i2c_clk_pulse .INIT=4'h2;
// @9:205
  CFG2 un1_i2c_clk_pulse_5_0_m3_0_a2 (
	.A(un10_i2c_clk_pulse),
	.B(i2c_state_cur[16]),
	.Y(N_387)
);
defparam un1_i2c_clk_pulse_5_0_m3_0_a2.INIT=4'h2;
// @9:230
  CFG2 i2c_read_reg_280_0 (
	.A(un10_i2c_clk_pulse),
	.B(i2c_state_cur[3]),
	.Y(i2c_read_reg_280)
);
defparam i2c_read_reg_280_0.INIT=4'h8;
// @9:243
  CFG2 \p_i2c_data_state_machine.i2c_read_reg_5[0]  (
	.A(i2c_state_cur[3]),
	.B(SDAI_sig_history[0]),
	.Y(i2c_read_reg_5[0])
);
defparam \p_i2c_data_state_machine.i2c_read_reg_5[0] .INIT=4'h4;
// @9:230
  CFG2 status_sig_s1_0_a2 (
	.A(i2c_int),
	.B(i2c_status_out[0]),
	.Y(N_183_li)
);
defparam status_sig_s1_0_a2.INIT=4'h4;
// @9:381
  CFG2 bit_to_SDA_0_sqmuxa_i_o3 (
	.A(i2c_instruct[1]),
	.B(i2c_instruct[2]),
	.Y(N_181)
);
defparam bit_to_SDA_0_sqmuxa_i_o3.INIT=4'hB;
// @9:205
  CFG2 un1_i2c_clk_pulse_6_i_a2 (
	.A(i2c_state_cur[3]),
	.B(i2c_state_cur[2]),
	.Y(N_258)
);
defparam un1_i2c_clk_pulse_6_i_a2.INIT=4'h1;
// @9:243
  CFG2 \p_i2c_data_state_machine.bit_counter_7_i_a2[2]  (
	.A(bit_counter[0]),
	.B(bit_counter[1]),
	.Y(N_253)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i_a2[2] .INIT=4'h1;
// @9:243
  CFG2 SCLO_sig_1_0_o2_i_a2 (
	.A(i2c_state_cur[4]),
	.B(i2c_state_cur[12]),
	.Y(N_197_li)
);
defparam SCLO_sig_1_0_o2_i_a2.INIT=4'h1;
  CFG2 m11 (
	.A(sequence_cnt[1]),
	.B(sequence_cnt[0]),
	.Y(un3_seq_enable_1[291])
);
defparam m11.INIT=4'h8;
// @10:398
  CFG2 \p_reg_instr_seq.un3_seq_enable_0_2  (
	.A(sequence_cnt[3]),
	.B(sequence_cnt[2]),
	.Y(un3_seq_enable_2[288])
);
defparam \p_reg_instr_seq.un3_seq_enable_0_2 .INIT=4'h1;
// @10:30
  CFG2 un1_paddr_1_11_1_i_o3 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.Y(N_69)
);
defparam un1_paddr_1_11_1_i_o3.INIT=4'h7;
// @10:392
  CFG2 i2c_seq_regs_0_1_sqmuxa_i_o3 (
	.A(PADDR[6]),
	.B(N_65_i_Z),
	.Y(N_77)
);
defparam i2c_seq_regs_0_1_sqmuxa_i_o3.INIT=4'h7;
// @10:228
  CFG2 \APB_Reg_Read_process.un16_pwrite_2_0_a2  (
	.A(PADDR[3]),
	.B(PADDR[4]),
	.Y(un31_psel_3)
);
defparam \APB_Reg_Read_process.un16_pwrite_2_0_a2 .INIT=4'h1;
// @10:30
  CFG2 un1_paddr_1_0_0_o2 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.Y(N_67)
);
defparam un1_paddr_1_0_0_o2.INIT=4'hE;
// @10:30
  CFG2 un1_paddr_1_1_0_0_a2 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.Y(N_134)
);
defparam un1_paddr_1_1_0_0_a2.INIT=4'h2;
// @10:30
  CFG2 un1_paddr_1_14_0_a2 (
	.A(PADDR[0]),
	.B(PADDR[1]),
	.Y(N_133)
);
defparam un1_paddr_1_14_0_a2.INIT=4'h4;
// @10:280
  CFG3 \i2c_instruct_1_cZ[2]  (
	.A(i2c_reg_ctrl[3]),
	.B(i2c_reg_ctrl[4]),
	.C(un5_seq_enable[2]),
	.Y(i2c_instruct_1[2])
);
defparam \i2c_instruct_1_cZ[2] .INIT=8'hE2;
// @10:280
  CFG3 \i2c_instruct_1_cZ[1]  (
	.A(i2c_reg_ctrl[2]),
	.B(i2c_reg_ctrl[4]),
	.C(un5_seq_enable[1]),
	.Y(i2c_instruct_1[1])
);
defparam \i2c_instruct_1_cZ[1] .INIT=8'hE2;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_3[3]  (
	.A(un8_pwrite),
	.B(i2c_reg_ctrl[3]),
	.C(sequence_cnt[1]),
	.Y(N_474)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_3[3] .INIT=8'hD8;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_3[2]  (
	.A(un8_pwrite),
	.B(i2c_reg_ctrl[2]),
	.C(sequence_cnt[0]),
	.Y(N_473)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_3[2] .INIT=8'hD8;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_3[4]  (
	.A(un8_pwrite),
	.B(i2c_reg_ctrl[4]),
	.C(sequence_cnt[2]),
	.Y(N_475)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_3[4] .INIT=8'hD8;
// @10:280
  CFG3 \i2c_instruct_1_cZ[0]  (
	.A(i2c_reg_ctrl[1]),
	.B(i2c_reg_ctrl[4]),
	.C(un5_seq_enable[0]),
	.Y(i2c_instruct_1[0])
);
defparam \i2c_instruct_1_cZ[0] .INIT=8'hE2;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_3[1]  (
	.A(i2c_int),
	.B(un8_pwrite),
	.C(i2c_reg_ctrl[1]),
	.Y(N_472)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_3[1] .INIT=8'hE2;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_3[0]  (
	.A(un8_pwrite),
	.B(i2c_reg_ctrl[0]),
	.C(i2c_status_out[0]),
	.Y(N_471)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_3[0] .INIT=8'hD8;
// @10:279
  CFG3 i2c_initiate (
	.A(i2c_reg_ctrl[4]),
	.B(i2c_reg_ctrl[0]),
	.C(seq_run),
	.Y(i2c_initiate_Z)
);
defparam i2c_initiate.INIT=8'hE4;
// @10:359
  CFG4 \p_reg_instr_seq.un10_seq_enable_17_3  (
	.A(PADDR[3]),
	.B(PADDR[2]),
	.C(PADDR[1]),
	.D(PADDR[0]),
	.Y(un10_seq_enable_17_3)
);
defparam \p_reg_instr_seq.un10_seq_enable_17_3 .INIT=16'h0004;
// @9:230
  CFG3 \status_sig_ns_1_0_.m10_0  (
	.A(i2c_instruct[0]),
	.B(i2c_read_reg[0]),
	.C(i2c_int),
	.Y(m10_0)
);
defparam \status_sig_ns_1_0_.m10_0 .INIT=8'h0B;
// @9:230
  CFG3 \i2c_state_cur_ns_i_o2_1_1[1]  (
	.A(i2c_instruct[2]),
	.B(i2c_state_cur[16]),
	.C(N_183_li),
	.Y(i2c_state_cur_ns_i_o2_1_1[1])
);
defparam \i2c_state_cur_ns_i_o2_1_1[1] .INIT=8'hFB;
// @9:298
  CFG4 un1_i2c_state_cur_7_0_a3_2 (
	.A(i2c_state_cur[8]),
	.B(i2c_state_cur[0]),
	.C(i2c_state_cur[6]),
	.D(i2c_state_cur[1]),
	.Y(un1_i2c_state_cur_7_0_a3_2_Z)
);
defparam un1_i2c_state_cur_7_0_a3_2.INIT=16'h0001;
// @10:215
  CFG4 un1_prdata_sig50_i_a3_1 (
	.A(PWRITE_c),
	.B(PSEL_c),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.Y(un1_prdata_sig50_i_a3_1_Z)
);
defparam un1_prdata_sig50_i_a3_1.INIT=16'h0444;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_sn_m8  (
	.A(N_15_i),
	.B(N_11_i_Z),
	.C(PRDATA_sig_7_sqmuxa),
	.Y(PRDATA_sig_13_sn_N_11_mux)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_sn_m8 .INIT=8'h01;
// @10:263
  CFG3 \p_reg_ctrl.un3_psel  (
	.A(PWRITE_c),
	.B(PSEL_c),
	.C(PENABLE_c),
	.Y(un3_psel)
);
defparam \p_reg_ctrl.un3_psel .INIT=8'h80;
// @9:381
  CFG3 bit_to_SDA_0_sqmuxa_i_a3 (
	.A(i2c_state_cur[1]),
	.B(i2c_state_cur[0]),
	.C(N_258),
	.Y(N_243)
);
defparam bit_to_SDA_0_sqmuxa_i_a3.INIT=8'h10;
// @9:230
  CFG4 \i2c_state_cur_ns_a3_2[0]  (
	.A(i2c_instruct[1]),
	.B(i2c_instruct[0]),
	.C(i2c_state_cur[16]),
	.D(i2c_instruct[2]),
	.Y(N_236)
);
defparam \i2c_state_cur_ns_a3_2[0] .INIT=16'h0010;
// @10:398
  CFG3 \p_reg_instr_seq.un8_seq_enable_2_1  (
	.A(i2c_status_out[0]),
	.B(i2c_int),
	.C(i2c_reg_ctrl[4]),
	.Y(un8_seq_enable_2_1)
);
defparam \p_reg_instr_seq.un8_seq_enable_2_1 .INIT=8'h40;
// @10:427
  CFG3 seq_finished_1_sqmuxa_0 (
	.A(seq_run),
	.B(i2c_status_out[0]),
	.C(i2c_int),
	.Y(seq_finished_1_sqmuxa_0_Z)
);
defparam seq_finished_1_sqmuxa_0.INIT=8'h2A;
// @10:301
  CFG3 INT (
	.A(seq_finished),
	.B(i2c_reg_ctrl[4]),
	.C(i2c_int),
	.Y(INT_c)
);
defparam INT.INIT=8'hBA;
// @9:205
  CFG3 un1_status_sig_1 (
	.A(i2c_status_out[0]),
	.B(i2c_int),
	.C(un9_i2c_clk_cnt_0_data_tmp[7]),
	.Y(un1_status_sig_1_Z)
);
defparam un1_status_sig_1.INIT=8'h1F;
// @10:427
  CFG3 sequence_cnt_n1 (
	.A(sequence_cnt[1]),
	.B(un14_seq_enable),
	.C(sequence_cnt[0]),
	.Y(sequence_cnt_n1_1z)
);
defparam sequence_cnt_n1.INIT=8'h48;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_sn_m6_i  (
	.A(PADDR[2]),
	.B(PADDR[1]),
	.C(un8_pwrite),
	.Y(N_57)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_sn_m6_i .INIT=8'hF1;
// @10:30
  CFG3 un1_paddr_1_14_0_o2 (
	.A(PADDR[4]),
	.B(PADDR[3]),
	.C(PADDR[2]),
	.Y(N_75)
);
defparam un1_paddr_1_14_0_o2.INIT=8'hBF;
// @10:30
  CFG3 un1_paddr_1_30_0_o2 (
	.A(PADDR[4]),
	.B(PADDR[3]),
	.C(PADDR[2]),
	.Y(N_68)
);
defparam un1_paddr_1_30_0_o2.INIT=8'h7F;
// @10:30
  CFG3 un1_paddr_1_11_0_a2 (
	.A(PADDR[4]),
	.B(PADDR[3]),
	.C(PADDR[2]),
	.Y(N_160)
);
defparam un1_paddr_1_11_0_a2.INIT=8'h04;
// @10:30
  CFG3 un1_paddr_1_27_0_a2 (
	.A(PADDR[4]),
	.B(PADDR[3]),
	.C(PADDR[2]),
	.Y(N_138)
);
defparam un1_paddr_1_27_0_a2.INIT=8'h08;
// @10:30
  CFG3 un1_paddr_1_23_0_a2 (
	.A(PADDR[4]),
	.B(PADDR[3]),
	.C(PADDR[2]),
	.Y(N_137)
);
defparam un1_paddr_1_23_0_a2.INIT=8'h20;
// @10:215
  CFG4 \APB_Reg_Read_process.PRDATA_sig_13_4[1]  (
	.A(N_11_i_Z),
	.B(PRDATA_sig_7_sqmuxa),
	.C(un26_prdata_sig[9]),
	.D(un26_prdata_sig[1]),
	.Y(N_480)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_4[1] .INIT=16'hEC20;
// @10:215
  CFG4 \APB_Reg_Read_process.PRDATA_sig_13_4[0]  (
	.A(N_11_i_Z),
	.B(PRDATA_sig_7_sqmuxa),
	.C(un26_prdata_sig[8]),
	.D(un26_prdata_sig[0]),
	.Y(N_479)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_4[0] .INIT=16'hEC20;
// @9:230
  CFG4 \status_sig_ns_1_0_.m17  (
	.A(i2c_status_out[0]),
	.B(i2c_int),
	.C(un31_i2c_state_cur),
	.D(i2c_state_cur_0_sqmuxa),
	.Y(N_18)
);
defparam \status_sig_ns_1_0_.m17 .INIT=16'h2E0C;
// @10:218
  CFG4 \APB_Reg_Read_process.un8_pwrite_0_a3_2  (
	.A(PADDR_c_2),
	.B(PADDR[6]),
	.C(PADDR[2]),
	.D(PADDR[1]),
	.Y(un8_pwrite_0_a3_2)
);
defparam \APB_Reg_Read_process.un8_pwrite_0_a3_2 .INIT=16'h0001;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_30  (
	.A(sequence_cnt[4]),
	.B(un3_seq_enable_1[296]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[318])
);
defparam \p_reg_instr_seq.un3_seq_enable_30 .INIT=16'h8000;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_1  (
	.A(sequence_cnt[4]),
	.B(un3_seq_enable_2[288]),
	.C(sequence_cnt[0]),
	.D(sequence_cnt[1]),
	.Y(un3_seq_enable[289])
);
defparam \p_reg_instr_seq.un3_seq_enable_1 .INIT=16'h0040;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_28  (
	.A(sequence_cnt[3]),
	.B(un3_seq_enable_1[304]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[316])
);
defparam \p_reg_instr_seq.un3_seq_enable_28 .INIT=16'h0800;
// @10:30
  CFG4 un1_paddr_1_13 (
	.A(PADDR[2]),
	.B(PADDR[1]),
	.C(PADDR[0]),
	.D(un1_paddr_1_13_1_Z),
	.Y(un1_paddr_1[18])
);
defparam un1_paddr_1_13.INIT=16'h2000;
  CFG4 m15 (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[0]),
	.C(N_4_0),
	.D(sequence_cnt[3]),
	.Y(un3_seq_enable[292])
);
defparam m15.INIT=16'h0010;
// @10:398
  CFG3 \p_reg_instr_seq.un3_seq_enable_26  (
	.A(sequence_cnt[2]),
	.B(un3_seq_enable_1[304]),
	.C(un3_seq_enable_1[298]),
	.Y(un3_seq_enable[314])
);
defparam \p_reg_instr_seq.un3_seq_enable_26 .INIT=8'h40;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_22  (
	.A(sequence_cnt[3]),
	.B(un3_seq_enable_1[304]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[310])
);
defparam \p_reg_instr_seq.un3_seq_enable_22 .INIT=16'h4000;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_10  (
	.A(sequence_cnt[4]),
	.B(un3_seq_enable_1[298]),
	.C(sequence_cnt[0]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[298])
);
defparam \p_reg_instr_seq.un3_seq_enable_10 .INIT=16'h0004;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_2  (
	.A(sequence_cnt[4]),
	.B(un3_seq_enable_2[288]),
	.C(sequence_cnt[0]),
	.D(sequence_cnt[1]),
	.Y(un3_seq_enable[290])
);
defparam \p_reg_instr_seq.un3_seq_enable_2 .INIT=16'h0400;
// @10:30
  CFG4 un1_paddr_1_10 (
	.A(un1_paddr_1_2[13]),
	.B(PADDR[4]),
	.C(PADDR[3]),
	.D(PADDR[1]),
	.Y(un1_paddr_1[21])
);
defparam un1_paddr_1_10.INIT=16'h2000;
// @10:30
  CFG4 un1_paddr_1_18 (
	.A(un1_paddr_1_2[13]),
	.B(PADDR[4]),
	.C(PADDR[3]),
	.D(PADDR[1]),
	.Y(un1_paddr_1[13])
);
defparam un1_paddr_1_18.INIT=16'h0800;
// @10:427
  CFG4 sequence_cnt_118 (
	.A(sequence_cnt[2]),
	.B(un14_seq_enable),
	.C(sequence_cnt[0]),
	.D(sequence_cnt[1]),
	.Y(N_1594)
);
defparam sequence_cnt_118.INIT=16'h8000;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_20  (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[2]),
	.C(un3_seq_enable_1[288]),
	.D(sequence_cnt[3]),
	.Y(un3_seq_enable[308])
);
defparam \p_reg_instr_seq.un3_seq_enable_20 .INIT=16'h0080;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_23  (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[2]),
	.C(un3_seq_enable_1[291]),
	.D(sequence_cnt[3]),
	.Y(un3_seq_enable[311])
);
defparam \p_reg_instr_seq.un3_seq_enable_23 .INIT=16'h0080;
// @9:252
  CFG4 i2c_state_cur_0_sqmuxa_0_a3 (
	.A(bit_counter[2]),
	.B(did_ack_Z),
	.C(N_253),
	.D(N_181),
	.Y(i2c_state_cur_0_sqmuxa)
);
defparam i2c_state_cur_0_sqmuxa_0_a3.INIT=16'h0040;
// @9:243
  CFG4 SCLO_sig_1_0_a3 (
	.A(i2c_state_cur[0]),
	.B(i2c_state_cur[11]),
	.C(SCLO_sig_1_0_a3_1_Z),
	.D(N_197_li),
	.Y(SCLO_sig_1)
);
defparam SCLO_sig_1_0_a3.INIT=16'h1000;
// @9:298
  CFG4 un1_i2c_state_cur_7_0_a3 (
	.A(un1_i2c_state_cur_7_0_a3_2_Z),
	.B(N_258),
	.C(i2c_state_cur[7]),
	.D(i2c_state_cur[16]),
	.Y(N_228_i)
);
defparam un1_i2c_state_cur_7_0_a3.INIT=16'h0008;
// @9:381
  CFG4 bit_to_SDA_0_sqmuxa_i (
	.A(did_ack_Z),
	.B(i2c_instruct[0]),
	.C(N_181),
	.D(N_243),
	.Y(N_169_i)
);
defparam bit_to_SDA_0_sqmuxa_i.INIT=16'hFFFE;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_7  (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[2]),
	.C(un3_seq_enable_1[291]),
	.D(sequence_cnt[3]),
	.Y(un3_seq_enable[295])
);
defparam \p_reg_instr_seq.un3_seq_enable_7 .INIT=16'h0040;
// @10:30
  CFG4 un1_paddr_1_17_0_a3 (
	.A(PADDR[4]),
	.B(PADDR[3]),
	.C(PADDR[2]),
	.D(N_134),
	.Y(un1_paddr_1[14])
);
defparam un1_paddr_1_17_0_a3.INIT=16'h0200;
// @10:30
  CFG4 un1_paddr_1_16_0_a3 (
	.A(PADDR[4]),
	.B(PADDR[3]),
	.C(PADDR[2]),
	.D(N_67),
	.Y(un1_paddr_1[15])
);
defparam un1_paddr_1_16_0_a3.INIT=16'h0002;
// @10:398
  CFG3 \p_reg_instr_seq.un3_seq_enable_19  (
	.A(un3_seq_enable_2[288]),
	.B(sequence_cnt[4]),
	.C(un3_seq_enable_1[291]),
	.Y(un3_seq_enable[307])
);
defparam \p_reg_instr_seq.un3_seq_enable_19 .INIT=8'h80;
// @10:30
  CFG4 un1_paddr_1_19 (
	.A(PADDR[4]),
	.B(PADDR[3]),
	.C(PADDR[2]),
	.D(N_69),
	.Y(un1_paddr_1[12])
);
defparam un1_paddr_1_19.INIT=16'h0002;
// @10:30
  CFG4 un1_paddr_1_15 (
	.A(PADDR[4]),
	.B(PADDR[3]),
	.C(PADDR[2]),
	.D(N_69),
	.Y(un1_paddr_1[16])
);
defparam un1_paddr_1_15.INIT=16'h0040;
// @10:398
  CFG3 \p_reg_instr_seq.un3_seq_enable_3  (
	.A(un3_seq_enable_2[288]),
	.B(sequence_cnt[4]),
	.C(un3_seq_enable_1[291]),
	.Y(un3_seq_enable[291])
);
defparam \p_reg_instr_seq.un3_seq_enable_3 .INIT=8'h20;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_11  (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[2]),
	.C(un3_seq_enable_1[291]),
	.D(sequence_cnt[3]),
	.Y(un3_seq_enable[299])
);
defparam \p_reg_instr_seq.un3_seq_enable_11 .INIT=16'h1000;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_12  (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[2]),
	.C(un3_seq_enable_1[288]),
	.D(sequence_cnt[3]),
	.Y(un3_seq_enable[300])
);
defparam \p_reg_instr_seq.un3_seq_enable_12 .INIT=16'h4000;
// @10:398
  CFG3 \p_reg_instr_seq.un3_seq_enable_0  (
	.A(un3_seq_enable_2[288]),
	.B(sequence_cnt[4]),
	.C(un3_seq_enable_1[288]),
	.Y(un3_seq_enable[288])
);
defparam \p_reg_instr_seq.un3_seq_enable_0 .INIT=8'h20;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_8  (
	.A(sequence_cnt[4]),
	.B(un3_seq_enable_1[296]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[296])
);
defparam \p_reg_instr_seq.un3_seq_enable_8 .INIT=16'h0004;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_9  (
	.A(sequence_cnt[4]),
	.B(un3_seq_enable_1[297]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[297])
);
defparam \p_reg_instr_seq.un3_seq_enable_9 .INIT=16'h0004;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_16  (
	.A(sequence_cnt[3]),
	.B(un3_seq_enable_1[304]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[304])
);
defparam \p_reg_instr_seq.un3_seq_enable_16 .INIT=16'h0004;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_17  (
	.A(sequence_cnt[3]),
	.B(un3_seq_enable_1[305]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[305])
);
defparam \p_reg_instr_seq.un3_seq_enable_17 .INIT=16'h0004;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_14  (
	.A(sequence_cnt[4]),
	.B(un3_seq_enable_1[296]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[302])
);
defparam \p_reg_instr_seq.un3_seq_enable_14 .INIT=16'h4000;
  CFG4 m27 (
	.A(sequence_cnt[4]),
	.B(un3_seq_enable_1[297]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[315])
);
defparam m27.INIT=16'h0080;
  CFG4 m19 (
	.A(sequence_cnt[4]),
	.B(un3_seq_enable_2[294]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[306])
);
defparam m19.INIT=16'h0080;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_6  (
	.A(sequence_cnt[4]),
	.B(un3_seq_enable_2[294]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[294])
);
defparam \p_reg_instr_seq.un3_seq_enable_6 .INIT=16'h4000;
// @10:427
  CFG4 sequence_cnt_n2 (
	.A(sequence_cnt[2]),
	.B(un14_seq_enable),
	.C(sequence_cnt[0]),
	.D(sequence_cnt[1]),
	.Y(sequence_cnt_n2_1z)
);
defparam sequence_cnt_n2.INIT=16'h4888;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_15  (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[2]),
	.C(un3_seq_enable_1[291]),
	.D(sequence_cnt[3]),
	.Y(un3_seq_enable[303])
);
defparam \p_reg_instr_seq.un3_seq_enable_15 .INIT=16'h4000;
  CFG4 m1 (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[2]),
	.C(un3_seq_enable_1[291]),
	.D(sequence_cnt[3]),
	.Y(un3_seq_enable[319])
);
defparam m1.INIT=16'h8000;
  CFG3 m22 (
	.A(un3_seq_enable_1[297]),
	.B(sequence_cnt[4]),
	.C(N_4_0),
	.Y(un3_seq_enable[301])
);
defparam m22.INIT=8'h20;
  CFG3 m23 (
	.A(un3_seq_enable_1[297]),
	.B(sequence_cnt[4]),
	.C(N_4_0),
	.Y(un3_seq_enable[317])
);
defparam m23.INIT=8'h80;
  CFG4 m31 (
	.A(sequence_cnt[3]),
	.B(un3_seq_enable_1[305]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[313])
);
defparam m31.INIT=16'h0008;
  CFG4 m33 (
	.A(sequence_cnt[3]),
	.B(un3_seq_enable_1[304]),
	.C(sequence_cnt[1]),
	.D(sequence_cnt[2]),
	.Y(un3_seq_enable[312])
);
defparam m33.INIT=16'h0008;
// @10:432
  CFG2 \p_sequence_run.seq_run_2  (
	.A(un14_seq_enable),
	.B(seq_run),
	.Y(seq_run_2)
);
defparam \p_sequence_run.seq_run_2 .INIT=4'h2;
// @10:234
  CFG4 PRDATA_sig_7_sqmuxa_0_a3 (
	.A(PWRITE_c),
	.B(PSEL_c),
	.C(PADDR_c_2),
	.D(PADDR[6]),
	.Y(PRDATA_sig_7_sqmuxa)
);
defparam PRDATA_sig_7_sqmuxa_0_a3.INIT=16'h0040;
// @10:234
  CFG3 N_11_i (
	.A(PWRITE_c),
	.B(PSEL_c),
	.C(PADDR_c_2),
	.Y(N_11_i_Z)
);
defparam N_11_i.INIT=8'h40;
// @9:230
  CFG4 \i2c_state_cur_ns_a3[0]  (
	.A(N_197_li),
	.B(un10_i2c_clk_pulse),
	.C(i2c_state_cur[8]),
	.D(i2c_state_cur[0]),
	.Y(N_233)
);
defparam \i2c_state_cur_ns_a3[0] .INIT=16'hCCC4;
// @9:149
  CFG3 \p_i2c_line_filters.SDAI_sig_history_6_f0[0]  (
	.A(SDA_filt[2]),
	.B(SDA_filt[1]),
	.C(SDAI_sig_history[0]),
	.Y(SDAI_sig_history_6[0])
);
defparam \p_i2c_line_filters.SDAI_sig_history_6_f0[0] .INIT=8'hE8;
// @9:243
  CFG3 \p_i2c_data_state_machine.bit_counter_7_i3_i[1]  (
	.A(un31_i2c_state_cur),
	.B(N_183_li),
	.C(i2c_state_cur[16]),
	.Y(N_370)
);
defparam \p_i2c_data_state_machine.bit_counter_7_i3_i[1] .INIT=8'hDF;
// @9:244
  CFG4 \p_i2c_data_state_machine.did_ack_4_0_a3_0  (
	.A(N_253),
	.B(N_183_li),
	.C(bit_counter[2]),
	.D(N_181),
	.Y(N_246)
);
defparam \p_i2c_data_state_machine.did_ack_4_0_a3_0 .INIT=16'h0008;
// @10:427
  CFG2 \p_sequence_run.un14_seq_enable_RNIQUDM  (
	.A(un14_seq_enable),
	.B(sequence_cnt[0]),
	.Y(N_1952_i)
);
defparam \p_sequence_run.un14_seq_enable_RNIQUDM .INIT=4'h2;
// @9:230
  CFG3 state_handshake_RNO (
	.A(i2c_clk_pulse_Z),
	.B(i2c_state_cur[16]),
	.C(un10_i2c_clk_pulse),
	.Y(un1_i2c_state_cur_11_i)
);
defparam state_handshake_RNO.INIT=8'h31;
// @9:230
  CFG3 \p_i2c_data_state_machine.SDAO_sig_5_iv_i  (
	.A(un15_bit_to_sda),
	.B(N_169_i),
	.C(N_228_i),
	.Y(SDAO_sig_5_iv_i)
);
defparam \p_i2c_data_state_machine.SDAO_sig_5_iv_i .INIT=8'h0E;
// @10:398
  CFG3 \p_reg_instr_seq.un10_seq_enable_32_RNO  (
	.A(sequence_cnt[0]),
	.B(N_1402),
	.C(un10_seq_enable_32_RNO_0),
	.Y(un10_seq_enable_32_RNO)
);
defparam \p_reg_instr_seq.un10_seq_enable_32_RNO .INIT=8'hB1;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_6[3]  (
	.A(N_57),
	.B(N_474),
	.C(N_492),
	.Y(N_501)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_6[3] .INIT=8'hD8;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_6[2]  (
	.A(N_57),
	.B(N_473),
	.C(N_491),
	.Y(N_500)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_6[2] .INIT=8'hD8;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_6[4]  (
	.A(N_475),
	.B(N_57),
	.C(N_493),
	.Y(N_502)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_6[4] .INIT=8'hB8;
// @10:398
  CFG3 \un5_seq_enable_31[8]  (
	.A(sequence_cnt[0]),
	.B(N_1432),
	.C(N_1402),
	.Y(un5_seq_enable[8])
);
defparam \un5_seq_enable_31[8] .INIT=8'hD8;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_6[1]  (
	.A(N_57),
	.B(N_472),
	.C(N_490),
	.Y(N_499)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_6[1] .INIT=8'hD8;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13_6[0]  (
	.A(N_57),
	.B(N_471),
	.C(N_489),
	.Y(N_498)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_6[0] .INIT=8'hD8;
// @9:230
  CFG4 \i2c_state_cur_ns_0[0]  (
	.A(N_236),
	.B(N_183_li),
	.C(i2c_state_cur[16]),
	.D(N_181),
	.Y(i2c_state_cur_ns_0[0])
);
defparam \i2c_state_cur_ns_0[0] .INIT=16'hEAAA;
// @10:218
  CFG4 \APB_Reg_Read_process.un8_pwrite_0_a3  (
	.A(un31_psel_3),
	.B(PADDR_c_0),
	.C(PADDR[0]),
	.D(un8_pwrite_0_a3_2),
	.Y(un8_pwrite)
);
defparam \APB_Reg_Read_process.un8_pwrite_0_a3 .INIT=16'h0200;
// @10:332
  CFG3 \p_reg_data_in.un31_psel_0_a2  (
	.A(un3_psel),
	.B(PADDR_c_2),
	.C(PADDR_c_0),
	.Y(N_159)
);
defparam \p_reg_data_in.un31_psel_0_a2 .INIT=8'h02;
// @9:230
  CFG4 \i2c_state_cur_ns_i_o2[5]  (
	.A(i2c_instruct[1]),
	.B(i2c_instruct[0]),
	.C(un31_i2c_state_cur),
	.D(i2c_state_cur_ns_i_o2_1_1[1]),
	.Y(N_215)
);
defparam \i2c_state_cur_ns_i_o2[5] .INIT=16'hFFDF;
  CFG4 m40_e (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[0]),
	.C(N_4_0),
	.D(sequence_cnt[3]),
	.Y(un3_seq_enable[309])
);
defparam m40_e.INIT=16'h0080;
// @10:398
  CFG4 \p_reg_instr_seq.un3_seq_enable_5  (
	.A(sequence_cnt[4]),
	.B(sequence_cnt[0]),
	.C(N_4_0),
	.D(sequence_cnt[3]),
	.Y(un3_seq_enable[293])
);
defparam \p_reg_instr_seq.un3_seq_enable_5 .INIT=16'h0040;
  CFG2 un1_paddr_1_17_0_a3_RNIA0FC (
	.A(PADDR[6]),
	.B(un1_paddr_1[14]),
	.Y(N_2194)
);
defparam un1_paddr_1_17_0_a3_RNIA0FC.INIT=4'h4;
  CFG2 un1_paddr_1_13_RNI4NSF (
	.A(PADDR[6]),
	.B(un1_paddr_1[18]),
	.Y(N_2203)
);
defparam un1_paddr_1_13_RNI4NSF.INIT=4'h4;
  CFG2 un1_paddr_1_15_RNI6NSF (
	.A(PADDR[6]),
	.B(un1_paddr_1[16]),
	.Y(N_2214)
);
defparam un1_paddr_1_15_RNI6NSF.INIT=4'h4;
  CFG2 un1_paddr_1_16_0_a3_RNI9R4I (
	.A(PADDR[6]),
	.B(un1_paddr_1[15]),
	.Y(N_2262)
);
defparam un1_paddr_1_16_0_a3_RNI9R4I.INIT=4'h4;
  CFG2 un1_paddr_1_19_RNIANSF (
	.A(PADDR[6]),
	.B(un1_paddr_1[12]),
	.Y(N_2322)
);
defparam un1_paddr_1_19_RNIANSF.INIT=4'h4;
  CFG2 un1_paddr_1_18_RNI9NSF (
	.A(PADDR[6]),
	.B(un1_paddr_1[13]),
	.Y(N_2325)
);
defparam un1_paddr_1_18_RNI9NSF.INIT=4'h4;
  CFG2 un1_paddr_1_10_RNI1NSF (
	.A(PADDR[6]),
	.B(un1_paddr_1[21]),
	.Y(N_2350)
);
defparam un1_paddr_1_10_RNI1NSF.INIT=4'h4;
// @10:427
  CFG3 sequence_cnt_n3 (
	.A(N_1594),
	.B(sequence_cnt[3]),
	.C(un14_seq_enable),
	.Y(sequence_cnt_n3_1z)
);
defparam sequence_cnt_n3.INIT=8'h6A;
// @9:230
  CFG3 \i2c_state_cur_ns_i_o2_0[1]  (
	.A(un31_i2c_state_cur),
	.B(i2c_state_cur_ns_i_o2_1_1[1]),
	.C(i2c_instruct[0]),
	.Y(N_190)
);
defparam \i2c_state_cur_ns_i_o2_0[1] .INIT=8'hDF;
// @9:244
  CFG4 \p_i2c_data_state_machine.did_ack_4_0  (
	.A(did_ack_Z),
	.B(un31_i2c_state_cur),
	.C(N_183_li),
	.D(N_246),
	.Y(did_ack_4)
);
defparam \p_i2c_data_state_machine.did_ack_4_0 .INIT=16'hFFA2;
// @9:201
  CFG4 i2c_clk_pulse_2_sqmuxa_i (
	.A(i2c_status_out[0]),
	.B(state_handshake_Z),
	.C(un9_i2c_clk_cnt_0_data_tmp[7]),
	.D(i2c_int),
	.Y(i2c_clk_pulse_2_sqmuxa_i_Z)
);
defparam i2c_clk_pulse_2_sqmuxa_i.INIT=16'hCFDF;
// @10:282
  CFG2 un9_i2c_instruct (
	.A(un9_i2c_instruct_0),
	.B(un5_seq_enable[8]),
	.Y(un9_i2c_instruct_i)
);
defparam un9_i2c_instruct.INIT=4'hD;
// @10:215
  CFG4 \APB_Reg_Read_process.PRDATA_sig_13[7]  (
	.A(N_57),
	.B(PRDATA_sig_13_sn_N_11_mux),
	.C(N_496),
	.D(N_486),
	.Y(PRDATA_sig_13[7])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13[7] .INIT=16'h7340;
// @10:280
  CFG2 un1_seq_enable_1 (
	.A(i2c_reg_ctrl[4]),
	.B(un5_seq_enable[8]),
	.Y(un1_seq_enable_1_1z)
);
defparam un1_seq_enable_1.INIT=4'hD;
// @10:263
  CFG4 \i2c_reg_ctrl_2[4]  (
	.A(PWDATA_c[4]),
	.B(un3_psel),
	.C(i2c_reg_ctrl[4]),
	.D(un8_pwrite),
	.Y(i2c_reg_ctrl_2[4])
);
defparam \i2c_reg_ctrl_2[4] .INIT=16'hB8F0;
// @9:230
  CFG4 \status_sig_ns_1_0_.m15  (
	.A(i2c_state_cur[8]),
	.B(i2c_int),
	.C(N_197_li),
	.D(un10_i2c_clk_pulse),
	.Y(i4_mux)
);
defparam \status_sig_ns_1_0_.m15 .INIT=16'h45CC;
// @9:230
  CFG4 \status_sig_ns_1_0_.m4  (
	.A(i2c_state_cur[8]),
	.B(i2c_status_out[0]),
	.C(N_197_li),
	.D(un10_i2c_clk_pulse),
	.Y(N_5)
);
defparam \status_sig_ns_1_0_.m4 .INIT=16'h40CC;
  CFG3 seq_finished_1_sqmuxa_0_RNISA9P1 (
	.A(seq_finished_1_sqmuxa_0_Z),
	.B(un14_seq_enable),
	.C(un3_seq_enable[319]),
	.Y(sequence_cnte)
);
defparam seq_finished_1_sqmuxa_0_RNISA9P1.INIT=8'h3B;
// @10:215
  CFG4 \APB_Reg_Read_process.PRDATA_sig_13[2]  (
	.A(N_500),
	.B(un26_prdata_sig[2]),
	.C(PRDATA_sig_7_sqmuxa),
	.D(PRDATA_sig_13_sn_N_11_mux),
	.Y(PRDATA_sig_13[2])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13[2] .INIT=16'hAAC0;
// @10:215
  CFG4 \APB_Reg_Read_process.PRDATA_sig_13[4]  (
	.A(N_502),
	.B(un26_prdata_sig[4]),
	.C(PRDATA_sig_7_sqmuxa),
	.D(PRDATA_sig_13_sn_N_11_mux),
	.Y(PRDATA_sig_13[4])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13[4] .INIT=16'hAAC0;
// @10:215
  CFG4 \APB_Reg_Read_process.PRDATA_sig_13[3]  (
	.A(N_501),
	.B(un26_prdata_sig[3]),
	.C(PRDATA_sig_7_sqmuxa),
	.D(PRDATA_sig_13_sn_N_11_mux),
	.Y(PRDATA_sig_13[3])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13[3] .INIT=16'hAAC0;
// @10:427
  CFG4 sequence_cnt_n4 (
	.A(sequence_cnt[3]),
	.B(sequence_cnt[4]),
	.C(N_1594),
	.D(un14_seq_enable),
	.Y(sequence_cnt_n4_1z)
);
defparam sequence_cnt_n4.INIT=16'h6CA0;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13[1]  (
	.A(N_480),
	.B(PRDATA_sig_13_sn_N_11_mux),
	.C(N_499),
	.Y(PRDATA_sig_13[1])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13[1] .INIT=8'hE2;
// @10:215
  CFG3 \APB_Reg_Read_process.PRDATA_sig_13[0]  (
	.A(N_479),
	.B(PRDATA_sig_13_sn_N_11_mux),
	.C(N_498),
	.Y(PRDATA_sig_13[0])
);
defparam \APB_Reg_Read_process.PRDATA_sig_13[0] .INIT=8'hE2;
// @9:230
  CFG4 \i2c_state_cur_ns_o2[0]  (
	.A(did_ack_Z),
	.B(un31_i2c_state_cur),
	.C(N_183_li),
	.D(N_254_1),
	.Y(N_188)
);
defparam \i2c_state_cur_ns_o2[0] .INIT=16'hAB03;
// @10:215
  CFG4 \APB_Reg_Read_process.PRDATA_sig_13_sn_m8_RNO  (
	.A(un31_psel_3),
	.B(PADDR_c_0),
	.C(PADDR[6]),
	.D(un1_prdata_sig50_i_a3_1_Z),
	.Y(N_15_i)
);
defparam \APB_Reg_Read_process.PRDATA_sig_13_sn_m8_RNO .INIT=16'hFDFF;
// @10:273
  CFG3 \p_reg_ctrl.i2c_reg_ctrl_5[4]  (
	.A(trigger_seq_last),
	.B(i2c_reg_ctrl_2[4]),
	.C(trigger_seq_c),
	.Y(i2c_reg_ctrl_5_0)
);
defparam \p_reg_ctrl.i2c_reg_ctrl_5[4] .INIT=8'hDC;
// @9:243
  CFG4 \p_i2c_data_state_machine.bit_counter_7_0_0[1]  (
	.A(bit_counter[1]),
	.B(bit_counter[0]),
	.C(N_370),
	.D(N_192),
	.Y(bit_counter_7_0_0[1])
);
defparam \p_i2c_data_state_machine.bit_counter_7_0_0[1] .INIT=16'hAF8F;
// @10:398
  CFG4 \p_reg_instr_seq.un10_seq_enable_32  (
	.A(un5_seq_enable[9]),
	.B(un10_seq_enable_32_RNO),
	.C(N_65_i_Z),
	.D(un8_seq_enable_2_1),
	.Y(un10_seq_enable)
);
defparam \p_reg_instr_seq.un10_seq_enable_32 .INIT=16'hF2F0;
// @9:230
  CFG3 \status_sig_ns_1_0_.m18  (
	.A(N_18),
	.B(i2c_state_cur[16]),
	.C(i4_mux),
	.Y(status_sig_ns[1])
);
defparam \status_sig_ns_1_0_.m18 .INIT=8'hB8;
// @10:307
  CFG4 i2c_reg_clk_18_0_0_a3 (
	.A(PADDR[6]),
	.B(N_159),
	.C(N_136),
	.D(N_69),
	.Y(i2c_reg_clk_18)
);
defparam i2c_reg_clk_18_0_0_a3.INIT=16'h0040;
// @10:307
  CFG4 i2c_reg_clk_10_0_0_a3 (
	.A(PADDR[6]),
	.B(N_159),
	.C(N_136),
	.D(N_133),
	.Y(i2c_reg_clk_10)
);
defparam i2c_reg_clk_10_0_0_a3.INIT=16'h4000;
// @10:427
  CFG3 seq_finished_0_sqmuxa_i (
	.A(un3_seq_enable[319]),
	.B(seq_finished_1_sqmuxa_0_Z),
	.C(un14_seq_enable),
	.Y(seq_finished_0_sqmuxa_i_1z)
);
defparam seq_finished_0_sqmuxa_i.INIT=8'h8F;
// @9:230
  CFG4 \bit_counter_RNO[2]  (
	.A(bit_counter[2]),
	.B(N_253),
	.C(N_370),
	.D(N_192),
	.Y(N_180_i)
);
defparam \bit_counter_RNO[2] .INIT=16'hAF23;
// @9:243
  CFG4 \p_i2c_data_state_machine.bit_counter_7[1]  (
	.A(N_192),
	.B(bit_counter_7_0_0[1]),
	.C(bit_counter[2]),
	.D(N_253),
	.Y(bit_counter_7[1])
);
defparam \p_i2c_data_state_machine.bit_counter_7[1] .INIT=16'hDCCC;
// @9:230
  CFG4 \i2c_state_cur_ns[0]  (
	.A(i2c_state_cur_ns_0[0]),
	.B(N_188),
	.C(i2c_state_cur[16]),
	.D(N_233),
	.Y(i2c_state_cur_ns[0])
);
defparam \i2c_state_cur_ns[0] .INIT=16'hFFEA;
// @9:230
  CFG3 \i2c_state_cur_RNO[11]  (
	.A(i2c_state_cur[11]),
	.B(N_387),
	.C(N_215),
	.Y(N_145_i)
);
defparam \i2c_state_cur_RNO[11] .INIT=8'h23;
// @9:230
  CFG4 \bit_counter_RNO[0]  (
	.A(i2c_state_cur[16]),
	.B(bit_counter[0]),
	.C(N_212),
	.D(N_254_1),
	.Y(N_177_i)
);
defparam \bit_counter_RNO[0] .INIT=16'h00E0;
// @9:230
  CFG4 \i2c_state_cur_RNO[15]  (
	.A(i2c_instruct[1]),
	.B(i2c_state_cur[15]),
	.C(N_387),
	.D(N_190),
	.Y(N_137_i)
);
defparam \i2c_state_cur_RNO[15] .INIT=16'h0C0D;
// @9:230
  CFG4 \i2c_state_cur_RNO[7]  (
	.A(i2c_instruct[1]),
	.B(i2c_state_cur[7]),
	.C(N_387),
	.D(N_190),
	.Y(N_153_i)
);
defparam \i2c_state_cur_RNO[7] .INIT=16'h0C0E;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Core2 */

module I2C_Core2_APB3 (
  PCLK,
  RSTn,
  PADDR,
  PSEL,
  PENABLE,
  PWRITE,
  PWDATA,
  PREADY,
  PRDATA,
  PSLVERR,
  INT,
  SDAI,
  SDAO,
  SDAE,
  SCLI,
  SCLO,
  SCLE,
  trigger_seq
)
;

/*  Synopsys
.origName=I2C_Core2_APB3
.langParams="g_auto_reg_max g_filter_length"
g_auto_reg_max=32
g_filter_length=3
 */
input PCLK ;
input RSTn ;
input [7:0] PADDR ;
input PSEL ;
input PENABLE ;
input PWRITE ;
input [7:0] PWDATA ;
output PREADY ;
output [7:0] PRDATA ;
output PSLVERR ;
output INT ;
input SDAI ;
output SDAO ;
output SDAE ;
input SCLI ;
output SCLO ;
output SCLE ;
input trigger_seq ;
wire PCLK ;
wire RSTn ;
wire PSEL ;
wire PENABLE ;
wire PWRITE ;
wire PREADY ;
wire PSLVERR ;
wire INT ;
wire SDAI ;
wire SDAO ;
wire SDAE ;
wire SCLI ;
wire SCLO ;
wire SCLE ;
wire trigger_seq ;
wire [2:0] i2c_instruct;
wire [15:0] i2c_reg_clk;
wire [7:0] i2c_reg_datI;
wire [4:0] i2c_reg_ctrl;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_0 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_1 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_2 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_3 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_4 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_5 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_6 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_7 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_8 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_9 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_10 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_11 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_12 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_13 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_14 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_15 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_16 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_17 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_18 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_19 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_20 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_21 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_22 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_23 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_24 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_25 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_26 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_27 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_28 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_29 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_30 ;
wire [9:0] \p_reg_instr_seq.i2c_seq_regs_31 ;
wire [4:4] \p_reg_ctrl.i2c_reg_ctrl_5 ;
wire [2:0] i2c_instruct_1;
wire [7:0] \APB_Reg_Read_process.PRDATA_sig_13 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_23_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_24_3 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_25_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_26_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_27_2_1 ;
wire [6:0] \p_reg_instr_seq.i2c_seq_regs_28_2_1 ;
wire [6:0] \p_reg_instr_seq.i2c_seq_regs_29_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_30_2_1 ;
wire [6:0] \p_reg_instr_seq.i2c_seq_regs_31_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_8_3 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_9_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_10_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_11_2_1 ;
wire [7:1] \p_reg_instr_seq.i2c_seq_regs_12_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_13_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_14_3 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_15_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_16_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_17_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_18_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_19_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_20_3 ;
wire [6:0] \p_reg_instr_seq.i2c_seq_regs_21_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_22_2_1 ;
wire [4:0] sequence_cnt;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_0_4 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_1_3 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_2_3 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_3_3 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_4_3 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_5_3 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_6_2_1 ;
wire [7:0] \p_reg_instr_seq.i2c_seq_regs_7_2_1 ;
wire [6:0] PADDR_Z;
wire [7:5] PADDR_c;
wire [7:0] PWDATA_c;
wire [7:0] PRDATA_c;
wire [0:0] i2c_instructrs;
wire VCC ;
wire GND ;
wire \I2C_Core2_0.un9_i2c_instruct_0  ;
wire un1_seq_enable_1 ;
wire trigger_seq_last_Z ;
wire seq_run_Z ;
wire seq_finished_Z ;
wire \p_reg_data_in.un31_psel  ;
wire \p_sequence_run.un14_seq_enable  ;
wire \p_sequence_run.seq_run_2  ;
wire \p_reg_instr_seq.un10_seq_enable  ;
wire sequence_cnte ;
wire i2c_reg_clk_10 ;
wire i2c_reg_clk_18 ;
wire N_93 ;
wire N_94 ;
wire N_100 ;
wire PCLK_c ;
wire RSTn_c ;
wire PSEL_c ;
wire PENABLE_c ;
wire PWRITE_c ;
wire SDAI_c ;
wire trigger_seq_c ;
wire INT_c ;
wire sequence_cnt_n4 ;
wire sequence_cnt_n3 ;
wire sequence_cnt_n2 ;
wire sequence_cnt_n1 ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_29_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_30_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_15_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_17_5  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_31_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_26_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_28_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_27_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_25_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_24_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_23_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_0_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_1_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_2_2  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_3_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_4_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_5_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_6_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_7_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_8_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_9_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_10_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_11_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_12_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_13_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_14_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_22_2  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_16_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_21_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_20_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_19_1  ;
wire \I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_18_1  ;
wire \I2C_Core2_0.SCLO_sig_i  ;
wire \I2C_Core2_0.SDAO_sig_i  ;
wire seq_finished_0_sqmuxa_i ;
wire N_45_i ;
wire N_60_i ;
wire N_51_i ;
wire N_63_i ;
wire N_1952_i ;
wire \I2C_Core2_0.un9_i2c_instruct_0_i  ;
wire un9_i2c_instruct_rs_Z ;
wire un9_i2c_instruct_i ;
wire un9_i2c_instruct_0_set ;
wire PCLK_ibuf_Z ;
wire RSTn_ibuf_Z ;
wire N_3189 ;
wire N_3190 ;
  CLKINT RSTn_ibuf_RNICUT3 (
	.Y(RSTn_c),
	.A(RSTn_ibuf_Z)
);
  CLKINT PCLK_ibuf_RNIFTKA (
	.Y(PCLK_c),
	.A(PCLK_ibuf_Z)
);
// @10:427
  SLE \sequence_cnt[3]  (
	.Q(sequence_cnt[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(sequence_cnt_n3),
	.EN(sequence_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:427
  SLE \sequence_cnt[4]  (
	.Q(sequence_cnt[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(sequence_cnt_n4),
	.EN(sequence_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:427
  SLE \sequence_cnt[0]  (
	.Q(sequence_cnt[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_1952_i),
	.EN(sequence_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:427
  SLE \sequence_cnt[1]  (
	.Q(sequence_cnt[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(sequence_cnt_n1),
	.EN(sequence_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:427
  SLE \sequence_cnt[2]  (
	.Q(sequence_cnt[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(sequence_cnt_n2),
	.EN(sequence_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:259
  SLE \i2c_reg_ctrl[0]  (
	.Q(i2c_reg_ctrl[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(N_63_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:259
  SLE \i2c_reg_ctrl[1]  (
	.Q(i2c_reg_ctrl[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(N_63_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:259
  SLE \i2c_reg_ctrl[2]  (
	.Q(i2c_reg_ctrl[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[2]),
	.EN(N_63_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:259
  SLE \i2c_reg_ctrl[3]  (
	.Q(i2c_reg_ctrl[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[3]),
	.EN(N_63_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:259
  SLE \i2c_reg_ctrl[4]  (
	.Q(i2c_reg_ctrl[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_ctrl.i2c_reg_ctrl_5 [4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:212
  SLE \PRDATA_sig[0]  (
	.Q(PRDATA_c[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\APB_Reg_Read_process.PRDATA_sig_13 [0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:212
  SLE \PRDATA_sig[1]  (
	.Q(PRDATA_c[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\APB_Reg_Read_process.PRDATA_sig_13 [1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:212
  SLE \PRDATA_sig[2]  (
	.Q(PRDATA_c[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\APB_Reg_Read_process.PRDATA_sig_13 [2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:212
  SLE \PRDATA_sig[3]  (
	.Q(PRDATA_c[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\APB_Reg_Read_process.PRDATA_sig_13 [3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:212
  SLE \PRDATA_sig[4]  (
	.Q(PRDATA_c[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\APB_Reg_Read_process.PRDATA_sig_13 [4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:212
  SLE \PRDATA_sig[5]  (
	.Q(PRDATA_c[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\APB_Reg_Read_process.PRDATA_sig_13 [5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:212
  SLE \PRDATA_sig[6]  (
	.Q(PRDATA_c[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\APB_Reg_Read_process.PRDATA_sig_13 [6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:212
  SLE \PRDATA_sig[7]  (
	.Q(PRDATA_c[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\APB_Reg_Read_process.PRDATA_sig_13 [7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_31[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_31 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_31_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_31[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_31 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_31_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_31[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_31 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_31_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_31[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_31 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_31_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_31[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_31 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_51_i),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_31[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_31 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_18_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_31[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_31 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_18_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_31[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_31 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_31_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_31[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_31 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_100),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_31[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_31 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_31_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:329
  SLE \i2c_reg_datI[1]  (
	.Q(i2c_reg_datI[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\p_reg_data_in.un31_psel ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:329
  SLE \i2c_reg_datI[2]  (
	.Q(i2c_reg_datI[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[2]),
	.EN(\p_reg_data_in.un31_psel ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:329
  SLE \i2c_reg_datI[3]  (
	.Q(i2c_reg_datI[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[3]),
	.EN(\p_reg_data_in.un31_psel ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:329
  SLE \i2c_reg_datI[4]  (
	.Q(i2c_reg_datI[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[4]),
	.EN(\p_reg_data_in.un31_psel ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:329
  SLE \i2c_reg_datI[5]  (
	.Q(i2c_reg_datI[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[5]),
	.EN(\p_reg_data_in.un31_psel ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:329
  SLE \i2c_reg_datI[6]  (
	.Q(i2c_reg_datI[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[6]),
	.EN(\p_reg_data_in.un31_psel ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:329
  SLE \i2c_reg_datI[7]  (
	.Q(i2c_reg_datI[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[7]),
	.EN(\p_reg_data_in.un31_psel ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[2]  (
	.Q(i2c_reg_clk[2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[2]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[3]  (
	.Q(i2c_reg_clk[3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[3]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[4]  (
	.Q(i2c_reg_clk[4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[4]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[5]  (
	.Q(i2c_reg_clk[5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[5]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[6]  (
	.Q(i2c_reg_clk[6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[6]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[7]  (
	.Q(i2c_reg_clk[7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[7]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[8]  (
	.Q(i2c_reg_clk[8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[9]  (
	.Q(i2c_reg_clk[9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[10]  (
	.Q(i2c_reg_clk[10]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[2]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[11]  (
	.Q(i2c_reg_clk[11]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[3]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[12]  (
	.Q(i2c_reg_clk[12]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[4]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[13]  (
	.Q(i2c_reg_clk[13]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[5]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[14]  (
	.Q(i2c_reg_clk[14]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[6]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[15]  (
	.Q(i2c_reg_clk[15]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[7]),
	.EN(i2c_reg_clk_18),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:329
  SLE \i2c_reg_datI[0]  (
	.Q(i2c_reg_datI[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\p_reg_data_in.un31_psel ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_26[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_26 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_26_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_26[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_26 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_19_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_26[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_26 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_19_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_25[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_25 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_25_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_25[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_25 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_25_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_25[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_25 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_25_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_25[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_25 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_25_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_25[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_25 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_25_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_25[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_25 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_25_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_25[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_25 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_25_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_25[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_25 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_25_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_25[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_25 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_20_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_25[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_25 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_20_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[0]  (
	.Q(i2c_reg_clk[0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:307
  SLE \i2c_reg_clk[1]  (
	.Q(i2c_reg_clk[1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(i2c_reg_clk_10),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_27[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_27 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_27_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_27[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_27 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_27_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_27[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_27 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_27_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_27[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_27 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_27_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_27[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_27 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_27_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_27[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_27 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_27_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_27[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_27 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_21_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_27[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_27 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_21_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_26[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_26 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_26_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_26[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_26 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_26_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_26[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_26 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_26_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_26[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_26 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_26_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_26[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_26 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_26_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_26[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_26 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_26_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_26[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_26 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_26_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_29[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_29 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_60_i),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_29[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_29 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_16_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_29[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_29 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_16_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_28[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_28 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_28_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_28[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_28 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_28_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_28[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_28 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_28_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_28[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_28 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_28_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_28[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_28 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_28_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_28[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_28 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_28_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_28[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_28 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_28_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_28[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_28 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_94),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_28[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_28 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_22_2 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_28[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_28 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_22_2 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_27[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_27 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_27_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_27[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_27 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_27_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_30[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_30 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_30_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_30[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_30 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_30_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_30[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_30 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_30_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_30[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_30 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_30_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_30[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_30 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_30_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_30[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_30 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_30_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_30[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_30 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_14_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_30[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_30 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_14_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_29[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_29 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_29_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_29[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_29 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_29_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_29[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_29 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_29_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_29[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_29 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_29_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_29[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_29 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_29_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_29[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_29 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_29_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_29[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_29 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_29_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_30[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_30 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_30_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_30[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_30 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_30_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_24[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_24 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_24_3 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_24[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_24 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_24_3 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_24[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_24 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_24_3 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_24[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_24 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_13_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_24[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_24 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_13_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_23[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_23 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_23_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_23[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_23 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_23_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_23[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_23 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_23_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_23[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_23 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_23_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_23[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_23 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_23_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_23[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_23 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_23_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_23[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_23 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_23_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_23[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_23 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_23_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_23[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_23 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_12_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_23[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_23 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_12_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_24[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_24 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_24_3 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_24[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_24 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_24_3 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_24[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_24 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_24_3 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_24[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_24 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_24_3 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_24[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_24 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_24_3 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_21[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_21 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_21_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_21[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_21 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_21_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_21[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_21 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_45_i),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_21[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_21 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_11_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_21[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_21 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_11_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_22[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_22 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_22_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_22[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_22 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_22_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_22[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_22 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_22_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_22[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_22 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_22_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_22[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_22 [4]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_22_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_22[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_22 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_22_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_22[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_22 [6]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_22_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_22[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_22 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_22_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_22[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_22 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_10_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_22[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_22 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_10_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_20[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_20 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_20_3 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_20[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_20 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_20_3 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_20[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_20 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_20_3 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_20[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_20 [3]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_20_3 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_20[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_20 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_20_3 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_20[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_20 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_20_3 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_20[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_20 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_20_3 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_20[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_20 [7]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_20_3 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_20[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_20 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_9_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_20[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_20 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_9_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_21[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_21 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_21_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_21[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_21 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_21_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_21[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_21 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_21_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_21[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_21 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_21_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_21[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_21 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_21_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_18[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_18 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_18_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_18[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_18 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_18_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_18[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_18 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_18_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_18[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_18 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_8_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_18[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_18 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_8_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_19[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_19 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_19_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_19[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_19 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_19_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_19[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_19 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_19_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_19[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_19 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_19_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_19[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_19 [4]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_19_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_19[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_19 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_19_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_19[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_19 [6]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_19_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_19[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_19 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_19_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_19[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_19 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_7_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_19[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_19 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_7_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_17[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_17 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_17_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_17[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_17 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_17_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_17[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_17 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_17_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_17[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_17 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_17_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_17[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_17 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_17_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_17[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_17 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_17_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_17[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_17 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_17_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_17[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_17 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_17_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_17[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_17 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_6_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_17[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_17 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_6_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_18[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_18 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_18_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_18[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_18 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_18_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_18[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_18 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_18_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_18[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_18 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_18_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_18[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_18 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_18_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_15[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_15 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_15_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_15[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_15 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_15_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_15[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_15 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_15_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_15[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_15 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_5_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_15[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_15 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_5_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_16[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_16 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_16_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_16[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_16 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_16_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_16[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_16 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_16_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_16[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_16 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_16_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_16[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_16 [4]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_16_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_16[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_16 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_16_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_16[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_16 [6]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_16_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_16[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_16 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_16_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_16[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_16 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_4_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_16[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_16 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_4_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_14[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_14 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_14_3 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_14[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_14 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_14_3 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_14[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_14 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_14_3 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_14[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_14 [3]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_14_3 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_14[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_14 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_14_3 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_14[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_14 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_14_3 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_14[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_14 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_14_3 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_14[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_14 [7]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_14_3 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_14[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_14 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_3_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_14[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_14 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_3_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_15[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_15 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_15_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_15[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_15 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_15_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_15[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_15 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_15_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_15[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_15 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_15_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_15[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_15 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_15_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_12[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_12 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_12_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_12[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_12 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_12_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_12[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_12 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_12_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_12[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_12 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_2_2 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_12[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_12 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_2_2 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_13[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_13 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_13_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_13[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_13 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_13_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_13[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_13 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_13_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_13[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_13 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_13_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_13[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_13 [4]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_13_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_13[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_13 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_13_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_13[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_13 [6]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_13_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_13[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_13 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_13_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_13[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_13 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_1_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_13[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_13 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_1_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_11[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_11 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_11_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_11[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_11 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_11_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_11[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_11 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_11_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_11[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_11 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_11_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_11[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_11 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_11_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_11[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_11 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_11_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_11[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_11 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_11_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_11[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_11 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_11_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_11[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_11 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_0_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_11[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_11 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_0_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_12[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_12 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(N_93),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_12[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_12 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_12_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_12[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_12 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_12_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_12[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_12 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_12_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_12[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_12 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_12_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_9[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_9 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_9_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_9[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_9 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_9_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_9[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_9 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_9_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_9[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_9 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_23_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_9[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_9 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_23_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_10[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_10 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_10_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_10[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_10 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_10_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_10[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_10 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_10_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_10[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_10 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_10_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_10[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_10 [4]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_10_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_10[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_10 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_10_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_10[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_10 [6]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_10_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_10[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_10 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_10_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_10[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_10 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_24_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_10[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_10 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_24_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_8[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_8 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_8_3 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_8[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_8 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_8_3 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_8[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_8 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_8_3 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_8[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_8 [3]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_8_3 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_8[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_8 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_8_3 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_8[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_8 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_8_3 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_8[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_8 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_8_3 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_8[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_8 [7]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_8_3 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_8[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_8 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_25_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_8[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_8 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_25_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_9[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_9 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_9_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_9[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_9 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_9_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_9[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_9 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_9_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_9[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_9 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_9_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_9[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_9 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_9_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_6[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_6 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_6_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_6[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_6 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_6_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_6[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_6 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_6_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_6[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_6 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_27_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_6[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_6 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_27_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_7[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_7 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_7_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_7[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_7 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_7_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_7[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_7 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_7_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_7[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_7 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_7_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_7[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_7 [4]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_7_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_7[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_7 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_7_2_1 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_7[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_7 [6]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_7_2_1 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_7[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_7 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_7_2_1 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_7[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_7 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_28_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_7[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_7 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_28_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_5[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_5 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_5_3 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_5[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_5 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_5_3 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_5[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_5 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_5_3 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_5[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_5 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_5_3 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_5[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_5 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_5_3 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_5[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_5 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_5_3 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_5[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_5 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_5_3 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_5[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_5 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_5_3 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_5[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_5 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_26_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_5[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_5 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_26_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_6[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_6 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_6_2_1 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_6[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_6 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_6_2_1 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_6[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_6 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_6_2_1 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_6[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_6 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_6_2_1 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_6[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_6 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_6_2_1 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_3[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_3 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_3_3 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_3[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_3 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_3_3 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_3[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_3 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_3_3 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_3[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_3 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_31_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_3[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_3 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_31_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_4[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_4 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_4_3 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_4[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_4 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_4_3 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_4[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_4 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_4_3 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_4[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_4 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_4_3 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_4[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_4 [4]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_4_3 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_4[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_4 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_4_3 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_4[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_4 [6]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_4_3 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_4[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_4 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_4_3 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_4[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_4 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_17_5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_4[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_4 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_17_5 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_2[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_2 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_2_3 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_2[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_2 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_2_3 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_2[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_2 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_2_3 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_2[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_2 [3]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_2_3 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_2[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_2 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_2_3 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_2[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_2 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_2_3 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_2[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_2 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_2_3 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_2[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_2 [7]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_2_3 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_2[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_2 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_15_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_2[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_2 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_15_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_3[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_3 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_3_3 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_3[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_3 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_3_3 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_3[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_3 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_3_3 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_3[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_3 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_3_3 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_3[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_3 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_3_3 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_0[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_0 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_0_4 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_0[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_0 [6]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_0_4 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_0[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_0 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_0_4 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_0[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_0 [8]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_30_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_0[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_0 [9]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_30_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_1[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_1 [0]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_1_3 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_1[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_1 [1]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_1_3 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_1[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_1 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_1_3 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_1[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_1 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_1_3 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_1[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_1 [4]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_1_3 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_1[5]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_1 [5]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_1_3 [5]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_1[6]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_1 [6]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_1_3 [6]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_1[7]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_1 [7]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_1_3 [7]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_1[8]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_1 [8]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[0]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_29_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_1[9]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_1 [9]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(PWDATA_c[1]),
	.EN(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_29_1 ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:427
  SLE seq_finished (
	.Q(seq_finished_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_sequence_run.un14_seq_enable ),
	.EN(seq_finished_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_0[0]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_0 [0]),
	.ADn(GND),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_0_4 [0]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_0[1]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_0 [1]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_0_4 [1]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_0[2]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_0 [2]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_0_4 [2]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_0[3]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_0 [3]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_0_4 [3]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:359
  SLE \p_reg_instr_seq.i2c_seq_regs_0[4]  (
	.Q(\p_reg_instr_seq.i2c_seq_regs_0 [4]),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_reg_instr_seq.i2c_seq_regs_0_4 [4]),
	.EN(\p_reg_instr_seq.un10_seq_enable ),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:427
  SLE seq_run (
	.Q(seq_run_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(\p_sequence_run.seq_run_2 ),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:259
  SLE trigger_seq_last (
	.Q(trigger_seq_last_Z),
	.ADn(VCC),
	.ALn(RSTn_c),
	.CLK(PCLK_c),
	.D(trigger_seq_c),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:280
  SLE \i2c_instruct[2]  (
	.Q(i2c_instruct[2]),
	.ADn(GND),
	.ALn(\I2C_Core2_0.un9_i2c_instruct_0_i ),
	.CLK(un1_seq_enable_1),
	.D(i2c_instruct_1[2]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  CFG3 un9_i2c_instruct_rs_RNISPK81 (
	.A(i2c_instructrs[0]),
	.B(un9_i2c_instruct_0_set),
	.C(un9_i2c_instruct_rs_Z),
	.Y(i2c_instruct[0])
);
defparam un9_i2c_instruct_rs_RNISPK81.INIT=8'hEA;
// @10:280
  SLE \i2c_instruct[0]  (
	.Q(i2c_instructrs[0]),
	.ADn(VCC),
	.ALn(un9_i2c_instruct_i),
	.CLK(un1_seq_enable_1),
	.D(i2c_instruct_1[0]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
  SLE un9_i2c_instruct_rs (
	.Q(un9_i2c_instruct_rs_Z),
	.ADn(VCC),
	.ALn(un9_i2c_instruct_i),
	.CLK(\I2C_Core2_0.un9_i2c_instruct_0 ),
	.D(VCC),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @10:280
  SLE \i2c_instruct[1]  (
	.Q(i2c_instruct[1]),
	.ADn(VCC),
	.ALn(\I2C_Core2_0.un9_i2c_instruct_0_i ),
	.CLK(un1_seq_enable_1),
	.D(i2c_instruct_1[1]),
	.EN(VCC),
	.LAT(VCC),
	.SD(GND),
	.SLn(VCC)
);
// @10:30
  INBUF PCLK_ibuf (
	.Y(PCLK_ibuf_Z),
	.PAD(PCLK)
);
// @10:31
  INBUF RSTn_ibuf (
	.Y(RSTn_ibuf_Z),
	.PAD(RSTn)
);
// @10:34
  INBUF \PADDR_ibuf[0]  (
	.Y(PADDR_Z[0]),
	.PAD(PADDR[0])
);
// @10:34
  INBUF \PADDR_ibuf[1]  (
	.Y(PADDR_Z[1]),
	.PAD(PADDR[1])
);
// @10:34
  INBUF \PADDR_ibuf[2]  (
	.Y(PADDR_Z[2]),
	.PAD(PADDR[2])
);
// @10:34
  INBUF \PADDR_ibuf[3]  (
	.Y(PADDR_Z[3]),
	.PAD(PADDR[3])
);
// @10:34
  INBUF \PADDR_ibuf[4]  (
	.Y(PADDR_Z[4]),
	.PAD(PADDR[4])
);
// @10:34
  INBUF \PADDR_ibuf[5]  (
	.Y(PADDR_c[5]),
	.PAD(PADDR[5])
);
// @10:34
  INBUF \PADDR_ibuf[6]  (
	.Y(PADDR_Z[6]),
	.PAD(PADDR[6])
);
// @10:34
  INBUF \PADDR_ibuf[7]  (
	.Y(PADDR_c[7]),
	.PAD(PADDR[7])
);
// @10:35
  INBUF PSEL_ibuf (
	.Y(PSEL_c),
	.PAD(PSEL)
);
// @10:36
  INBUF PENABLE_ibuf (
	.Y(PENABLE_c),
	.PAD(PENABLE)
);
// @10:37
  INBUF PWRITE_ibuf (
	.Y(PWRITE_c),
	.PAD(PWRITE)
);
// @10:38
  INBUF \PWDATA_ibuf[0]  (
	.Y(PWDATA_c[0]),
	.PAD(PWDATA[0])
);
// @10:38
  INBUF \PWDATA_ibuf[1]  (
	.Y(PWDATA_c[1]),
	.PAD(PWDATA[1])
);
// @10:38
  INBUF \PWDATA_ibuf[2]  (
	.Y(PWDATA_c[2]),
	.PAD(PWDATA[2])
);
// @10:38
  INBUF \PWDATA_ibuf[3]  (
	.Y(PWDATA_c[3]),
	.PAD(PWDATA[3])
);
// @10:38
  INBUF \PWDATA_ibuf[4]  (
	.Y(PWDATA_c[4]),
	.PAD(PWDATA[4])
);
// @10:38
  INBUF \PWDATA_ibuf[5]  (
	.Y(PWDATA_c[5]),
	.PAD(PWDATA[5])
);
// @10:38
  INBUF \PWDATA_ibuf[6]  (
	.Y(PWDATA_c[6]),
	.PAD(PWDATA[6])
);
// @10:38
  INBUF \PWDATA_ibuf[7]  (
	.Y(PWDATA_c[7]),
	.PAD(PWDATA[7])
);
// @10:47
  INBUF SDAI_ibuf (
	.Y(SDAI_c),
	.PAD(SDAI)
);
// @10:56
  INBUF trigger_seq_ibuf (
	.Y(trigger_seq_c),
	.PAD(trigger_seq)
);
// @10:39
  OUTBUF PREADY_obuf (
	.PAD(PREADY),
	.D(VCC)
);
// @10:40
  OUTBUF \PRDATA_obuf[0]  (
	.PAD(PRDATA[0]),
	.D(PRDATA_c[0])
);
// @10:40
  OUTBUF \PRDATA_obuf[1]  (
	.PAD(PRDATA[1]),
	.D(PRDATA_c[1])
);
// @10:40
  OUTBUF \PRDATA_obuf[2]  (
	.PAD(PRDATA[2]),
	.D(PRDATA_c[2])
);
// @10:40
  OUTBUF \PRDATA_obuf[3]  (
	.PAD(PRDATA[3]),
	.D(PRDATA_c[3])
);
// @10:40
  OUTBUF \PRDATA_obuf[4]  (
	.PAD(PRDATA[4]),
	.D(PRDATA_c[4])
);
// @10:40
  OUTBUF \PRDATA_obuf[5]  (
	.PAD(PRDATA[5]),
	.D(PRDATA_c[5])
);
// @10:40
  OUTBUF \PRDATA_obuf[6]  (
	.PAD(PRDATA[6]),
	.D(PRDATA_c[6])
);
// @10:40
  OUTBUF \PRDATA_obuf[7]  (
	.PAD(PRDATA[7]),
	.D(PRDATA_c[7])
);
// @10:41
  OUTBUF PSLVERR_obuf (
	.PAD(PSLVERR),
	.D(GND)
);
// @10:43
  OUTBUF INT_obuf (
	.PAD(INT),
	.D(INT_c)
);
// @10:48
  OUTBUF SDAO_obuf (
	.PAD(SDAO),
	.D(GND)
);
// @10:49
  OUTBUF SDAE_obuf (
	.PAD(SDAE),
	.D(\I2C_Core2_0.SDAO_sig_i )
);
// @10:52
  OUTBUF SCLO_obuf (
	.PAD(SCLO),
	.D(GND)
);
// @10:53
  OUTBUF SCLE_obuf (
	.PAD(SCLE),
	.D(\I2C_Core2_0.SCLO_sig_i )
);
// @10:164
  I2C_Core2 I2C_Core2_0 (
	.i2c_reg_ctrl_5_0(\p_reg_ctrl.i2c_reg_ctrl_5 [4]),
	.PRDATA_sig_13(\APB_Reg_Read_process.PRDATA_sig_13 [7:0]),
	.i2c_instruct(i2c_instruct[2:0]),
	.i2c_instruct_1(i2c_instruct_1[2:0]),
	.i2c_reg_ctrl(i2c_reg_ctrl[4:0]),
	.i2c_seq_regs_28_2_1(\p_reg_instr_seq.i2c_seq_regs_28_2_1 [6:0]),
	.i2c_seq_regs_4_3(\p_reg_instr_seq.i2c_seq_regs_4_3 [7:0]),
	.i2c_seq_regs_12_2_1(\p_reg_instr_seq.i2c_seq_regs_12_2_1 [7:1]),
	.i2c_seq_regs_5_3(\p_reg_instr_seq.i2c_seq_regs_5_3 [7:0]),
	.i2c_seq_regs_1_3(\p_reg_instr_seq.i2c_seq_regs_1_3 [7:0]),
	.i2c_seq_regs_7_2_1(\p_reg_instr_seq.i2c_seq_regs_7_2_1 [7:0]),
	.i2c_seq_regs_19_2_1(\p_reg_instr_seq.i2c_seq_regs_19_2_1 [7:0]),
	.i2c_seq_regs_10_2_1(\p_reg_instr_seq.i2c_seq_regs_10_2_1 [7:0]),
	.i2c_seq_regs_20_3(\p_reg_instr_seq.i2c_seq_regs_20_3 [7:0]),
	.i2c_seq_regs_9_2_1(\p_reg_instr_seq.i2c_seq_regs_9_2_1 [7:0]),
	.i2c_seq_regs_22_2_1(\p_reg_instr_seq.i2c_seq_regs_22_2_1 [7:0]),
	.i2c_seq_regs_8_3(\p_reg_instr_seq.i2c_seq_regs_8_3 [7:0]),
	.i2c_seq_regs_24_3(\p_reg_instr_seq.i2c_seq_regs_24_3 [7:0]),
	.i2c_seq_regs_23_2_1(\p_reg_instr_seq.i2c_seq_regs_23_2_1 [7:0]),
	.i2c_seq_regs_29_2_1(\p_reg_instr_seq.i2c_seq_regs_29_2_1 [6:0]),
	.i2c_seq_regs_11_2_1(\p_reg_instr_seq.i2c_seq_regs_11_2_1 [7:0]),
	.i2c_seq_regs_13_2_1(\p_reg_instr_seq.i2c_seq_regs_13_2_1 [7:0]),
	.i2c_seq_regs_27_2_1(\p_reg_instr_seq.i2c_seq_regs_27_2_1 [7:0]),
	.i2c_seq_regs_14_3(\p_reg_instr_seq.i2c_seq_regs_14_3 [7:0]),
	.i2c_seq_regs_30_2_1(\p_reg_instr_seq.i2c_seq_regs_30_2_1 [7:0]),
	.i2c_seq_regs_31_2_1({\p_reg_instr_seq.i2c_seq_regs_31_2_1 [6:2], N_3189, \p_reg_instr_seq.i2c_seq_regs_31_2_1 [0]}),
	.i2c_seq_regs_25_2_1(\p_reg_instr_seq.i2c_seq_regs_25_2_1 [7:0]),
	.i2c_seq_regs_26_2_1(\p_reg_instr_seq.i2c_seq_regs_26_2_1 [7:0]),
	.i2c_seq_regs_17_2_1(\p_reg_instr_seq.i2c_seq_regs_17_2_1 [7:0]),
	.i2c_seq_regs_21_2_1(\p_reg_instr_seq.i2c_seq_regs_21_2_1 [6:0]),
	.i2c_seq_regs_3_3(\p_reg_instr_seq.i2c_seq_regs_3_3 [7:0]),
	.i2c_seq_regs_18_2_1(\p_reg_instr_seq.i2c_seq_regs_18_2_1 [7:0]),
	.i2c_seq_regs_0_4(\p_reg_instr_seq.i2c_seq_regs_0_4 [7:0]),
	.i2c_seq_regs_15_2_1(\p_reg_instr_seq.i2c_seq_regs_15_2_1 [7:0]),
	.i2c_seq_regs_16_2_1(\p_reg_instr_seq.i2c_seq_regs_16_2_1 [7:0]),
	.i2c_seq_regs_6_2_1(\p_reg_instr_seq.i2c_seq_regs_6_2_1 [7:0]),
	.i2c_seq_regs_2_3(\p_reg_instr_seq.i2c_seq_regs_2_3 [7:0]),
	.PWDATA_c(PWDATA_c[7:0]),
	.PADDR({PADDR_Z[6], N_3190, PADDR_Z[4:0]}),
	.PADDR_c_0(PADDR_c[5]),
	.PADDR_c_2(PADDR_c[7]),
	.i2c_seq_regs_16(\p_reg_instr_seq.i2c_seq_regs_16 [9:0]),
	.i2c_seq_regs_0(\p_reg_instr_seq.i2c_seq_regs_0 [9:0]),
	.i2c_seq_regs_24(\p_reg_instr_seq.i2c_seq_regs_24 [9:0]),
	.i2c_seq_regs_8(\p_reg_instr_seq.i2c_seq_regs_8 [9:0]),
	.i2c_seq_regs_20(\p_reg_instr_seq.i2c_seq_regs_20 [9:0]),
	.i2c_seq_regs_4(\p_reg_instr_seq.i2c_seq_regs_4 [9:0]),
	.i2c_seq_regs_28(\p_reg_instr_seq.i2c_seq_regs_28 [9:0]),
	.i2c_seq_regs_12(\p_reg_instr_seq.i2c_seq_regs_12 [9:0]),
	.i2c_seq_regs_18(\p_reg_instr_seq.i2c_seq_regs_18 [9:0]),
	.i2c_seq_regs_2(\p_reg_instr_seq.i2c_seq_regs_2 [9:0]),
	.i2c_seq_regs_26(\p_reg_instr_seq.i2c_seq_regs_26 [9:0]),
	.i2c_seq_regs_10(\p_reg_instr_seq.i2c_seq_regs_10 [9:0]),
	.i2c_seq_regs_22(\p_reg_instr_seq.i2c_seq_regs_22 [9:0]),
	.i2c_seq_regs_6(\p_reg_instr_seq.i2c_seq_regs_6 [9:0]),
	.i2c_seq_regs_30(\p_reg_instr_seq.i2c_seq_regs_30 [9:0]),
	.i2c_seq_regs_14(\p_reg_instr_seq.i2c_seq_regs_14 [9:0]),
	.i2c_seq_regs_17(\p_reg_instr_seq.i2c_seq_regs_17 [9:0]),
	.i2c_seq_regs_1(\p_reg_instr_seq.i2c_seq_regs_1 [9:0]),
	.i2c_seq_regs_25(\p_reg_instr_seq.i2c_seq_regs_25 [9:0]),
	.i2c_seq_regs_9(\p_reg_instr_seq.i2c_seq_regs_9 [9:0]),
	.i2c_seq_regs_21(\p_reg_instr_seq.i2c_seq_regs_21 [9:0]),
	.i2c_seq_regs_5(\p_reg_instr_seq.i2c_seq_regs_5 [9:0]),
	.i2c_seq_regs_29(\p_reg_instr_seq.i2c_seq_regs_29 [9:0]),
	.i2c_seq_regs_13(\p_reg_instr_seq.i2c_seq_regs_13 [9:0]),
	.i2c_seq_regs_19(\p_reg_instr_seq.i2c_seq_regs_19 [9:0]),
	.i2c_seq_regs_3(\p_reg_instr_seq.i2c_seq_regs_3 [9:0]),
	.i2c_seq_regs_27(\p_reg_instr_seq.i2c_seq_regs_27 [9:0]),
	.i2c_seq_regs_11(\p_reg_instr_seq.i2c_seq_regs_11 [9:0]),
	.i2c_seq_regs_23(\p_reg_instr_seq.i2c_seq_regs_23 [9:0]),
	.i2c_seq_regs_7(\p_reg_instr_seq.i2c_seq_regs_7 [9:0]),
	.i2c_seq_regs_31(\p_reg_instr_seq.i2c_seq_regs_31 [9:0]),
	.i2c_seq_regs_15(\p_reg_instr_seq.i2c_seq_regs_15 [9:0]),
	.sequence_cnt(sequence_cnt[4:0]),
	.i2c_reg_datI(i2c_reg_datI[7:0]),
	.i2c_reg_clk(i2c_reg_clk[15:0]),
	.seq_finished_0_sqmuxa_i_1z(seq_finished_0_sqmuxa_i),
	.i2c_reg_clk_10(i2c_reg_clk_10),
	.i2c_reg_clk_18(i2c_reg_clk_18),
	.un10_seq_enable(\p_reg_instr_seq.un10_seq_enable ),
	.trigger_seq_c(trigger_seq_c),
	.trigger_seq_last(trigger_seq_last_Z),
	.sequence_cnt_n4_1z(sequence_cnt_n4),
	.sequence_cnte(sequence_cnte),
	.un9_i2c_instruct_i(un9_i2c_instruct_i),
	.sequence_cnt_n3_1z(sequence_cnt_n3),
	.N_1952_i(N_1952_i),
	.seq_run_2(\p_sequence_run.seq_run_2 ),
	.sequence_cnt_n2_1z(sequence_cnt_n2),
	.sequence_cnt_n1_1z(sequence_cnt_n1),
	.INT_c(INT_c),
	.seq_finished(seq_finished_Z),
	.N_94(N_94),
	.N_93(N_93),
	.N_100(N_100),
	.N_45_i(N_45_i),
	.N_60_i(N_60_i),
	.N_51_i(N_51_i),
	.N_63_i(N_63_i),
	.PWRITE_c(PWRITE_c),
	.PSEL_c(PSEL_c),
	.PENABLE_c(PENABLE_c),
	.seq_run(seq_run_Z),
	.un10_seq_enable_3_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_3_1 ),
	.un10_seq_enable_10_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_10_1 ),
	.un10_seq_enable_14_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_14_1 ),
	.un10_seq_enable_15_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_15_1 ),
	.un10_seq_enable_19_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_19_1 ),
	.un10_seq_enable_27_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_27_1 ),
	.un10_seq_enable_11_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_11_1 ),
	.un10_seq_enable_16_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_16_1 ),
	.un10_seq_enable_20_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_20_1 ),
	.un10_seq_enable_23_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_23_1 ),
	.un10_seq_enable_26_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_26_1 ),
	.un10_seq_enable_29_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_29_1 ),
	.un10_seq_enable_2_2(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_2_2 ),
	.un10_seq_enable_9_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_9_1 ),
	.un10_seq_enable_13_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_13_1 ),
	.un10_seq_enable_22_2(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_22_2 ),
	.un10_seq_enable_25_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_25_1 ),
	.un10_seq_enable_30_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_30_1 ),
	.un10_seq_enable_0_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_0_1 ),
	.un10_seq_enable_12_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_12_1 ),
	.un10_seq_enable_17_5(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_17_5 ),
	.un10_seq_enable_18_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_18_1 ),
	.un10_seq_enable_21_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_21_1 ),
	.un10_seq_enable_28_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_28_1 ),
	.un10_seq_enable_31_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_31_1 ),
	.un10_seq_enable_1_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_1_1 ),
	.un10_seq_enable_4_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_4_1 ),
	.un10_seq_enable_5_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_5_1 ),
	.un10_seq_enable_6_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_6_1 ),
	.un10_seq_enable_7_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_7_1 ),
	.un10_seq_enable_8_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_8_1 ),
	.un10_seq_enable_24_1(\I2C_Core2_0.p_reg_instr_seq.un10_seq_enable_24_1 ),
	.un14_seq_enable(\p_sequence_run.un14_seq_enable ),
	.un31_psel(\p_reg_data_in.un31_psel ),
	.un1_seq_enable_1_1z(un1_seq_enable_1),
	.un9_i2c_instruct_0_set_1z(un9_i2c_instruct_0_set),
	.SDAI_c(SDAI_c),
	.PCLK_c(PCLK_c),
	.RSTn_c(RSTn_c),
	.un9_i2c_instruct_0_i(\I2C_Core2_0.un9_i2c_instruct_0_i ),
	.un9_i2c_instruct_0(\I2C_Core2_0.un9_i2c_instruct_0 ),
	.SCLO_sig_i(\I2C_Core2_0.SCLO_sig_i ),
	.SDAO_sig_i(\I2C_Core2_0.SDAO_sig_i )
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* I2C_Core2_APB3 */

