# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/sim/ila_0.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/Multifier.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/MEM_WB.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/IF_ID.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/StallCtrl.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/ID_EX.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/Regfile.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/MEM.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/EX_MEM.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/DMEM.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/ID.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/PC.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/EX.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/new/CPU.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"
verilog xil_defaultlib  "../../../MIPS35_Dynamic_Pipeline.srcs/sim_1/new/tb_CPU.v" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ila_v6_1_1/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/ltlib_v1_0_0/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbm_v1_1_3/hdl/verilog" --include "../../../MIPS35_Dynamic_Pipeline.srcs/sources_1/ip/ila_0/xsdbs_v1_0_2/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
