;redcode
;assert 1
	SPL 0, <-42
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN <-127, 100
	ADD 270, 60
	SPL 0, -98
	MOV #102, -101
	MOV @-127, 100
	SUB #102, -101
	SUB #102, -101
	MOV @127, 106
	SLT 0, -8
	SUB #12, @20
	SUB -207, <-120
	SUB 11, <10
	SUB @127, 106
	DJN -1, @-20
	SUB @-127, 100
	SUB @12, @10
	MOV #102, -101
	SUB @127, 106
	SPL <12, #10
	SPL <12, #10
	SUB #12, @20
	JMP 30, #12
	MOV @121, 102
	ADD 3, @21
	ADD 3, @21
	JMP <121, 106
	ADD 270, 60
	SLT -1, <-25
	JMN 210, 60
	MOV -7, <-20
	JMN 210, 60
	JMN 210, 60
	JMN 210, 60
	SUB @-12, 810
	SUB @-12, 810
	SUB #12, @20
	SPL 0, <-42
	SLT -1, <-25
	SLT @13, 2
	SLT @13, 2
	JMN 210, 60
	JMN 210, 60
	JMN 210, 60
	MOV -1, <-20
	MOV -1, <-20
