
---------- Begin Simulation Statistics ----------
final_tick                               1141397686155                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116758                       # Simulator instruction rate (inst/s)
host_mem_usage                              134382556                       # Number of bytes of host memory used
host_op_rate                                   131418                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20674.28                       # Real time elapsed on the host
host_tick_rate                                9763555                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2413894712                       # Number of instructions simulated
sim_ops                                    2716967426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.201854                       # Number of seconds simulated
sim_ticks                                201854420286                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       954182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1908361                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     48.786920                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits        27154905                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     55660216                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       430700                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     60314504                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2106505                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      2107823                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         1318                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        70330040                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS         2632977                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           90                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         109496004                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        100829046                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       430556                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           67793677                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      26314898                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls      4594693                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      6084216                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    413894711                       # Number of instructions committed
system.switch_cpus.commit.committedOps      465966551                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    483071012                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.964592                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.073063                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    333487845     69.03%     69.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     63117305     13.07%     82.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     33096441      6.85%     88.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      8016141      1.66%     90.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      6705933      1.39%     92.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      2964579      0.61%     92.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5132960      1.06%     93.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      4234910      0.88%     94.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     26314898      5.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    483071012                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls      2568820                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         429063126                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             104296119                       # Number of loads committed
system.switch_cpus.commit.membars             5105198                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    274802240     58.97%     58.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     26035393      5.59%     64.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv       510496      0.11%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     64.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    104296119     22.38%     87.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     60322303     12.95%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    465966551                       # Class of committed instruction
system.switch_cpus.commit.refs              164618422                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts           7897039                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           413894711                       # Number of Instructions Simulated
system.switch_cpus.committedOps             465966551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.169533                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.169533                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     397865776                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           161                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved     26375060                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts      478307407                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         19244820                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          42813309                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         436898                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts           622                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      23701682                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches            70330040                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          40897716                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             442631921                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         26514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts              433553788                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles          874084                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.145291                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     40993477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     31894387                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.895655                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    484062486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.008951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.403977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        390963027     80.77%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         16089577      3.32%     84.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          5917885      1.22%     85.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          9470955      1.96%     87.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          7914915      1.64%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          4767723      0.98%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5774592      1.19%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          3399099      0.70%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         39764713      8.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    484062486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     872                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       433936                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         68060522                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.980199                       # Inst execution rate
system.switch_cpus.iew.exec_refs            171628249                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           60458354                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       118674264                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     105957982                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts      4610926                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        62409                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     60691853                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    472041226                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     111169895                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       861709                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     474478522                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        2218845                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      17139180                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         436898                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      20237117                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        41378                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6591876                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9138                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      5719266                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1661856                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       369542                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         9138                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        58336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       375600                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         413736712                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             467812189                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.678304                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         280639272                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.966428                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              468092300                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        610386224                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       356119252                       # number of integer regfile writes
system.switch_cpus.ipc                       0.855042                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.855042                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           25      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     276783868     58.23%     58.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     26039599      5.48%     63.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        510496      0.11%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     63.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    111513727     23.46%     87.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     60492513     12.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      475340231                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             8223654                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017301                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1045309     12.71%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     12.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4116665     50.06%     62.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3061680     37.23%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      470457214                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1417288344                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    459914353                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    470201011                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          467430299                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         475340231                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded      4610927                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      6074642                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9802                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        16233                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5151939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    484062486                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.981981                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.742270                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    302597274     62.51%     62.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     77226362     15.95%     78.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     33898495      7.00%     85.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20281929      4.19%     89.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17697035      3.66%     93.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     11703060      2.42%     95.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      9707259      2.01%     97.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      5684478      1.17%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      5266594      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    484062486                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.981979                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses       13106646                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads     25688060                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses      7897836                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes      7923995                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     13376894                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3285664                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    105957982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     60691853                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       493437895                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       18378740                       # number of misc regfile writes
system.switch_cpus.numCycles                484063358                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       184153557                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     465871422                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       55037785                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         28193361                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        7396558                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         56956                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     748422827                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      475455000                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    476647340                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          56177553                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       10026617                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         436898                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      82507567                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         10775892                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    612753656                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles    132593543                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts      5647986                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         146458780                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts      4626881                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups      5274537                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads            928806777                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           945093063                       # The number of ROB writes
system.switch_cpus.timesIdled                      10                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads          5264736                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes         2633107                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       954182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       954176                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1908365                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         954180                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             911354                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       378400                       # Transaction distribution
system.membus.trans_dist::CleanEvict           575779                       # Transaction distribution
system.membus.trans_dist::ReadExReq             42828                       # Transaction distribution
system.membus.trans_dist::ReadExResp            42828                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        911354                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1423565                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1438978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2862543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2862543                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     85053568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     85516928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    170570496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               170570496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            954182                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  954182    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              954182                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2911809556                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          2912101226                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8975192654                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 1141397686155                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            911354                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       756800                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1529963                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            42828                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           42828                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       911316                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2862430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2862547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    170565376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              170575360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1332620                       # Total snoops (count)
system.tol2bus.snoopTraffic                  48435328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2286803                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417259                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493110                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1332619     58.27%     58.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 954180     41.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2286803                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1427022789                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1989388155                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     60736768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          60738816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     24314752                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       24314752                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       474506                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             474522                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       189959                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            189959                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst        10146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    300893921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            300904067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst        10146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           10146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     120456872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           120456872                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     120456872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst        10146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    300893921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           421360939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    379918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    949012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000136335158                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        21403                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        21403                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1659098                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            359002                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     474522                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    189959                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   949044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  379918                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           139164                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            90032                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            23926                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            73168                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           101094                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            37572                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            30410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            33234                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            36240                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            24450                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           18280                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           28246                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           29912                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           64538                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           86938                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          131840                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            64838                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            53868                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            41916                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            63845                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            15936                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            9992                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           63744                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           63744                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.02                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 14425770826                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                4745220000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            32220345826                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15200.32                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33950.32                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  704819                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 342951                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.27                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.27                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               949044                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              379918                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 472603                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 473106                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1917                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   1415                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 18416                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 18560                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 21440                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 21565                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 21472                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 21404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 21405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 21405                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 21404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 21404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 21404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 21404                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 21403                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 21403                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 21403                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 21403                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 21403                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 21403                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   202                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       281164                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   302.497674                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   222.118918                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   279.875045                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         1560      0.55%      0.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       155934     55.46%     56.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        46745     16.63%     72.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        25918      9.22%     81.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        10279      3.66%     85.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         6631      2.36%     87.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         4385      1.56%     89.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         5306      1.89%     91.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        24406      8.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       281164                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        21403                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     44.340046                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    43.438442                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.160402                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31          797      3.72%      3.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2464     11.51%     15.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         3430     16.03%     31.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         4556     21.29%     52.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         3356     15.68%     68.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         2033      9.50%     77.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         1227      5.73%     83.46% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59         1649      7.70%     91.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          931      4.35%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          707      3.30%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71          250      1.17%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        21403                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        21403                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.749428                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.734744                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.704332                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2801     13.09%     13.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             139      0.65%     13.74% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           18205     85.06%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             138      0.64%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             120      0.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        21403                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              60738816                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               24313024                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               60738816                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            24314752                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      300.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      120.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   300.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   120.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.29                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.35                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 201854343975                       # Total gap between requests
system.mem_ctrls0.avgGap                    303777.45                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2048                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     60736768                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     24313024                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 10145.925945531761                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 300893921.044405817986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 120448311.042937681079                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           32                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       949012                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       379918                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1295780                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  32219050046                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4655798069139                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     40493.12                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33950.10                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  12254744.63                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   78.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy           880326300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           467900730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         3001970160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         728127360                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    15933927360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     74094618060                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     15114616800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      110221486770                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       546.044454                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  38611141231                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   6740240000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 156503039055                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1127191800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           599116650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         3774204000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1254903660                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    15933927360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     79957627800                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     10179349440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      112826320710                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       558.948972                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  25750060435                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   6740240000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 169364119851                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     61393664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          61396480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     24120448                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       24120448                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       479638                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             479660                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       188441                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            188441                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst        13951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    304148227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            304162177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst        13951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           13951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     119494277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           119494277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     119494277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst        13951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    304148227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           423656454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    376882.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        44.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    959276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000171429846                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        21184                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        21184                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1673190                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            356370                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     479660                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    188441                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   959320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  376882                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           152152                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            87518                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            31902                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            70508                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            94784                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            35908                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            33582                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            27946                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            21778                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            39410                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           24586                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           20444                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           23592                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           52866                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           94384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          147960                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            63840                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            53856                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            42914                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            63837                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            15936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            8964                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           63744                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           63744                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.34                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 15830604110                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                4796600000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            33817854110                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16501.90                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35251.90                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  702554                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 339204                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                73.23                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.00                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               959320                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              376882                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 477795                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 477938                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1862                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   1720                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 18429                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 18932                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 21190                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 21195                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 21187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 21186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 21188                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 21187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 21191                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 21193                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 21187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 21185                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 21185                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 21185                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 21186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 21186                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 21184                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 21184                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   507                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       294412                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   290.458813                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   215.539842                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   269.522150                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         1097      0.37%      0.37% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       168496     57.23%     57.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        49730     16.89%     74.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        25817      8.77%     83.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         9846      3.34%     86.61% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         7535      2.56%     89.17% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         4526      1.54%     90.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         4552      1.55%     92.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        22813      7.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       294412                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        21184                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.282855                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.257775                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.823272                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27          126      0.59%      0.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31          687      3.24%      3.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         1990      9.39%     13.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         3567     16.84%     30.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         3829     18.07%     48.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         2838     13.40%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         2071      9.78%     71.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         2209     10.43%     81.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1834      8.66%     90.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          868      4.10%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          870      4.11%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           56      0.26%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          128      0.60%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           51      0.24%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83           59      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::92-95            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        21184                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        21184                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.789417                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.777246                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.640554                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2201     10.39%     10.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             420      1.98%     12.37% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           18225     86.03%     98.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             315      1.49%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              23      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        21184                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              61396480                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               24118464                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               61396480                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            24120448                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      304.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      119.48                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   304.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   119.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.31                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.38                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.93                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 201853762677                       # Total gap between requests
system.mem_ctrls1.avgGap                    302130.61                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2816                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     61393664                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     24118464                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 13950.648175106171                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 304148226.791435182095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 119484448.078112170100                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           44                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       959276                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       376882                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1645484                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  33816208626                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4712795361268                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     37397.36                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35251.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  12504697.39                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   77.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy           904116780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           480545670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         3034642800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         712362960                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    15933927360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     76969312170                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     12695818080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      110730725820                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       548.567258                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  32286826279                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   6740240000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 162827354007                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1197992040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           636747870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         3814902000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1254799260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    15933927360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     80410168470                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      9798238560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      113046775560                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       560.041120                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  24733878421                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   6740240000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 170380301865                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       954144                       # number of demand (read+write) misses
system.l2.demand_misses::total                 954182                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       954144                       # number of overall misses
system.l2.overall_misses::total                954182                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3427740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  81445541850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      81448969590                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3427740                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  81445541850                       # number of overall miss cycles
system.l2.overall_miss_latency::total     81448969590                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       954144                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               954183                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       954144                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              954183                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999999                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999999                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 90203.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85359.800879                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85359.993785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 90203.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85359.800879                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85359.993785                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              378401                       # number of writebacks
system.l2.writebacks::total                    378401                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       954144                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            954182                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       954144                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           954182                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3102050                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  73297090153                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73300192203                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3102050                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  73297090153                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73300192203                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999999                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999999                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 81632.894737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76819.735965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76819.927648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 81632.894737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76819.735965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76819.927648                       # average overall mshr miss latency
system.l2.replacements                        1332620                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       378399                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           378399                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       378399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       378399                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       575740                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        575740                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data        42828                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               42828                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3594391965                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3594391965                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        42828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             42828                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83926.215677                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83926.215677                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        42828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          42828                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   3228340877                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3228340877                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75379.211661                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75379.211661                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3427740                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3427740                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 90203.684211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90203.684211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3102050                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3102050                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 81632.894737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81632.894737                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data       911316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          911316                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  77851149885                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  77851149885                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       911316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        911316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85427.173324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85427.173324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       911316                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       911316                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  70068749276                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70068749276                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76887.434519                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76887.434519                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           32                       # Cycle average of tags in use
system.l2.tags.total_refs                     1332653                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1332652                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000001                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.346003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000687                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    22.653142                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.292063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.707911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31866396                       # Number of tag accesses
system.l2.tags.data_accesses                 31866396                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939543265869                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   201854420286                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     40897660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2042997348                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099688                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     40897660                       # number of overall hits
system.cpu.icache.overall_hits::total      2042997348                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          796                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            851                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          796                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.cpu.icache.overall_misses::total           851                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4553640                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4553640                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4553640                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4553640                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     40897715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2042998199                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     40897715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2042998199                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82793.454545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5350.928320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82793.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5350.928320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           61                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          211                       # number of writebacks
system.cpu.icache.writebacks::total               211                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3487371                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3487371                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3487371                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3487371                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 89419.769231                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89419.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 89419.769231                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89419.769231                       # average overall mshr miss latency
system.cpu.icache.replacements                    211                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     40897660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2042997348                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          796                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           55                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           851                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4553640                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4553640                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     40897715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2042998199                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82793.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5350.928320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3487371                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3487371                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 89419.769231                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89419.769231                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.655853                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2042998183                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               835                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2446704.410778                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   617.121234                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     6.534619                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.988976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.010472                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       79676930596                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      79676930596                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721718997                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    147033415                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        868752412                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721718997                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    147033415                       # number of overall hits
system.cpu.dcache.overall_hits::total       868752412                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7506327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3546768                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11053095                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7506327                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3546768                       # number of overall misses
system.cpu.dcache.overall_misses::total      11053095                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 287606535057                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 287606535057                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 287606535057                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 287606535057                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729225324                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    150580183                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    879805507                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729225324                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    150580183                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    879805507                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010294                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023554                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010294                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.023554                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012563                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81089.751305                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26020.452648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81089.751305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26020.452648                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      7302713                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           41381                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    69.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   176.475025                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5468552                       # number of writebacks
system.cpu.dcache.writebacks::total           5468552                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2592632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2592632                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2592632                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2592632                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       954136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       954136                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       954136                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       954136                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  82638521721                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  82638521721                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  82638521721                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  82638521721                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006336                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001084                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006336                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001084                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86610.841349                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86610.841349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86610.841349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86610.841349                       # average overall mshr miss latency
system.cpu.dcache.replacements                8460260                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442229653                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     91289974                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       533519627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3791293                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3502730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7294023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 283829046315                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 283829046315                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    446020946                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     94792704                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    540813650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008500                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.036951                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013487                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81030.809202                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38912.551594                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2548618                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2548618                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       954112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       954112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  82636361244                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  82636361244                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001764                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86610.755597                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86610.755597                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279489344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     55743441                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      335232785                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715034                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        44038                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3759072                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3777488742                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3777488742                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283204378                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     55787479                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    338991857                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000789                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 85777.935919                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1004.899279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        44014                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        44014                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           24                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      2160477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2160477                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90019.875000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90019.875000                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20101444                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      4594691                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     24696135                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           46                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1305627                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1305627                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20101490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      4594707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     24696197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 81601.687500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 21058.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       582966                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       582966                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 72870.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72870.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20101490                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      4594685                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     24696175                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20101490                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      4594685                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     24696175                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1141397686155                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.998796                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           926605238                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8460516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            109.521126                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   219.572199                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    36.426597                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.857704                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.142291                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       29742792644                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      29742792644                       # Number of data accesses

---------- End Simulation Statistics   ----------
