Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Jul  7 22:57:32 2023
| Host         : DESKTOP-AJV8A0J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file switch_led_timing_summary_routed.rpt -pb switch_led_timing_summary_routed.pb -rpx switch_led_timing_summary_routed.rpx -warn_on_violation
| Design       : switch_led
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   12          inf        0.000                      0                   12        3.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                         3.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y110  led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y119  led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y115  led_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  led_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  led_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y119  led_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y119  led_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  led_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  led_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y110  led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  led_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y103  led_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y119  led_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y119  led_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  led_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y115  led_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.648ns  (logic 3.946ns (59.358%)  route 2.702ns (40.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           2.050     6.148    clk_IBUF_BUFG
    SLICE_X113Y115       FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.456     6.604 r  led_reg[3]/Q
                         net (fo=1, routed)           2.702     9.306    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.490    12.796 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.796    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.419ns  (logic 3.956ns (61.635%)  route 2.463ns (38.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           2.045     6.143    clk_IBUF_BUFG
    SLICE_X113Y119       FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDCE (Prop_fdce_C_Q)         0.456     6.599 r  led_reg[2]/Q
                         net (fo=1, routed)           2.463     9.061    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.562 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.562    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.907ns  (logic 4.037ns (68.343%)  route 1.870ns (31.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           2.055     6.153    clk_IBUF_BUFG
    SLICE_X113Y110       FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDCE (Prop_fdce_C_Q)         0.456     6.609 r  led_reg[0]/Q
                         net (fo=1, routed)           1.870     8.479    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.581    12.060 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.060    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.704ns  (logic 4.039ns (70.805%)  route 1.665ns (29.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           2.057     6.155    clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDCE (Prop_fdce_C_Q)         0.456     6.611 r  led_reg[1]/Q
                         net (fo=1, routed)           1.665     8.276    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.583    11.859 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.859    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.424ns (81.081%)  route 0.332ns (18.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.718     1.828    clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDCE (Prop_fdce_C_Q)         0.141     1.969 r  led_reg[1]/Q
                         net (fo=1, routed)           0.332     2.302    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.585 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.585    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.422ns (77.287%)  route 0.418ns (22.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.716     1.826    clk_IBUF_BUFG
    SLICE_X113Y110       FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y110       FDCE (Prop_fdce_C_Q)         0.141     1.967 r  led_reg[0]/Q
                         net (fo=1, routed)           0.418     2.385    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.281     3.667 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.667    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.342ns (66.326%)  route 0.682ns (33.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.710     1.820    clk_IBUF_BUFG
    SLICE_X113Y119       FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y119       FDCE (Prop_fdce_C_Q)         0.141     1.961 r  led_reg[2]/Q
                         net (fo=1, routed)           0.682     2.643    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.845 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.845    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.135ns  (logic 1.332ns (62.398%)  route 0.803ns (37.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.714     1.824    clk_IBUF_BUFG
    SLICE_X113Y115       FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y115       FDCE (Prop_fdce_C_Q)         0.141     1.965 r  led_reg[3]/Q
                         net (fo=1, routed)           0.803     2.768    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.960 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.960    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.632ns  (logic 1.480ns (40.744%)  route 2.152ns (59.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           2.152     3.632    switch_IBUF[1]
    SLICE_X113Y103       FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.860     5.648    clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  led_reg[1]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.407ns  (logic 1.531ns (44.951%)  route 1.875ns (55.049%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           1.875     3.407    switch_IBUF[2]
    SLICE_X113Y119       FDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.849     5.637    clk_IBUF_BUFG
    SLICE_X113Y119       FDCE                                         r  led_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.355ns  (logic 1.489ns (44.379%)  route 1.866ns (55.621%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.866     3.355    rst_IBUF
    SLICE_X113Y103       FDCE                                         f  led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.860     5.648    clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  led_reg[1]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.337ns  (logic 1.530ns (45.861%)  route 1.806ns (54.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           1.806     3.337    switch_IBUF[3]
    SLICE_X113Y115       FDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.854     5.642    clk_IBUF_BUFG
    SLICE_X113Y115       FDCE                                         r  led_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.149ns  (logic 1.489ns (47.278%)  route 1.660ns (52.722%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.660     3.149    rst_IBUF
    SLICE_X113Y110       FDCE                                         f  led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.858     5.646    clk_IBUF_BUFG
    SLICE_X113Y110       FDCE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.934ns  (logic 1.489ns (50.746%)  route 1.445ns (49.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.445     2.934    rst_IBUF
    SLICE_X113Y115       FDCE                                         f  led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.854     5.642    clk_IBUF_BUFG
    SLICE_X113Y115       FDCE                                         r  led_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.634ns  (logic 1.489ns (56.528%)  route 1.145ns (43.472%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  rst_IBUF_inst/O
                         net (fo=4, routed)           1.145     2.634    rst_IBUF
    SLICE_X113Y119       FDCE                                         f  led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.849     5.637    clk_IBUF_BUFG
    SLICE_X113Y119       FDCE                                         r  led_reg[2]/C

Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.364ns  (logic 1.468ns (62.080%)  route 0.896ns (37.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.646ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           0.896     2.364    switch_IBUF[0]
    SLICE_X113Y110       FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.697    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.788 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.858     5.646    clk_IBUF_BUFG
    SLICE_X113Y110       FDCE                                         r  led_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch[0]
                            (input port)
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic 0.236ns (41.468%)  route 0.332ns (58.532%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  switch[0] (IN)
                         net (fo=0)                   0.000     0.000    switch[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  switch_IBUF[0]_inst/O
                         net (fo=1, routed)           0.332     0.568    switch_IBUF[0]
    SLICE_X113Y110       FDCE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.992     2.359    clk_IBUF_BUFG
    SLICE_X113Y110       FDCE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[2]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.257ns (34.981%)  route 0.477ns (65.019%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.477     0.734    rst_IBUF
    SLICE_X113Y119       FDCE                                         f  led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.984     2.351    clk_IBUF_BUFG
    SLICE_X113Y119       FDCE                                         r  led_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[3]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.257ns (29.643%)  route 0.609ns (70.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.609     0.866    rst_IBUF
    SLICE_X113Y115       FDCE                                         f  led_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.988     2.355    clk_IBUF_BUFG
    SLICE_X113Y115       FDCE                                         r  led_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[0]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.257ns (26.761%)  route 0.702ns (73.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.702     0.959    rst_IBUF
    SLICE_X113Y110       FDCE                                         f  led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.992     2.359    clk_IBUF_BUFG
    SLICE_X113Y110       FDCE                                         r  led_reg[0]/C

Slack:                    inf
  Source:                 switch[3]
                            (input port)
  Destination:            led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.992ns  (logic 0.297ns (29.993%)  route 0.694ns (70.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  switch[3] (IN)
                         net (fo=0)                   0.000     0.000    switch[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  switch_IBUF[3]_inst/O
                         net (fo=1, routed)           0.694     0.992    switch_IBUF[3]
    SLICE_X113Y115       FDCE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.988     2.355    clk_IBUF_BUFG
    SLICE_X113Y115       FDCE                                         r  led_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            led_reg[1]/CLR
                            (removal check against rising-edge clock clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.257ns (24.472%)  route 0.792ns (75.528%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  rst_IBUF_inst/O
                         net (fo=4, routed)           0.792     1.049    rst_IBUF
    SLICE_X113Y103       FDCE                                         f  led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.994     2.361    clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  led_reg[1]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.299ns (28.207%)  route 0.760ns (71.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  switch_IBUF[2]_inst/O
                         net (fo=1, routed)           0.760     1.059    switch_IBUF[2]
    SLICE_X113Y119       FDCE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.984     2.351    clk_IBUF_BUFG
    SLICE_X113Y119       FDCE                                         r  led_reg[2]/C

Slack:                    inf
  Source:                 switch[1]
                            (input port)
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.248ns (23.167%)  route 0.821ns (76.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  switch[1] (IN)
                         net (fo=0)                   0.000     0.000    switch[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  switch_IBUF[1]_inst/O
                         net (fo=1, routed)           0.821     1.069    switch_IBUF[1]
    SLICE_X113Y103       FDCE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.994     2.361    clk_IBUF_BUFG
    SLICE_X113Y103       FDCE                                         r  led_reg[1]/C





