// Seed: 703792764
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input logic id_3,
    output logic id_4
);
  specify
    (id_5 => id_6) = (1  : id_6  : id_3, id_3  : id_6  : 1'd0);
    (id_7 => id_8) = (1);
    specparam id_9 = id_5 == id_7;
  endspecify
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output id_8;
  output id_7;
  inout id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  output id_1;
  type_0 id_9 (
      .id_0 (id_6),
      .id_1 (1),
      .id_2 (id_2),
      .id_3 (SystemTFIdentifier),
      .id_4 (id_0),
      .id_5 (1'd0),
      .id_6 (id_0),
      .id_7 (1),
      .id_8 (id_7),
      .id_9 (id_4),
      .id_10(1),
      .id_11(1)
  );
  initial id_5 = 1 & id_6;
  logic id_10;
  logic id_11;
endprogram
