
---------- Begin Simulation Statistics ----------
host_inst_rate                                 973873                       # Simulator instruction rate (inst/s)
host_mem_usage                                 387552                       # Number of bytes of host memory used
host_seconds                                   180.42                       # Real time elapsed on the host
host_tick_rate                            13289925740                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   175709676                       # Number of instructions simulated
sim_seconds                                  2.397819                       # Number of seconds simulated
sim_ticks                                2397819010000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0       164278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       164278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 10115.496873                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  7115.496873                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0       149888                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       149888                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency    145562000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.087595                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        14390                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        14390                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency    102392000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.087595                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        14390                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0      10571468                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     10571468                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 18047.322527                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 15047.320372                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0           9179129                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       9179129                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency  25127991000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.131707                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0         1392339                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1392339                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency  20950971000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.131707                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses       1392339                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency    662054000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0       123257                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       123257                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 34449.300943                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 31548.795826                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0       101728                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total       101728                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency    741659000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.174668                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        21529                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        21529                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency    677258000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.174165                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        21467                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0      4665382                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      4665382                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 52652.676925                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 49652.676925                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0          4434296                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      4434296                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency  12167296500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.049532                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0         231086                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       231086                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency  11474038500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.049532                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses       231086                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency   1751813500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                 9.027236                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0       15236850                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     15236850                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 22973.212498                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 19973.210650                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0           13613425                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       13613425                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency   37295287500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.106546                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0          1623425                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1623425                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency  32425009500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.106546                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses        1623425                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.964999                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.000029                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          988.158690                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1           -0.029361                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0      15236850                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     15236850                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 22973.212498                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 19973.210650                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0          13613425                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total      13613425                       # number of overall hits
system.cpu00.dcache.overall_miss_latency  37295287500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.106546                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0         1623425                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1623425                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency  32425009500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.106546                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses       1623425                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency   2413867500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements              1529132                       # number of replacements
system.cpu00.dcache.sampled_refs              1529132                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              988.129328                       # Cycle average of tags in use
system.cpu00.dcache.total_refs               13803835                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle            131345000                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                 222950                       # number of writebacks
system.cpu00.dtb.data_accesses                   1550                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                   15523184                       # DTB hits
system.cpu00.dtb.data_misses                       46                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                   1042                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                   10730759                       # DTB read hits
system.cpu00.dtb.read_misses                       44                       # DTB read misses
system.cpu00.dtb.write_accesses                   508                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                   4792425                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0      62034542                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     62034542                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 14980.484448                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 11975.901220                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0          61528894                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      61528894                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency   7574852000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.008151                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0          505648                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       505648                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency   6055590500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.008151                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses        505648                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               121.576493                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0       62034542                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     62034542                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 14980.484448                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 11975.901220                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0           61528894                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       61528894                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency    7574852000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.008151                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0           505648                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       505648                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency   6055590500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.008151                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses         505648                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                 0.997879                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0          510.913862                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0      62034542                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     62034542                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 14980.484448                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 11975.901220                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0          61528894                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total      61528894                       # number of overall hits
system.cpu00.icache.overall_miss_latency   7574852000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.008151                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0          505648                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total       505648                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency   6055590500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.008151                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses        505648                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements               505134                       # number of replacements
system.cpu00.icache.sampled_refs               505134                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse              510.913862                       # Cycle average of tags in use
system.cpu00.icache.total_refs               61412420                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle          24192609000                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.948450                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               1537641                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   1537617                       # ITB hits
system.cpu00.itb.fetch_misses                      24                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu00.kern.callpal::wripir                1859      1.33%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrmces                   1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrfen                    1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::wrvptptr                 1      0.00%      1.34% # number of callpals executed
system.cpu00.kern.callpal::swpctx                2049      1.47%      2.81% # number of callpals executed
system.cpu00.kern.callpal::tbi                      1      0.00%      2.81% # number of callpals executed
system.cpu00.kern.callpal::wrent                    7      0.01%      2.81% # number of callpals executed
system.cpu00.kern.callpal::swpipl              126687     90.96%     93.77% # number of callpals executed
system.cpu00.kern.callpal::rdps                  5206      3.74%     97.51% # number of callpals executed
system.cpu00.kern.callpal::wrkgp                    1      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::rdusp                    2      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::whami                    2      0.00%     97.51% # number of callpals executed
system.cpu00.kern.callpal::rti                   3457      2.48%    100.00% # number of callpals executed
system.cpu00.kern.callpal::callsys                  4      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               139281                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                   142634                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                   7313                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                  51717     38.76%     38.76% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    14      0.01%     38.77% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                  2439      1.83%     40.60% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   829      0.62%     41.22% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 78427     58.78%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total             133426                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                   51536     48.84%     48.84% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     14      0.01%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                   2439      2.31%     51.16% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    829      0.79%     51.95% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                  50708     48.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total              105526                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           2348385551500     97.95%     97.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               6750000      0.00%     97.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22             994092000      0.04%     97.99% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30             644984500      0.03%     98.02% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31           47433481000      1.98%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       2397464859000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                0.996500                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.646563                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 5                      
system.cpu00.kern.mode_good::user                   5                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel            5337                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 5                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.000937                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     2367987280000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user           16497000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                   2050                       # number of times the context was actually changed
system.cpu00.kern.syscall::3                        1     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::45                       1     33.33%     66.67% # number of syscalls executed
system.cpu00.kern.syscall::71                       1     33.33%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    3                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.051550                       # Percentage of non-idle cycles
system.cpu00.numCycles                     4794929746                       # number of cpu cycles simulated
system.cpu00.num_insts                       62034496                       # Number of instructions executed
system.cpu00.num_refs                        15596939                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0        54112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total        54112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0  7075.394361                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  4075.394361                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0        38010                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total        38010                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency    113928000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.297568                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0        16102                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total        16102                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency     65622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.297568                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses        16102                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0       4638571                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      4638571                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0  8217.018986                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency  5217.018986                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu01.dcache.ReadReq_hits::0           4403557                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       4403557                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency   1931114500                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.050665                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0          235014                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       235014                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency   1226072500                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.050665                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses        235014                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_uncacheable_latency       524000                       # number of ReadReq MSHR uncacheable cycles
system.cpu01.dcache.StoreCondReq_accesses::0        50217                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total        50217                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 21570.259466                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 18635.534877                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0        23701                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total        23701                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency    571957000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.528028                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0        26516                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        26516                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency    492649000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.526435                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses        26436                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0      2416655                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      2416655                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 44186.951417                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 41186.951417                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0          2294864                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2294864                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency   5381573000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.050397                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0         121791                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total       121791                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency   5016200000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.050397                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses       121791                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency   1036623500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                28.981595                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0        7055226                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7055226                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 20494.913188                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 17494.913188                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0            6698421                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        6698421                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency    7312687500                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.050573                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0           356805                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       356805                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency   6242272500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.050573                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses         356805                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.570046                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          583.726679                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0       7055226                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7055226                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 20494.913188                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 17494.913188                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0           6698421                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total       6698421                       # number of overall hits
system.cpu01.dcache.overall_miss_latency   7312687500                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.050573                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0          356805                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total       356805                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency   6242272500                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.050573                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses        356805                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency   1037147500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements               218577                       # number of replacements
system.cpu01.dcache.sampled_refs               218577                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              583.726679                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                6334710                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                  53998                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                    7139580                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                    4677023                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                   2462557                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0      23444724                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total     23444724                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 14423.661075                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 11421.993154                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0          23226788                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total      23226788                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency   3143435000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.009296                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0          217936                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       217936                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency   2489263500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.009296                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses        217936                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                71.178794                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0       23444724                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total     23444724                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 14423.661075                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 11421.993154                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0           23226788                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total       23226788                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency    3143435000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.009296                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0           217936                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       217936                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency   2489263500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.009296                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses         217936                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.965143                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          494.153350                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0      23444724                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total     23444724                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 14423.661075                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 11421.993154                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0          23226788                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total      23226788                       # number of overall hits
system.cpu01.icache.overall_miss_latency   3143435000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.009296                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0          217936                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total       217936                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency   2489263500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.009296                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses        217936                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements               217434                       # number of replacements
system.cpu01.icache.sampled_refs               217434                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              494.153350                       # Cycle average of tags in use
system.cpu01.icache.total_refs               15476690                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.982409                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               1102890                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   1102890                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu01.kern.callpal::wripir                1546      1.91%      1.92% # number of callpals executed
system.cpu01.kern.callpal::wrmces                   1      0.00%      1.92% # number of callpals executed
system.cpu01.kern.callpal::wrfen                    1      0.00%      1.92% # number of callpals executed
system.cpu01.kern.callpal::swpctx                3132      3.88%      5.80% # number of callpals executed
system.cpu01.kern.callpal::wrent                    7      0.01%      5.81% # number of callpals executed
system.cpu01.kern.callpal::swpipl               66314     82.13%     87.93% # number of callpals executed
system.cpu01.kern.callpal::rdps                  4862      6.02%     93.96% # number of callpals executed
system.cpu01.kern.callpal::wrkgp                    1      0.00%     93.96% # number of callpals executed
system.cpu01.kern.callpal::whami                    3      0.00%     93.96% # number of callpals executed
system.cpu01.kern.callpal::rti                   4876      6.04%    100.00% # number of callpals executed
system.cpu01.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                80745                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                    84819                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                   4157                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                  28276     37.57%     37.57% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                  2431      3.23%     40.80% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                  1641      2.18%     42.98% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                 42915     57.02%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              75263                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                   27472     47.88%     47.88% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                   2431      4.24%     52.12% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                   1641      2.86%     54.98% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                  25831     45.02%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total               57375                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           2348464317500     97.96%     97.96% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22             981992500      0.04%     98.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30             996749000      0.04%     98.04% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31           47020568000      1.96%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       2397463627000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.971566                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.601911                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel              1564                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                1564                      
system.cpu01.kern.mode_switch::kernel            1593                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle              5614                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     0.981795                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.278589                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel      32217928000      1.37%      1.37% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0      0.00%      1.37% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       2324810499000     98.63%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                   3133                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.017591                       # Percentage of non-idle cycles
system.cpu01.numCycles                     4794927282                       # number of cpu cycles simulated
system.cpu01.num_insts                       23444724                       # Number of instructions executed
system.cpu01.num_refs                         7175081                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0       105272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       105272                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0  8645.616486                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency  5645.616486                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0        90957                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        90957                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency    123762000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.135981                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0        14315                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total        14315                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency     80817000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.135981                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses        14315                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       4734136                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      4734136                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 13408.957561                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 10408.881333                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu02.dcache.ReadReq_hits::0           4517682                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4517682                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency   2902422500                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.045722                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0          216454                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       216454                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency   2253044000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.045722                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses        216454                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency    379318000                       # number of ReadReq MSHR uncacheable cycles
system.cpu02.dcache.StoreCondReq_accesses::0        77593                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        77593                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 24626.735551                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 21698.510363                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0        52817                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        52817                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency    610152000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.319307                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0        24776                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        24776                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency    536040000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.318379                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses        24704                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0      2720779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2720779                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 36093.409760                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 33093.409760                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0          2595867                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2595867                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency   4508500000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.045910                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0         124912                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       124912                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency   4133764000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.045910                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses       124912                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency   1349680000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                28.825285                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        7454915                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7454915                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 21709.609334                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 18709.560999                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            7113549                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7113549                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency    7410922500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.045791                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0           341366                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       341366                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency   6386808000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.045791                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses         341366                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.930420                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          952.750556                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       7454915                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7454915                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 21709.609334                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 18709.560999                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           7113549                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7113549                       # number of overall hits
system.cpu02.dcache.overall_miss_latency   7410922500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.045791                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0          341366                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total       341366                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency   6386808000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.045791                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses        341366                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency   1728998000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements               253790                       # number of replacements
system.cpu02.dcache.sampled_refs               253790                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              952.750556                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                7315569                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle         2354739828000                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                 115016                       # number of writebacks
system.cpu02.dtb.data_accesses                 549122                       # DTB accesses
system.cpu02.dtb.data_acv                          56                       # DTB access violations
system.cpu02.dtb.data_hits                    7633527                       # DTB hits
system.cpu02.dtb.data_misses                     4627                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                 410715                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    4831490                       # DTB read hits
system.cpu02.dtb.read_misses                     4190                       # DTB read misses
system.cpu02.dtb.write_accesses                138407                       # DTB write accesses
system.cpu02.dtb.write_acv                         56                       # DTB write access violations
system.cpu02.dtb.write_hits                   2802037                       # DTB write hits
system.cpu02.dtb.write_misses                     437                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0      24966796                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total     24966796                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 15124.213585                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 12122.239488                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0          24516970                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total      24516970                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency   6803264500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.018017                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0          449826                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       449826                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency   5452898500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.018017                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses        449826                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                54.477163                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0       24966796                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total     24966796                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 15124.213585                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 12122.239488                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0           24516970                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total       24516970                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency    6803264500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.018017                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0           449826                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       449826                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency   5452898500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.018017                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses         449826                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                 0.971934                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0          497.630045                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0      24966796                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total     24966796                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 15124.213585                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 12122.239488                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0          24516970                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total      24516970                       # number of overall hits
system.cpu02.icache.overall_miss_latency   6803264500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.018017                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0          449826                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total       449826                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency   5452898500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.018017                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses        449826                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements               449211                       # number of replacements
system.cpu02.icache.sampled_refs               449211                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse              497.630045                       # Cycle average of tags in use
system.cpu02.icache.total_refs               24471741                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle         2352480895000                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.979782                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               2683289                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   2680912                       # ITB hits
system.cpu02.itb.fetch_misses                    2377                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu02.kern.callpal::wripir                 862      0.79%      0.80% # number of callpals executed
system.cpu02.kern.callpal::wrmces                   1      0.00%      0.80% # number of callpals executed
system.cpu02.kern.callpal::wrfen                    1      0.00%      0.80% # number of callpals executed
system.cpu02.kern.callpal::swpctx                1804      1.66%      2.46% # number of callpals executed
system.cpu02.kern.callpal::tbi                     12      0.01%      2.47% # number of callpals executed
system.cpu02.kern.callpal::wrent                    7      0.01%      2.48% # number of callpals executed
system.cpu02.kern.callpal::swpipl               94917     87.54%     90.01% # number of callpals executed
system.cpu02.kern.callpal::rdps                  5863      5.41%     95.42% # number of callpals executed
system.cpu02.kern.callpal::wrkgp                    1      0.00%     95.42% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    2      0.00%     95.42% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    6      0.01%     95.43% # number of callpals executed
system.cpu02.kern.callpal::whami                    3      0.00%     95.43% # number of callpals executed
system.cpu02.kern.callpal::rti                   4636      4.28%     99.71% # number of callpals executed
system.cpu02.kern.callpal::callsys                210      0.19%     99.90% # number of callpals executed
system.cpu02.kern.callpal::imb                    106      0.10%    100.00% # number of callpals executed
system.cpu02.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               108433                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                   118898                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                   4548                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                  35207     34.20%     34.20% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                   234      0.23%     34.42% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                  2430      2.36%     36.78% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   740      0.72%     37.50% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                 64346     62.50%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total             102957                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                   34569     48.14%     48.14% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                    234      0.33%     48.47% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                   2430      3.38%     51.85% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    740      1.03%     52.88% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                  33831     47.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               71804                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           2347873440000     97.93%     97.93% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21             121418000      0.01%     97.94% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22             969559000      0.04%     97.98% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30             510020500      0.02%     98.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31           47989161500      2.00%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       2397463599000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.981879                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.525767                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel               598                      
system.cpu02.kern.mode_good::user                 598                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel            5813                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               598                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.102873                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel     2388893108000     99.88%     99.88% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         2803379000      0.12%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                   1805                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        6      4.80%      4.80% # number of syscalls executed
system.cpu02.kern.syscall::3                       12      9.60%     14.40% # number of syscalls executed
system.cpu02.kern.syscall::4                        4      3.20%     17.60% # number of syscalls executed
system.cpu02.kern.syscall::6                       12      9.60%     27.20% # number of syscalls executed
system.cpu02.kern.syscall::17                       8      6.40%     33.60% # number of syscalls executed
system.cpu02.kern.syscall::19                       7      5.60%     39.20% # number of syscalls executed
system.cpu02.kern.syscall::20                       3      2.40%     41.60% # number of syscalls executed
system.cpu02.kern.syscall::23                       1      0.80%     42.40% # number of syscalls executed
system.cpu02.kern.syscall::24                       3      2.40%     44.80% # number of syscalls executed
system.cpu02.kern.syscall::33                       6      4.80%     49.60% # number of syscalls executed
system.cpu02.kern.syscall::45                      20     16.00%     65.60% # number of syscalls executed
system.cpu02.kern.syscall::47                       3      2.40%     68.00% # number of syscalls executed
system.cpu02.kern.syscall::48                       3      2.40%     70.40% # number of syscalls executed
system.cpu02.kern.syscall::54                       3      2.40%     72.80% # number of syscalls executed
system.cpu02.kern.syscall::58                       1      0.80%     73.60% # number of syscalls executed
system.cpu02.kern.syscall::71                      16     12.80%     86.40% # number of syscalls executed
system.cpu02.kern.syscall::73                       3      2.40%     88.80% # number of syscalls executed
system.cpu02.kern.syscall::74                       4      3.20%     92.00% # number of syscalls executed
system.cpu02.kern.syscall::87                       1      0.80%     92.80% # number of syscalls executed
system.cpu02.kern.syscall::90                       1      0.80%     93.60% # number of syscalls executed
system.cpu02.kern.syscall::92                       4      3.20%     96.80% # number of syscalls executed
system.cpu02.kern.syscall::97                       1      0.80%     97.60% # number of syscalls executed
system.cpu02.kern.syscall::98                       1      0.80%     98.40% # number of syscalls executed
system.cpu02.kern.syscall::132                      1      0.80%     99.20% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.80%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  125                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.020218                       # Percentage of non-idle cycles
system.cpu02.numCycles                     4794927226                       # number of cpu cycles simulated
system.cpu02.num_insts                       24962113                       # Number of instructions executed
system.cpu02.num_refs                         7669193                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        37986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        37986                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 10310.856865                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  7310.856865                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        33878                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        33878                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency     42357000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.108145                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         4108                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         4108                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency     30033000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.108145                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         4108                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1756025                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1756025                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 12933.760404                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency  9933.665984                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu03.dcache.ReadReq_hits::0           1687184                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1687184                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency    890373000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.039203                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           68841                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        68841                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency    683843500                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.039203                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         68841                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency     28284500                       # number of ReadReq MSHR uncacheable cycles
system.cpu03.dcache.StoreCondReq_accesses::0        25754                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        25754                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 25855.824176                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 23330.349150                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0        18929                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        18929                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency    176466000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.265007                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         6825                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         6825                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency    156360000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.260231                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         6702                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       980438                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       980438                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 38731.708754                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 35731.708754                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           946501                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       946501                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency   1314438000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.034614                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0          33937                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        33937                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency   1212627000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.034614                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses        33937                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency    761708000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                38.603135                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        2736463                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      2736463                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 21452.168752                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 18452.105509                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            2633685                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        2633685                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency    2204811000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.037559                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0           102778                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       102778                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency   1896470500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.037559                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses         102778                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.872419                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          893.356558                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       2736463                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      2736463                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 21452.168752                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 18452.105509                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           2633685                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       2633685                       # number of overall hits
system.cpu03.dcache.overall_miss_latency   2204811000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.037559                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0          102778                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total       102778                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency   1896470500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.037559                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses        102778                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency    789992500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                67935                       # number of replacements
system.cpu03.dcache.sampled_refs                67935                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              893.356558                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                2622504                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle         2367404344000                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                  27849                       # number of writebacks
system.cpu03.dtb.data_accesses                  37734                       # DTB accesses
system.cpu03.dtb.data_acv                         125                       # DTB access violations
system.cpu03.dtb.data_hits                    2797084                       # DTB hits
system.cpu03.dtb.data_misses                     2692                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                  25874                       # DTB read accesses
system.cpu03.dtb.read_acv                          72                       # DTB read access violations
system.cpu03.dtb.read_hits                    1788889                       # DTB read hits
system.cpu03.dtb.read_misses                     2430                       # DTB read misses
system.cpu03.dtb.write_accesses                 11860                       # DTB write accesses
system.cpu03.dtb.write_acv                         53                       # DTB write access violations
system.cpu03.dtb.write_hits                   1008195                       # DTB write hits
system.cpu03.dtb.write_misses                     262                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       8511410                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      8511410                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 15421.093166                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 12419.899196                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           8401692                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       8401692                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency   1691971500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.012891                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0          109718                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       109718                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency   1362686500                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.012891                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses        109718                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                76.427650                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        8511410                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      8511410                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 15421.093166                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 12419.899196                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            8401692                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        8401692                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency    1691971500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.012891                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0           109718                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       109718                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency   1362686500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.012891                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses         109718                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                 0.967155                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0          495.183208                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       8511410                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      8511410                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 15421.093166                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 12419.899196                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           8401692                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       8401692                       # number of overall hits
system.cpu03.icache.overall_miss_latency   1691971500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.012891                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0          109718                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total       109718                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency   1362686500                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.012891                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses        109718                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements               109192                       # number of replacements
system.cpu03.icache.sampled_refs               109192                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse              495.183208                       # Cycle average of tags in use
system.cpu03.icache.total_refs                8345288                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle         2359759480000                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.993326                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                880243                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                    879257                       # ITB hits
system.cpu03.itb.fetch_misses                     986                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu03.kern.callpal::wripir                 136      0.24%      0.25% # number of callpals executed
system.cpu03.kern.callpal::wrmces                   1      0.00%      0.25% # number of callpals executed
system.cpu03.kern.callpal::wrfen                    1      0.00%      0.25% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 721      1.29%      1.54% # number of callpals executed
system.cpu03.kern.callpal::tbi                     29      0.05%      1.59% # number of callpals executed
system.cpu03.kern.callpal::wrent                    7      0.01%      1.61% # number of callpals executed
system.cpu03.kern.callpal::swpipl               46369     83.06%     84.67% # number of callpals executed
system.cpu03.kern.callpal::rdps                  5120      9.17%     93.84% # number of callpals executed
system.cpu03.kern.callpal::wrkgp                    1      0.00%     93.84% # number of callpals executed
system.cpu03.kern.callpal::wrusp                    1      0.00%     93.84% # number of callpals executed
system.cpu03.kern.callpal::rdusp                    1      0.00%     93.85% # number of callpals executed
system.cpu03.kern.callpal::whami                    3      0.01%     93.85% # number of callpals executed
system.cpu03.kern.callpal::rti                   3303      5.92%     99.77% # number of callpals executed
system.cpu03.kern.callpal::callsys                106      0.19%     99.96% # number of callpals executed
system.cpu03.kern.callpal::imb                     22      0.04%    100.00% # number of callpals executed
system.cpu03.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                55823                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                    62307                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                   2946                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                  16137     30.82%     30.82% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                  2430      4.64%     35.47% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   249      0.48%     35.94% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                 33536     64.06%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              52352                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                   16001     46.47%     46.47% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                   2430      7.06%     53.53% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    249      0.72%     54.25% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                  15752     45.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total               34432                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           2363029110500     98.56%     98.56% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22             951606500      0.04%     98.60% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30             165576000      0.01%     98.61% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31           33317150000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       2397463443000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                0.991572                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.469704                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel               488                      
system.cpu03.kern.mode_good::user                 488                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel            3894                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               488                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.125321                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel     2391465544000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user          357051000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    722                       # number of times the context was actually changed
system.cpu03.kern.syscall::2                        1      1.61%      1.61% # number of syscalls executed
system.cpu03.kern.syscall::3                        3      4.84%      6.45% # number of syscalls executed
system.cpu03.kern.syscall::6                       15     24.19%     30.65% # number of syscalls executed
system.cpu03.kern.syscall::12                       1      1.61%     32.26% # number of syscalls executed
system.cpu03.kern.syscall::17                       1      1.61%     33.87% # number of syscalls executed
system.cpu03.kern.syscall::33                       1      1.61%     35.48% # number of syscalls executed
system.cpu03.kern.syscall::41                       2      3.23%     38.71% # number of syscalls executed
system.cpu03.kern.syscall::45                      10     16.13%     54.84% # number of syscalls executed
system.cpu03.kern.syscall::48                       5      8.06%     62.90% # number of syscalls executed
system.cpu03.kern.syscall::54                       6      9.68%     72.58% # number of syscalls executed
system.cpu03.kern.syscall::59                       4      6.45%     79.03% # number of syscalls executed
system.cpu03.kern.syscall::71                       6      9.68%     88.71% # number of syscalls executed
system.cpu03.kern.syscall::74                       2      3.23%     91.94% # number of syscalls executed
system.cpu03.kern.syscall::90                       1      1.61%     93.55% # number of syscalls executed
system.cpu03.kern.syscall::92                       2      3.23%     96.77% # number of syscalls executed
system.cpu03.kern.syscall::147                      2      3.23%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                   62                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.006674                       # Percentage of non-idle cycles
system.cpu03.numCycles                     4794926914                       # number of cpu cycles simulated
system.cpu03.num_insts                        8508593                       # Number of instructions executed
system.cpu03.num_refs                         2813011                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        24036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        24036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 18579.104478                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 15579.104478                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0        22696                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total        22696                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency     24896000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.055750                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0         1340                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         1340                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency     20876000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.055750                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses         1340                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1412492                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1412492                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 18980.575817                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 15980.575817                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu04.dcache.ReadReq_hits::0           1363275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1363275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency    934167000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.034844                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           49217                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        49217                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency    786516000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.034844                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         49217                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_uncacheable_latency     10545000                       # number of ReadReq MSHR uncacheable cycles
system.cpu04.dcache.StoreCondReq_accesses::0        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        14631                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 42586.484312                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 41784.263959                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0        12145                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total        12145                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency    105870000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.169913                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0         2486                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         2486                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     98778000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.161575                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         2364                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       762904                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       762904                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 53329.929768                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 50329.929768                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           744394                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       744394                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    987137000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.024263                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          18510                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        18510                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency    931607000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.024263                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        18510                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency    657636500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                42.251454                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        2175396                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      2175396                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 28368.361215                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 25368.361215                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            2107669                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        2107669                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency    1921304000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.031133                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            67727                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        67727                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency   1718123000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.031133                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          67727                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.474055                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          485.432190                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       2175396                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      2175396                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 28368.361215                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 25368.361215                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           2107669                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       2107669                       # number of overall hits
system.cpu04.dcache.overall_miss_latency   1921304000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.031133                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           67727                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        67727                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency   1718123000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.031133                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         67727                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency    668181500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                49850                       # number of replacements
system.cpu04.dcache.sampled_refs                49850                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              485.432190                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                2106235                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle         2368857052000                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                  17994                       # number of writebacks
system.cpu04.dtb.data_accesses                 303707                       # DTB accesses
system.cpu04.dtb.data_acv                          51                       # DTB access violations
system.cpu04.dtb.data_hits                    2212932                       # DTB hits
system.cpu04.dtb.data_misses                     3483                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                 211522                       # DTB read accesses
system.cpu04.dtb.read_acv                          14                       # DTB read access violations
system.cpu04.dtb.read_hits                    1433226                       # DTB read hits
system.cpu04.dtb.read_misses                     3189                       # DTB read misses
system.cpu04.dtb.write_accesses                 92185                       # DTB write accesses
system.cpu04.dtb.write_acv                         37                       # DTB write access violations
system.cpu04.dtb.write_hits                    779706                       # DTB write hits
system.cpu04.dtb.write_misses                     294                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       6654413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      6654413                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 17343.802112                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 14342.704280                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           6618433                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       6618433                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency    624030000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.005407                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0           35980                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total        35980                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency    516050500                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.005407                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses         35980                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               186.083893                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        6654413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      6654413                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 17343.802112                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 14342.704280                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            6618433                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        6618433                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency     624030000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.005407                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0            35980                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total        35980                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency    516050500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.005407                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses          35980                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.794692                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          406.882524                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       6654413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      6654413                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 17343.802112                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 14342.704280                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           6618433                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       6618433                       # number of overall hits
system.cpu04.icache.overall_miss_latency    624030000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.005407                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0           35980                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total        35980                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency    516050500                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.005407                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses         35980                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                35426                       # number of replacements
system.cpu04.icache.sampled_refs                35426                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              406.882524                       # Cycle average of tags in use
system.cpu04.icache.total_refs                6592208                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle         2369076903000                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.994948                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               1529302                       # ITB accesses
system.cpu04.itb.fetch_acv                          1                       # ITB acv
system.cpu04.itb.fetch_hits                   1527959                       # ITB hits
system.cpu04.itb.fetch_misses                    1343                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu04.kern.callpal::wripir                  46      0.11%      0.11% # number of callpals executed
system.cpu04.kern.callpal::wrmces                   1      0.00%      0.11% # number of callpals executed
system.cpu04.kern.callpal::wrfen                    1      0.00%      0.11% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 374      0.86%      0.97% # number of callpals executed
system.cpu04.kern.callpal::tbi                     13      0.03%      1.00% # number of callpals executed
system.cpu04.kern.callpal::wrent                    7      0.02%      1.02% # number of callpals executed
system.cpu04.kern.callpal::swpipl               35011     80.43%     81.45% # number of callpals executed
system.cpu04.kern.callpal::rdps                  4902     11.26%     92.71% # number of callpals executed
system.cpu04.kern.callpal::wrkgp                    1      0.00%     92.71% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    3      0.01%     92.72% # number of callpals executed
system.cpu04.kern.callpal::whami                    3      0.01%     92.72% # number of callpals executed
system.cpu04.kern.callpal::rti                   2990      6.87%     99.59% # number of callpals executed
system.cpu04.kern.callpal::callsys                131      0.30%     99.89% # number of callpals executed
system.cpu04.kern.callpal::imb                     45      0.10%    100.00% # number of callpals executed
system.cpu04.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                43530                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                    50926                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                   2722                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                  11281     27.84%     27.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                  2429      5.99%     33.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    87      0.21%     34.05% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                 26721     65.95%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              40518                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                   11271     45.14%     45.14% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                   2429      9.73%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     87      0.35%     55.21% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                  11184     44.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total               24971                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           2365922594000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22             942802000      0.04%     98.72% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              58336000      0.00%     98.73% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31           30545964000      1.27%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       2397469696000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.999114                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.418547                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel               465                      
system.cpu04.kern.mode_good::user                 465                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel            3366                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               465                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.138146                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel     2391642258000     99.93%     99.93% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         1762316000      0.07%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    375                       # number of times the context was actually changed
system.cpu04.kern.syscall::3                       10      9.90%      9.90% # number of syscalls executed
system.cpu04.kern.syscall::6                       10      9.90%     19.80% # number of syscalls executed
system.cpu04.kern.syscall::15                       1      0.99%     20.79% # number of syscalls executed
system.cpu04.kern.syscall::17                       5      4.95%     25.74% # number of syscalls executed
system.cpu04.kern.syscall::20                       1      0.99%     26.73% # number of syscalls executed
system.cpu04.kern.syscall::23                       3      2.97%     29.70% # number of syscalls executed
system.cpu04.kern.syscall::24                       3      2.97%     32.67% # number of syscalls executed
system.cpu04.kern.syscall::33                       3      2.97%     35.64% # number of syscalls executed
system.cpu04.kern.syscall::45                      18     17.82%     53.47% # number of syscalls executed
system.cpu04.kern.syscall::47                       3      2.97%     56.44% # number of syscalls executed
system.cpu04.kern.syscall::59                       2      1.98%     58.42% # number of syscalls executed
system.cpu04.kern.syscall::71                      27     26.73%     85.15% # number of syscalls executed
system.cpu04.kern.syscall::74                       9      8.91%     94.06% # number of syscalls executed
system.cpu04.kern.syscall::92                       1      0.99%     95.05% # number of syscalls executed
system.cpu04.kern.syscall::97                       1      0.99%     96.04% # number of syscalls executed
system.cpu04.kern.syscall::98                       1      0.99%     97.03% # number of syscalls executed
system.cpu04.kern.syscall::132                      3      2.97%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                  101                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.005052                       # Percentage of non-idle cycles
system.cpu04.numCycles                     4794939420                       # number of cpu cycles simulated
system.cpu04.num_insts                        6650879                       # Number of instructions executed
system.cpu04.num_refs                         2224497                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        33592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        33592                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 19337.006428                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 16337.006428                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0        32503                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total        32503                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency     21058000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.032418                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0         1089                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         1089                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency     17791000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.032418                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses         1089                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1216884                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1216884                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 16438.298166                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 13438.298166                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu05.dcache.ReadReq_hits::0           1180629                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1180629                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    595970500                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.029793                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           36255                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        36255                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    487205500                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.029793                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         36255                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_uncacheable_latency       504000                       # number of ReadReq MSHR uncacheable cycles
system.cpu05.dcache.StoreCondReq_accesses::0        11541                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        11541                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 40628.014366                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 40603.524229                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         9592                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         9592                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     79184000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.168876                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0         1949                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1949                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     73736000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.157352                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         1816                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       644878                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       644878                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 54155.563967                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 51155.563967                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           634310                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       634310                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    572316000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.016388                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0          10568                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        10568                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    540612000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.016388                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses        10568                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency    632979500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                60.084373                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1861762                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1861762                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 24951.124447                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 21951.124447                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1814939                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1814939                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency    1168286500                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.025150                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            46823                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        46823                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency   1027817500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.025150                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          46823                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.464228                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000009                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          475.369305                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1           -0.008825                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1861762                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1861762                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 24951.124447                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 21951.124447                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1814939                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1814939                       # number of overall hits
system.cpu05.dcache.overall_miss_latency   1168286500                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.025150                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           46823                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        46823                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency   1027817500                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.025150                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         46823                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency    633483500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                30697                       # number of replacements
system.cpu05.dcache.sampled_refs                30697                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              475.360480                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                1844410                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   9889                       # number of writebacks
system.cpu05.dtb.data_accesses                 239510                       # DTB accesses
system.cpu05.dtb.data_acv                          16                       # DTB access violations
system.cpu05.dtb.data_hits                    1907568                       # DTB hits
system.cpu05.dtb.data_misses                     2257                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                 159793                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                    1248723                       # DTB read hits
system.cpu05.dtb.read_misses                     2078                       # DTB read misses
system.cpu05.dtb.write_accesses                 79717                       # DTB write accesses
system.cpu05.dtb.write_acv                         16                       # DTB write access violations
system.cpu05.dtb.write_hits                    658845                       # DTB write hits
system.cpu05.dtb.write_misses                     179                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       5821863                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      5821863                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 18550.870225                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 15550.831289                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           5796180                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       5796180                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency    476442000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.004411                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0           25683                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total        25683                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency    399392000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.004411                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses         25683                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               229.187926                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        5821863                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      5821863                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 18550.870225                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 15550.831289                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            5796180                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        5796180                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency     476442000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.004411                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0            25683                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total        25683                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency    399392000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.004411                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses          25683                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 0.793070                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          406.051831                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       5821863                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      5821863                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 18550.870225                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 15550.831289                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           5796180                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       5796180                       # number of overall hits
system.cpu05.icache.overall_miss_latency    476442000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.004411                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0           25683                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total        25683                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency    399392000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.004411                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses         25683                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                25111                       # number of replacements
system.cpu05.icache.sampled_refs                25111                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              406.051831                       # Cycle average of tags in use
system.cpu05.icache.total_refs                5755138                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle         2393647872000                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.995813                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               1321665                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   1320406                       # ITB hits
system.cpu05.itb.fetch_misses                    1259                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu05.kern.callpal::wripir                  16      0.04%      0.04% # number of callpals executed
system.cpu05.kern.callpal::wrmces                   1      0.00%      0.04% # number of callpals executed
system.cpu05.kern.callpal::wrfen                    1      0.00%      0.05% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 188      0.45%      0.50% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      0.01%      0.51% # number of callpals executed
system.cpu05.kern.callpal::wrent                    7      0.02%      0.52% # number of callpals executed
system.cpu05.kern.callpal::swpipl               33663     80.75%     81.27% # number of callpals executed
system.cpu05.kern.callpal::rdps                  4859     11.66%     92.93% # number of callpals executed
system.cpu05.kern.callpal::wrkgp                    1      0.00%     92.93% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.00%     92.93% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    1      0.00%     92.94% # number of callpals executed
system.cpu05.kern.callpal::whami                    3      0.01%     92.94% # number of callpals executed
system.cpu05.kern.callpal::rti                   2783      6.68%     99.62% # number of callpals executed
system.cpu05.kern.callpal::callsys                 98      0.24%     99.85% # number of callpals executed
system.cpu05.kern.callpal::imb                     60      0.14%    100.00% # number of callpals executed
system.cpu05.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                41688                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                    47736                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                   2646                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                  10528     27.02%     27.02% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                  2430      6.24%     33.26% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    85      0.22%     33.48% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                 25918     66.52%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              38961                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                   10522     44.82%     44.82% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                   2430     10.35%     55.17% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     85      0.36%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                  10438     44.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total               23475                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           2365900092000     98.68%     98.68% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22             932480000      0.04%     98.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              56605000      0.00%     98.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31           30574479000      1.28%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       2397463656000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.999430                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.402732                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel               263                      
system.cpu05.kern.mode_good::user                 263                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel            2973                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               263                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.088463                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel     2395059839000     99.94%     99.94% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         1375564000      0.06%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    189                       # number of times the context was actually changed
system.cpu05.kern.syscall::2                        1      1.59%      1.59% # number of syscalls executed
system.cpu05.kern.syscall::3                        6      9.52%     11.11% # number of syscalls executed
system.cpu05.kern.syscall::4                        3      4.76%     15.87% # number of syscalls executed
system.cpu05.kern.syscall::6                        6      9.52%     25.40% # number of syscalls executed
system.cpu05.kern.syscall::17                       3      4.76%     30.16% # number of syscalls executed
system.cpu05.kern.syscall::19                       4      6.35%     36.51% # number of syscalls executed
system.cpu05.kern.syscall::20                       2      3.17%     39.68% # number of syscalls executed
system.cpu05.kern.syscall::24                       2      3.17%     42.86% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      1.59%     44.44% # number of syscalls executed
system.cpu05.kern.syscall::45                      10     15.87%     60.32% # number of syscalls executed
system.cpu05.kern.syscall::47                       2      3.17%     63.49% # number of syscalls executed
system.cpu05.kern.syscall::48                       1      1.59%     65.08% # number of syscalls executed
system.cpu05.kern.syscall::54                       3      4.76%     69.84% # number of syscalls executed
system.cpu05.kern.syscall::58                       1      1.59%     71.43% # number of syscalls executed
system.cpu05.kern.syscall::71                       9     14.29%     85.71% # number of syscalls executed
system.cpu05.kern.syscall::73                       2      3.17%     88.89% # number of syscalls executed
system.cpu05.kern.syscall::74                       2      3.17%     92.06% # number of syscalls executed
system.cpu05.kern.syscall::87                       1      1.59%     93.65% # number of syscalls executed
system.cpu05.kern.syscall::90                       1      1.59%     95.24% # number of syscalls executed
system.cpu05.kern.syscall::92                       2      3.17%     98.41% # number of syscalls executed
system.cpu05.kern.syscall::144                      1      1.59%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   63                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.004187                       # Percentage of non-idle cycles
system.cpu05.numCycles                     4794927340                       # number of cpu cycles simulated
system.cpu05.num_insts                        5819590                       # Number of instructions executed
system.cpu05.num_refs                         1915329                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        15303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        15303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 19152.795031                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 16152.795031                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0        14498                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total        14498                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency     15418000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.052604                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0          805                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          805                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency     13003000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.052604                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses          805                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0        963253                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total       963253                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 12628.121538                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency  9628.121538                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu06.dcache.ReadReq_hits::0            939787                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        939787                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency    296331500                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.024361                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           23466                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        23466                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency    225933500                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.024361                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         23466                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_uncacheable_latency       505000                       # number of ReadReq MSHR uncacheable cycles
system.cpu06.dcache.StoreCondReq_accesses::0         8604                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         8604                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 35800.613497                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 36629.881154                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         7300                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         7300                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     46684000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.151557                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0         1304                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         1304                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     43150000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.136913                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         1178                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       481424                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       481424                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 51431.758530                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 48431.758530                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           477995                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       477995                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    176359500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.007123                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           3429                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         3429                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency    166072500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.007123                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         3429                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency    623731000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               112.767394                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1444677                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1444677                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 17575.422941                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 14575.422941                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1417782                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1417782                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     472691000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.018617                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            26895                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        26895                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    392006000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.018617                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          26895                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.464967                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          476.126408                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1444677                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1444677                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 17575.422941                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 14575.422941                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1417782                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1417782                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    472691000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.018617                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           26895                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        26895                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    392006000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.018617                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         26895                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency    624236000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                11685                       # number of replacements
system.cpu06.dcache.sampled_refs                11685                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              476.126408                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                1317687                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                   2303                       # number of writebacks
system.cpu06.dtb.data_accesses                   2700                       # DTB accesses
system.cpu06.dtb.data_acv                          21                       # DTB access violations
system.cpu06.dtb.data_hits                    1470488                       # DTB hits
system.cpu06.dtb.data_misses                      365                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                   1828                       # DTB read accesses
system.cpu06.dtb.read_acv                          12                       # DTB read access violations
system.cpu06.dtb.read_hits                     977908                       # DTB read hits
system.cpu06.dtb.read_misses                      330                       # DTB read misses
system.cpu06.dtb.write_accesses                   872                       # DTB write accesses
system.cpu06.dtb.write_acv                          9                       # DTB write access violations
system.cpu06.dtb.write_hits                    492580                       # DTB write hits
system.cpu06.dtb.write_misses                      35                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       4485873                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      4485873                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 17844.649792                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 14844.515870                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           4478406                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       4478406                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency    133246000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.001665                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            7467                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         7467                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency    110844000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.001665                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          7467                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               598.183465                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        4485873                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      4485873                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 17844.649792                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 14844.515870                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            4478406                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        4478406                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency     133246000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.001665                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             7467                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         7467                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency    110844000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.001665                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           7467                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.792114                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          405.562391                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       4485873                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      4485873                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 17844.649792                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 14844.515870                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           4478406                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       4478406                       # number of overall hits
system.cpu06.icache.overall_miss_latency    133246000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.001665                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            7467                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         7467                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency    110844000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.001665                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          7467                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 6955                       # number of replacements
system.cpu06.icache.sampled_refs                 6955                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              405.562391                       # Cycle average of tags in use
system.cpu06.icache.total_refs                4160366                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996990                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                535488                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                    535363                       # ITB hits
system.cpu06.itb.fetch_misses                     125                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wripir                   1      0.00%      0.00% # number of callpals executed
system.cpu06.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  78      0.19%      0.20% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.01%      0.21% # number of callpals executed
system.cpu06.kern.callpal::wrent                    7      0.02%      0.23% # number of callpals executed
system.cpu06.kern.callpal::swpipl               32700     81.24%     81.48% # number of callpals executed
system.cpu06.kern.callpal::rdps                  4859     12.07%     93.55% # number of callpals executed
system.cpu06.kern.callpal::wrkgp                    1      0.00%     93.55% # number of callpals executed
system.cpu06.kern.callpal::whami                    3      0.01%     93.56% # number of callpals executed
system.cpu06.kern.callpal::rti                   2582      6.42%     99.97% # number of callpals executed
system.cpu06.kern.callpal::callsys                  9      0.02%    100.00% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                40249                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                    43277                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                   2652                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                   9947     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                  2429      6.43%     32.74% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    86      0.23%     32.97% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                 25336     67.03%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              37798                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    9947     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                   2429     10.88%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     86      0.39%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   9861     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total               22323                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           2365648905000     98.67%     98.67% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22             924046500      0.04%     98.71% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              56236500      0.00%     98.71% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31           30836328000      1.29%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       2397465516000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.389209                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                68                      
system.cpu06.kern.mode_good::user                  68                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel            2662                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                68                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.025545                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel     2396529155000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           25334000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     79                       # number of times the context was actually changed
system.cpu06.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu06.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    3                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.003010                       # Percentage of non-idle cycles
system.cpu06.numCycles                     4794931060                       # number of cpu cycles simulated
system.cpu06.num_insts                        4485487                       # Number of instructions executed
system.cpu06.num_refs                         1474579                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        26611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        26611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 18484.525080                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 15484.525080                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0        25674                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total        25674                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     17320000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.035211                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          937                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          937                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency     14509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.035211                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          937                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1022106                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1022106                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14764.669561                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11764.669561                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu07.dcache.ReadReq_hits::0            995384                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        995384                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency    394541500                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.026144                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           26722                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        26722                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency    314375500                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.026144                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         26722                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_uncacheable_latency       507000                       # number of ReadReq MSHR uncacheable cycles
system.cpu07.dcache.StoreCondReq_accesses::0         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         9478                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 35720.316623                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 37142.327650                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         7962                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         7962                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     54152000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.159949                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0         1516                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         1516                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     50105000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.142330                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses         1349                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       553610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       553610                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 54182.614200                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 51182.614200                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           544131                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       544131                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    513597000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.017122                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           9479                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         9479                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    485160000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.017122                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         9479                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency    613559500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                75.166262                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1575716                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1575716                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 25086.005911                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 22086.005911                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1539515                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1539515                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     908138500                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.022974                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            36201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        36201                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    799535500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.022974                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          36201                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.461897                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          472.982184                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1575716                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1575716                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 25086.005911                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 22086.005911                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1539515                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1539515                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    908138500                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.022974                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           36201                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        36201                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    799535500                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.022974                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         36201                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency    614066500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                20600                       # number of replacements
system.cpu07.dcache.sampled_refs                20600                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              472.982184                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                1548425                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle         2396974430000                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   8083                       # number of writebacks
system.cpu07.dtb.data_accesses                  49579                       # DTB accesses
system.cpu07.dtb.data_acv                           5                       # DTB access violations
system.cpu07.dtb.data_hits                    1613834                       # DTB hits
system.cpu07.dtb.data_misses                      477                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1048149                       # DTB read hits
system.cpu07.dtb.read_misses                      371                       # DTB read misses
system.cpu07.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu07.dtb.write_acv                          5                       # DTB write access violations
system.cpu07.dtb.write_hits                    565685                       # DTB write hits
system.cpu07.dtb.write_misses                     106                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       4853797                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      4853797                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 18290.969743                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 15290.922759                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           4843155                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       4843155                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency    194652500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.002193                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0           10642                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total        10642                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency    162726000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.002193                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses         10642                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               461.055885                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        4853797                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      4853797                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 18290.969743                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 15290.922759                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            4843155                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        4843155                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency     194652500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.002193                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0            10642                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total        10642                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency    162726000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.002193                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses          10642                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                 0.792101                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0          405.555884                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       4853797                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      4853797                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 18290.969743                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 15290.922759                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           4843155                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       4843155                       # number of overall hits
system.cpu07.icache.overall_miss_latency    194652500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.002193                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0           10642                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total        10642                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency    162726000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.002193                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses         10642                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                10128                       # number of replacements
system.cpu07.icache.sampled_refs                10128                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse              405.555884                       # Cycle average of tags in use
system.cpu07.icache.total_refs                4669574                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle         2396745826000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.996575                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                674028                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                    673876                       # ITB hits
system.cpu07.itb.fetch_misses                     152                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu07.kern.callpal::wripir                  15      0.04%      0.04% # number of callpals executed
system.cpu07.kern.callpal::wrmces                   1      0.00%      0.04% # number of callpals executed
system.cpu07.kern.callpal::wrfen                    1      0.00%      0.04% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  73      0.18%      0.22% # number of callpals executed
system.cpu07.kern.callpal::wrent                    7      0.02%      0.24% # number of callpals executed
system.cpu07.kern.callpal::swpipl               32932     81.27%     81.51% # number of callpals executed
system.cpu07.kern.callpal::rdps                  4857     11.99%     93.50% # number of callpals executed
system.cpu07.kern.callpal::wrkgp                    1      0.00%     93.50% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.00%     93.50% # number of callpals executed
system.cpu07.kern.callpal::whami                    3      0.01%     93.51% # number of callpals executed
system.cpu07.kern.callpal::rti                   2612      6.45%     99.96% # number of callpals executed
system.cpu07.kern.callpal::callsys                 15      0.04%     99.99% # number of callpals executed
system.cpu07.kern.callpal::imb                      2      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                40522                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                    43671                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                   2651                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                  10086     26.50%     26.50% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                  2428      6.38%     32.88% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    85      0.22%     33.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                 25459     66.90%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              38058                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                   10084     44.63%     44.63% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                   2428     10.75%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     85      0.38%     55.75% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   9999     44.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total               22596                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           2365607522000     98.66%     98.66% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22             912152500      0.04%     98.69% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              54984500      0.00%     98.70% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31           31243143000      1.30%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       2397817802000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.999802                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.392749                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                96                      
system.cpu07.kern.mode_good::user                  97                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel            2686                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.035741                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel     2397535047000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user          282753000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     74                       # number of times the context was actually changed
system.cpu07.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu07.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu07.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu07.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu07.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu07.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu07.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   12                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.003425                       # Percentage of non-idle cycles
system.cpu07.numCycles                     4795638020                       # number of cpu cycles simulated
system.cpu07.num_insts                        4853314                       # Number of instructions executed
system.cpu07.num_refs                         1618062                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         9427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 18364.238411                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 15364.238411                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         8672                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         8672                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     13865000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.080089                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0          755                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          755                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     11600000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.080089                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses          755                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0        937593                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total       937593                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 13925.164104                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 10925.164104                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu08.dcache.ReadReq_hits::0            915351                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        915351                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    309723500                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.023722                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           22242                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        22242                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency    242997500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.023722                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         22242                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency       509000                       # number of ReadReq MSHR uncacheable cycles
system.cpu08.dcache.StoreCondReq_accesses::0         8121                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         8121                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 35308.068460                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 36277.425204                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         6894                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         6894                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     43323000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.151090                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0         1227                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         1227                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     40014000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.135821                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses         1103                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       464140                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       464140                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 51281.299525                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 48281.299525                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           461616                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       461616                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    129434000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.005438                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           2524                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2524                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    121862000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.005438                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         2524                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency    391589000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                45.457238                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1401733                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1401733                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 17732.274085                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 14732.274085                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1376967                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1376967                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     439157500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.017668                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            24766                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        24766                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    364859500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.017668                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          24766                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.462193                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001871                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          473.285591                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1           -1.915693                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1401733                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1401733                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 17732.274085                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 14732.274085                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1376967                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1376967                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    439157500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.017668                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           24766                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        24766                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    364859500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.017668                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         24766                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency    392098000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                10804                       # number of replacements
system.cpu08.dcache.sampled_refs                10804                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              471.369898                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 491120                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1628                       # number of writebacks
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1421838                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                     946920                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    474918                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       4342277                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4342277                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 18282.647585                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 15282.484957                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           4336128                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4336128                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency    112420000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.001416                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            6149                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         6149                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     93972000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.001416                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          6149                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs               320.728879                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        4342277                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4342277                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 18282.647585                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 15282.484957                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            4336128                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4336128                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency     112420000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.001416                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             6149                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         6149                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     93972000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.001416                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           6149                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.792801                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          405.914275                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       4342277                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4342277                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 18282.647585                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 15282.484957                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           4336128                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       4336128                       # number of overall hits
system.cpu08.icache.overall_miss_latency    112420000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.001416                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            6149                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         6149                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     93972000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.001416                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          6149                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 5717                       # number of replacements
system.cpu08.icache.sampled_refs                 5717                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              405.914275                       # Cycle average of tags in use
system.cpu08.icache.total_refs                1833607                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.997191                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                511918                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                    511918                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu08.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu08.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu08.kern.callpal::swpipl               32539     81.46%     81.54% # number of callpals executed
system.cpu08.kern.callpal::rdps                  4856     12.16%     93.70% # number of callpals executed
system.cpu08.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu08.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu08.kern.callpal::rti                   2513      6.29%    100.00% # number of callpals executed
system.cpu08.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                39943                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                    42458                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                   2655                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                   9839     26.19%     26.19% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                  2428      6.46%     32.65% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                 25214     67.12%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              37566                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    9839     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                   2428     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   9754     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total               22106                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           2365090014000     98.65%     98.65% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22             691835500      0.03%     98.68% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              57837500      0.00%     98.68% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31           31623864000      1.32%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       2397463551000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.386849                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel            2535                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu08.not_idle_fraction               0.002809                       # Percentage of non-idle cycles
system.cpu08.numCycles                     4794927130                       # number of cpu cycles simulated
system.cpu08.num_insts                        4342277                       # Number of instructions executed
system.cpu08.num_refs                         1424803                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         9219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 17687.578419                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 14687.578419                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         8422                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         8422                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency     14097000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.086452                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0          797                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total          797                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     11706000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.086452                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses          797                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0        938517                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       938517                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 14220.026261                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 11220.003622                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu09.dcache.ReadReq_hits::0            916431                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        916431                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency    314063500                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.023533                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           22086                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        22086                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency    247805000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.023533                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         22086                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_uncacheable_latency       657000                       # number of ReadReq MSHR uncacheable cycles
system.cpu09.dcache.StoreCondReq_accesses::0         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 33246.522411                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 35206.927176                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         6889                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         6889                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     43021000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.158133                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0         1294                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         1294                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     39643000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.137602                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses         1126                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       463975                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       463975                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 50325.343986                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 47325.343986                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           461722                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       461722                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    113383000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.004856                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           2253                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         2253                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    106624000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.004856                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         2253                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency    388868500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                21.958459                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1402492                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1402492                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 17562.204692                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 14562.184149                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1378153                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1378153                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     427446500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.017354                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            24339                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        24339                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    354429000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.017354                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          24339                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.472020                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000940                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          483.348051                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1           -0.962530                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1402492                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1402492                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 17562.204692                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 14562.184149                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1378153                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1378153                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    427446500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.017354                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           24339                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        24339                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    354429000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.017354                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         24339                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency    389525500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                10279                       # number of replacements
system.cpu09.dcache.sampled_refs                10279                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              482.385520                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                 225711                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                   1347                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    1422451                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                     947637                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    474814                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       4342511                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      4342511                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 18150.391262                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 15150.309749                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           4336377                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       4336377                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency    111334500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001413                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            6134                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         6134                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     92932000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001413                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          6134                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               321.326552                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        4342511                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      4342511                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 18150.391262                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 15150.309749                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            4336377                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        4336377                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency     111334500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001413                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             6134                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         6134                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     92932000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001413                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           6134                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.792026                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          405.517482                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       4342511                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      4342511                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 18150.391262                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 15150.309749                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           4336377                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       4336377                       # number of overall hits
system.cpu09.icache.overall_miss_latency    111334500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001413                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            6134                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         6134                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     92932000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001413                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          6134                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 5702                       # number of replacements
system.cpu09.icache.sampled_refs                 5702                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              405.517482                       # Cycle average of tags in use
system.cpu09.icache.total_refs                1832204                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.997197                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                511714                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                    511714                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu09.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu09.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu09.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu09.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu09.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu09.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu09.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu09.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                39927                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                   2656                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                   9835     26.19%     26.19% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                  2427      6.46%     32.65% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                 25204     67.12%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    9835     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   9750     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total               22097                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           2364707183000     98.63%     98.63% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22             688719500      0.03%     98.66% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              55460500      0.00%     98.66% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31           32012154000      1.34%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       2397463517000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.386843                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.002803                       # Percentage of non-idle cycles
system.cpu09.numCycles                     4794927062                       # number of cpu cycles simulated
system.cpu09.num_insts                        4342511                       # Number of instructions executed
system.cpu09.num_refs                         1425415                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0        23546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total        23546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 17978.313253                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 14978.313253                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0        22716                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total        22716                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency     14922000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.035250                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          830                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          830                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency     12432000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.035250                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          830                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0        937868                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total       937868                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 14086.206112                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 11086.183373                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu10.dcache.ReadReq_hits::0            915880                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        915880                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency    309727500                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.023445                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0           21988                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        21988                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency    243763000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.023445                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses         21988                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_uncacheable_latency       656000                       # number of ReadReq MSHR uncacheable cycles
system.cpu10.dcache.StoreCondReq_accesses::0         8150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         8150                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 33346.645367                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 35232.600733                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         6898                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         6898                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     41750000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.153620                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0         1252                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         1252                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     38474000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.133988                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses         1092                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0       463758                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       463758                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 50571.130580                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 47571.130580                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0           461361                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       461361                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    121219000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.005169                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           2397                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2397                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    114028000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.005169                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         2397                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency    384119000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                33.660248                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0        1401626                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1401626                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 17672.606110                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 14672.585606                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0            1377241                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1377241                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     430946500                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.017398                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            24385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        24385                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    357791000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.017398                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          24385                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.466114                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          477.300493                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0       1401626                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1401626                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 17672.606110                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 14672.585606                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0           1377241                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1377241                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    430946500                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.017398                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           24385                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        24385                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    357791000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.017398                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         24385                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency    384775000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                10178                       # number of replacements
system.cpu10.dcache.sampled_refs                10178                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              477.300493                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                 342594                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   1256                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                    1435881                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                     961315                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                    474566                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0       4395972                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      4395972                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 17753.316953                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 14753.153153                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0           4389867                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       4389867                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency    108384000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001389                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            6105                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         6105                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     90068000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001389                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          6105                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               327.712850                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0        4395972                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      4395972                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 17753.316953                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 14753.153153                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0            4389867                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        4389867                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency     108384000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001389                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             6105                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         6105                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     90068000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001389                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           6105                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.792015                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          405.511605                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0       4395972                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      4395972                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 17753.316953                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 14753.153153                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0           4389867                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total       4389867                       # number of overall hits
system.cpu10.icache.overall_miss_latency    108384000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001389                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            6105                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         6105                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     90068000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001389                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          6105                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 5673                       # number of replacements
system.cpu10.icache.sampled_refs                 5673                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              405.511605                       # Cycle average of tags in use
system.cpu10.icache.total_refs                1859115                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.997171                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                511714                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                    511714                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu10.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu10.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu10.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu10.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu10.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu10.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu10.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu10.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                39927                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                   2658                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                   9836     26.19%     26.19% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                  2427      6.46%     32.66% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                 25203     67.12%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    9836     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   9751     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total               22099                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           2364252620000     98.61%     98.61% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22             683779500      0.03%     98.64% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              54726500      0.00%     98.65% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31           32472384000      1.35%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       2397463510000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.386898                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.002829                       # Percentage of non-idle cycles
system.cpu10.numCycles                     4794927048                       # number of cpu cycles simulated
system.cpu10.num_insts                        4395972                       # Number of instructions executed
system.cpu10.num_refs                         1438845                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0        12444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total        12444                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 19991.336634                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 16991.336634                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0        11636                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total        11636                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency     16153000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.064931                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0          808                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          808                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency     13729000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.064931                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses          808                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0        937149                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       937149                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 13675.423244                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 10675.406415                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu11.dcache.ReadReq_hits::0            907438                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        907438                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency    406310500                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.031704                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0           29711                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        29711                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency    317177000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.031704                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses         29711                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_uncacheable_latency       653000                       # number of ReadReq MSHR uncacheable cycles
system.cpu11.dcache.StoreCondReq_accesses::0         8135                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         8135                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 34625.806452                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 35820.976492                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         6895                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         6895                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     42936000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.152428                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0         1240                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         1240                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     39618000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.135956                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses         1106                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0       463787                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       463787                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 88845.989305                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 85845.989305                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0           459112                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       459112                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    415355000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.010080                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           4675                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4675                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    401330000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.010080                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         4675                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency    381559500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                20.864116                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0        1400936                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1400936                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 23895.349852                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 20895.335311                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0            1366550                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1366550                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     821665500                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.024545                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            34386                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        34386                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency    718507000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.024545                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          34386                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.453488                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          464.372120                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0       1400936                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1400936                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 23895.349852                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 20895.335311                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0           1366550                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1366550                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    821665500                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.024545                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           34386                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        34386                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency    718507000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.024545                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         34386                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency    382212500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                17537                       # number of replacements
system.cpu11.dcache.sampled_refs                17537                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              464.372120                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                 365894                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                   3782                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                    1424074                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                     949494                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                    474580                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0       4350659                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      4350659                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 17010.527175                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 14010.445569                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0           4344532                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       4344532                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency    104223500                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001408                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            6127                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         6127                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     85842000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001408                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          6127                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               322.908867                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0        4350659                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      4350659                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 17010.527175                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 14010.445569                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0            4344532                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        4344532                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency     104223500                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001408                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             6127                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         6127                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     85842000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001408                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           6127                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.792038                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          405.523271                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0       4350659                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      4350659                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 17010.527175                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 14010.445569                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0           4344532                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total       4344532                       # number of overall hits
system.cpu11.icache.overall_miss_latency    104223500                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001408                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            6127                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         6127                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     85842000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001408                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          6127                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 5695                       # number of replacements
system.cpu11.icache.sampled_refs                 5695                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              405.523271                       # Cycle average of tags in use
system.cpu11.icache.total_refs                1838966                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.997037                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                511714                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                    511714                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu11.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu11.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu11.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu11.kern.callpal::swpipl               32526     81.46%     81.54% # number of callpals executed
system.cpu11.kern.callpal::rdps                  4854     12.16%     93.70% # number of callpals executed
system.cpu11.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu11.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu11.kern.callpal::rti                   2512      6.29%    100.00% # number of callpals executed
system.cpu11.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                39927                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                    42441                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                   2660                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                   9836     26.19%     26.19% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                  2427      6.46%     32.66% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                 25203     67.12%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              37551                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    9836     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                   2427     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   9751     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total               22099                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           2363540844000     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22             979691500      0.04%     98.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              55461500      0.00%     98.63% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31           32887520000      1.37%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       2397463517000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.386898                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel            2534                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.002963                       # Percentage of non-idle cycles
system.cpu11.numCycles                     4794927062                       # number of cpu cycles simulated
system.cpu11.num_insts                        4350659                       # Number of instructions executed
system.cpu11.num_refs                         1427038                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0        15227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        15227                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 17006.337136                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 14006.337136                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0        14438                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        14438                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency     13418000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.051816                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0          789                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          789                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency     11051000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.051816                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses          789                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0        937483                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       937483                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 14129.222167                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 11129.199436                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu12.dcache.ReadReq_hits::0            915486                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        915486                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency    310800500                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.023464                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0           21997                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        21997                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency    244809000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.023464                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses         21997                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_uncacheable_latency       657000                       # number of ReadReq MSHR uncacheable cycles
system.cpu12.dcache.StoreCondReq_accesses::0         8186                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         8186                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 32733.852140                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 34962.996390                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         6901                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         6901                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     42063000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.156975                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0         1285                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         1285                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     38739000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.135353                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses         1108                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0       463630                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       463630                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 50105.335157                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 47105.335157                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0           461437                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       461437                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    109881000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.004730                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           2193                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         2193                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    103302000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.004730                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         2193                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency    378973500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                21.058019                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0        1401113                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1401113                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 17390.719305                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 14390.698636                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0            1376923                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1376923                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     420681500                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.017265                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            24190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        24190                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    348111000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.017265                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          24190                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.479572                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000960                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          491.082107                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1           -0.982894                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0       1401113                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1401113                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 17390.719305                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 14390.698636                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0           1376923                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1376923                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    420681500                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.017265                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           24190                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        24190                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    348111000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.017265                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         24190                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency    379630500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                10169                       # number of replacements
system.cpu12.dcache.sampled_refs                10169                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              490.099213                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                 214139                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                   1296                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                    1427084                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     952611                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                    474473                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       4361737                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      4361737                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 17646.751551                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 14646.588312                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           4355611                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       4355611                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency    108104000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001404                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            6126                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         6126                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     89725000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001404                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          6126                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               327.104145                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        4361737                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      4361737                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 17646.751551                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 14646.588312                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            4355611                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        4355611                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency     108104000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001404                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             6126                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         6126                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     89725000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001404                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           6126                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.792799                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          405.913004                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       4361737                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      4361737                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 17646.751551                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 14646.588312                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           4355611                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       4355611                       # number of overall hits
system.cpu12.icache.overall_miss_latency    108104000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001404                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            6126                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         6126                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     89725000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001404                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          6126                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 5694                       # number of replacements
system.cpu12.icache.sampled_refs                 5694                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              405.913004                       # Cycle average of tags in use
system.cpu12.icache.total_refs                1862531                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.997195                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                511510                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                    511510                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu12.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu12.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu12.kern.callpal::swpipl               32513     81.46%     81.54% # number of callpals executed
system.cpu12.kern.callpal::rdps                  4852     12.16%     93.70% # number of callpals executed
system.cpu12.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu12.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu12.kern.callpal::rti                   2511      6.29%    100.00% # number of callpals executed
system.cpu12.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                39911                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                    42424                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                   2661                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                   9832     26.19%     26.19% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                  2426      6.46%     32.66% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                 25193     67.12%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              37536                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    9832     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                   2426     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   9747     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total               22090                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           2363514490500     98.58%     98.58% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22             678415000      0.03%     98.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              53795500      0.00%     98.61% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31           33216777000      1.39%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       2397463478000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.386893                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel            2533                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.002805                       # Percentage of non-idle cycles
system.cpu12.numCycles                     4794926984                       # number of cpu cycles simulated
system.cpu12.num_insts                        4361737                       # Number of instructions executed
system.cpu12.num_refs                         1430047                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        17992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        17992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 17434.620174                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 14434.620174                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0        17189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        17189                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency     14000000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.044631                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0          803                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          803                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency     11591000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.044631                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses          803                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0        937647                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       937647                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 13568.450486                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 10568.427753                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu13.dcache.ReadReq_hits::0            915653                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        915653                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency    298424500                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.023457                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           21994                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        21994                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency    232442000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.023457                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         21994                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_uncacheable_latency       632000                       # number of ReadReq MSHR uncacheable cycles
system.cpu13.dcache.StoreCondReq_accesses::0         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         8183                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 32846.573209                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 35445.761167                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         6899                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         6899                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     42175000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.156911                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0         1284                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         1284                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     38884000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.134058                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses         1097                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       463608                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       463608                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 50384.100045                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 47384.100045                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           461369                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       461369                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    112810000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.004830                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0           2239                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         2239                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    106093000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.004830                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses         2239                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency    376429000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                29.615242                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        1401255                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1401255                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 16970.020220                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 13969.999587                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1377022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1377022                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     411234500                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.017294                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            24233                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        24233                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency    338535000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.017294                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          24233                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.470982                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000010                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          482.285183                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1           -0.010330                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       1401255                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1401255                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 16970.020220                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 13969.999587                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1377022                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1377022                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    411234500                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.017294                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           24233                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        24233                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency    338535000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.017294                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         24233                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency    377061000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                10235                       # number of replacements
system.cpu13.dcache.sampled_refs                10235                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              482.274853                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                 303112                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                   1335                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                    1429988                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                     955540                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                    474448                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       4372698                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      4372698                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 17328.398495                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 14328.316702                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           4366585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       4366585                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency    105928500                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001398                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            6113                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         6113                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     87589000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001398                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          6113                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs               325.212111                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        4372698                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      4372698                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 17328.398495                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 14328.316702                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            4366585                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        4366585                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency     105928500                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001398                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             6113                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         6113                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     87589000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001398                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           6113                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.792043                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          405.526060                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       4372698                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      4372698                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 17328.398495                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 14328.316702                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           4366585                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       4366585                       # number of overall hits
system.cpu13.icache.overall_miss_latency    105928500                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001398                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            6113                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         6113                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     87589000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001398                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          6113                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 5681                       # number of replacements
system.cpu13.icache.sampled_refs                 5681                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              405.526060                       # Cycle average of tags in use
system.cpu13.icache.total_refs                1847530                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.997195                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                511492                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                    511492                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu13.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu13.kern.callpal::swpipl               32511     81.46%     81.54% # number of callpals executed
system.cpu13.kern.callpal::rdps                  4852     12.16%     93.70% # number of callpals executed
system.cpu13.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu13.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu13.kern.callpal::rti                   2511      6.29%    100.00% # number of callpals executed
system.cpu13.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                39909                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                    42422                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                   2663                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                   9831     26.19%     26.19% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                  2426      6.46%     32.66% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                 25192     67.12%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              37534                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    9831     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                   2426     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   9746     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total               22088                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           2363115327500     98.57%     98.57% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22             675948000      0.03%     98.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              54210500      0.00%     98.60% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31           33617987000      1.40%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       2397463473000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.386869                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel            2533                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.002805                       # Percentage of non-idle cycles
system.cpu13.numCycles                     4794926974                       # number of cpu cycles simulated
system.cpu13.num_insts                        4372698                       # Number of instructions executed
system.cpu13.num_refs                         1432951                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        20631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        20631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 16107.382550                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 13107.382550                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0        19886                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        19886                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency     12000000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.036111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0          745                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total          745                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency      9765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.036111                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses          745                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0        935528                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total       935528                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 12732.461602                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency  9732.438541                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu14.dcache.ReadReq_hits::0            913847                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        913847                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency    276052500                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.023175                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           21681                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        21681                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency    211009000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.023175                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         21681                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_uncacheable_latency       652000                       # number of ReadReq MSHR uncacheable cycles
system.cpu14.dcache.StoreCondReq_accesses::0         8136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         8136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 35456.538171                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 37196.229649                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         6813                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         6813                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     46909000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.162611                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0         1323                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         1323                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     43408000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.143437                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses         1167                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       463454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       463454                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 50623.715753                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 47623.715753                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           461118                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       461118                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    118257000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.005040                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           2336                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         2336                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    111249000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.005040                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         2336                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency    373769500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                18.166585                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1398982                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1398982                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 16417.933131                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 13417.912312                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1374965                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1374965                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     394309500                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.017167                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            24017                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        24017                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    322258000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.017167                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          24017                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.476373                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          487.805944                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1398982                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1398982                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 16417.933131                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 13417.912312                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1374965                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1374965                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    394309500                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.017167                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           24017                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        24017                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    322258000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.017167                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         24017                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency    374421500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                10151                       # number of replacements
system.cpu14.dcache.sampled_refs                10151                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              487.805944                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                 184409                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   1266                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                    1430306                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                     956060                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                    474246                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       4378325                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      4378325                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 17134.501966                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 14134.338139                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           4372221                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       4372221                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency    104589000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001394                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            6104                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         6104                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     86276000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001394                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          6104                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               326.601023                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        4378325                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      4378325                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 17134.501966                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 14134.338139                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            4372221                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        4372221                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency     104589000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001394                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             6104                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         6104                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     86276000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001394                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           6104                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.792044                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          405.526668                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       4378325                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      4378325                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 17134.501966                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 14134.338139                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           4372221                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       4372221                       # number of overall hits
system.cpu14.icache.overall_miss_latency    104589000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001394                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            6104                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         6104                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     86276000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001394                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          6104                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 5672                       # number of replacements
system.cpu14.icache.sampled_refs                 5672                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              405.526668                       # Cycle average of tags in use
system.cpu14.icache.total_refs                1852481                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.997200                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                511288                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                    511288                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu14.kern.callpal::wrmces                   1      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu14.kern.callpal::wrent                    7      0.02%      0.08% # number of callpals executed
system.cpu14.kern.callpal::swpipl               32498     81.46%     81.54% # number of callpals executed
system.cpu14.kern.callpal::rdps                  4850     12.16%     93.70% # number of callpals executed
system.cpu14.kern.callpal::wrkgp                    1      0.00%     93.70% # number of callpals executed
system.cpu14.kern.callpal::whami                    3      0.01%     93.71% # number of callpals executed
system.cpu14.kern.callpal::rti                   2510      6.29%    100.00% # number of callpals executed
system.cpu14.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                39893                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                    42405                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                   2664                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                   9827     26.19%     26.19% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                  2425      6.46%     32.66% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    85      0.23%     32.88% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                 25182     67.12%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              37519                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    9827     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                   2425     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     85      0.38%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   9742     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total               22079                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           2362710832500     98.55%     98.55% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22             673018000      0.03%     98.58% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              67030500      0.00%     98.58% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31           34012590000      1.42%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       2397463471000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.386864                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel            2532                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.002800                       # Percentage of non-idle cycles
system.cpu14.numCycles                     4794926970                       # number of cpu cycles simulated
system.cpu14.num_insts                        4378325                       # Number of instructions executed
system.cpu14.num_refs                         1433268                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        26031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        26031                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 12275.862069                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  9275.862069                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0        25393                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        25393                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency      7832000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.024509                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0          638                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          638                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency      5918000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.024509                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses          638                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0        934554                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total       934554                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 11925.116368                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency  8925.092375                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu15.dcache.ReadReq_hits::0            913715                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        913715                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency    248507500                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.022298                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           20839                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        20839                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency    185990000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.022298                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         20839                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_uncacheable_latency       655000                       # number of ReadReq MSHR uncacheable cycles
system.cpu15.dcache.StoreCondReq_accesses::0         8063                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         8063                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 39085.072231                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 37181.518152                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         6817                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         6817                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     48700000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.154533                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0         1246                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1246                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     45064000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.150316                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses         1212                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       465665                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       465665                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 49864.028777                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 46864.028777                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           462885                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       462885                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    138622000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.005970                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           2780                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2780                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    130282000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.005970                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         2780                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency    371089000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                25.479352                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1400219                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1400219                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 16390.596554                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 13390.575384                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1376600                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1376600                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     387129500                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.016868                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            23619                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        23619                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    316272000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.016868                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          23619                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.598741                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          613.110766                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1400219                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1400219                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 16390.596554                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 13390.575384                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1376600                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1376600                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    387129500                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.016868                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           23619                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        23619                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    316272000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.016868                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         23619                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency    371744000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                10316                       # number of replacements
system.cpu15.dcache.sampled_refs                10316                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              613.110766                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                 262845                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   1411                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                    1436870                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                     960486                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                    476384                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       4406301                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      4406301                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 16369.000979                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 13368.919360                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           4400175                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       4400175                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency    100276500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001390                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            6126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         6126                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     81898000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001390                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          6126                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               328.379438                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        4406301                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      4406301                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 16369.000979                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 13368.919360                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            4400175                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        4400175                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency     100276500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001390                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             6126                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         6126                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     81898000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001390                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           6126                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.802989                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          411.130300                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       4406301                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      4406301                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 16369.000979                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 13368.919360                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           4400175                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       4400175                       # number of overall hits
system.cpu15.icache.overall_miss_latency    100276500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001390                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            6126                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         6126                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     81898000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001390                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          6126                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 5690                       # number of replacements
system.cpu15.icache.sampled_refs                 5690                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              411.130300                       # Cycle average of tags in use
system.cpu15.icache.total_refs                1868479                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.997193                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                514834                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                    514834                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::cserve                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrmces                   1      0.00%      0.00% # number of callpals executed
system.cpu15.kern.callpal::wrfen                    1      0.00%      0.01% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  20      0.05%      0.06% # number of callpals executed
system.cpu15.kern.callpal::wrent                    7      0.02%      0.07% # number of callpals executed
system.cpu15.kern.callpal::swpipl               32892     81.64%     81.72% # number of callpals executed
system.cpu15.kern.callpal::rdps                  4850     12.04%     93.76% # number of callpals executed
system.cpu15.kern.callpal::wrkgp                    1      0.00%     93.76% # number of callpals executed
system.cpu15.kern.callpal::whami                    3      0.01%     93.77% # number of callpals executed
system.cpu15.kern.callpal::rti                   2510      6.23%    100.00% # number of callpals executed
system.cpu15.kern.callpal::rdunique                 1      0.00%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                40287                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                    42799                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                   2666                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                   9945     26.23%     26.23% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                  2425      6.40%     32.63% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   164      0.43%     33.06% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                 25379     66.94%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              37913                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    9945     44.25%     44.25% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                   2425     10.79%     55.04% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    164      0.73%     55.77% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   9939     44.23%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total               22473                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           2362259629500     98.53%     98.53% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22             670643000      0.03%     98.56% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              94553500      0.00%     98.56% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31           34438993000      1.44%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       2397463819000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.391623                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel            2532                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.002807                       # Percentage of non-idle cycles
system.cpu15.numCycles                     4794927666                       # number of cpu cycles simulated
system.cpu15.num_insts                        4406301                       # Number of instructions executed
system.cpu15.num_refs                         1439908                       # Number of memory references
system.disk0.dma_read_bytes                      1024                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  2731008                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 308                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        459                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses::1                285                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            285                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1 34554.378947                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 22554.378947                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency           9847998                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::1                  285                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              285                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency      6427998                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                285                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses::1             42800                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         42800                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 98490.622664                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 86484.621636                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       4215398650                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses::1               42800                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           42800                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   3701541806                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             42800                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  3632.193297                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                16917                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      61445814                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               43085                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           43085                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 98067.695207                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 86061.733875                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         4225246648                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 43085                       # number of demand (read+write) misses
system.iocache.demand_misses::total             43085                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    3707969804                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               43085                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                      0.018442                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                 0.295068                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              43085                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          43085                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 98067.695207                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 86061.733875                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency        4225246648                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                43085                       # number of overall misses
system.iocache.overall_misses::total            43085                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   3707969804                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              43085                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     43053                       # number of replacements
system.iocache.sampled_refs                     43053                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                     0.295068                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle              2352390971000                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       42768                       # number of writebacks
system.l2.ReadExReq_accesses::0                157758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                 74085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                 50206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                 14558                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                 13422                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  7127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                  1354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  7089                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  430                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  463                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                  437                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  511                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                  433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                  552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            329392                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  108590.290191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  231234.217453                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  341213.938573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  1176740.417640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  1276336.388020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  2403674.337028                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  12652132.200886                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  2416559.035125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  37650520.879121                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  33458958.984375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 39839504.651163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 36999971.922246                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 39201343.249428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 33524436.399217                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 39563480.369515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 31034396.739130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40007.862972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency          17130987000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                  157758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                   74085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                   50206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                   14558                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                   13422                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    7127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                    1354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    7089                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     455                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    463                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                    437                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                    433                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                    552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              329392                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency     13178270000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0        2.087958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1        4.446136                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        6.560809                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       22.626185                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       24.541201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       46.217483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6      243.273264                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7       46.465228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8      723.938462                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9      643.343750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10     766.027907                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11     711.429806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12     753.757437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13     644.602740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14     760.720554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15     596.724638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                329392                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                 1821664                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                  290416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                  577261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                  147622                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                   72938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                   49893                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                   18700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                   24863                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                   15498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                   15106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                  15090                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                  23407                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                  15117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                  15157                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                  15197                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                  15204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3133133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    68919.127844                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    7384864.457831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    427933.732837                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    1757124.940277                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    1195858.172556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    2066876.639191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    28435534.793814                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    5535869.292524                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    54083272.058824                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    62687428.977273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   63407974.137931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   64145276.162791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   63407974.137931                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   66065793.413174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   61636801.675978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   21506798.245614                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  39976.286803                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                     1661578                       # number of ReadReq hits
system.l2.ReadReq_hits::1                      288922                       # number of ReadReq hits
system.l2.ReadReq_hits::2                      551479                       # number of ReadReq hits
system.l2.ReadReq_hits::3                      141343                       # number of ReadReq hits
system.l2.ReadReq_hits::4                       63712                       # number of ReadReq hits
system.l2.ReadReq_hits::5                       44555                       # number of ReadReq hits
system.l2.ReadReq_hits::6                       18312                       # number of ReadReq hits
system.l2.ReadReq_hits::7                       22870                       # number of ReadReq hits
system.l2.ReadReq_hits::8                       15294                       # number of ReadReq hits
system.l2.ReadReq_hits::9                       14930                       # number of ReadReq hits
system.l2.ReadReq_hits::10                      14916                       # number of ReadReq hits
system.l2.ReadReq_hits::11                      23235                       # number of ReadReq hits
system.l2.ReadReq_hits::12                      14943                       # number of ReadReq hits
system.l2.ReadReq_hits::13                      14990                       # number of ReadReq hits
system.l2.ReadReq_hits::14                      15018                       # number of ReadReq hits
system.l2.ReadReq_hits::15                      14691                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2920788                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            11032987500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.087879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.005144                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.044663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.042534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.126491                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.106989                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.020749                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.080159                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.013163                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.011651                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.011531                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.007348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.011510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.011018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.011779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.033741                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                    160086                       # number of ReadReq misses
system.l2.ReadReq_misses::1                      1494                       # number of ReadReq misses
system.l2.ReadReq_misses::2                     25782                       # number of ReadReq misses
system.l2.ReadReq_misses::3                      6279                       # number of ReadReq misses
system.l2.ReadReq_misses::4                      9226                       # number of ReadReq misses
system.l2.ReadReq_misses::5                      5338                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       388                       # number of ReadReq misses
system.l2.ReadReq_misses::7                      1993                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       204                       # number of ReadReq misses
system.l2.ReadReq_misses::9                       176                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      174                       # number of ReadReq misses
system.l2.ReadReq_misses::11                      172                       # number of ReadReq misses
system.l2.ReadReq_misses::12                      174                       # number of ReadReq misses
system.l2.ReadReq_misses::13                      167                       # number of ReadReq misses
system.l2.ReadReq_misses::14                      179                       # number of ReadReq misses
system.l2.ReadReq_misses::15                      513                       # number of ReadReq misses
system.l2.ReadReq_misses::total                212345                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       269                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        8478011000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          0.116419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          0.730249                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.367383                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.436615                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          2.907620                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          4.250616                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6         11.340963                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          8.529783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8         13.684088                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         14.039190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        14.054076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         9.060367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        14.028974                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        13.991951                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        13.955123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        13.948698                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  212076                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency    973528000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                70360                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                27922                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                35076                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                10498                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                 5851                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                 4343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                 2494                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                 2910                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                 2459                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                 2131                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                2349                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                4588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                2123                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                2104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                2377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                2665                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           180250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 108731.566231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 273990.151135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 218107.908541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 728743.855973                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 1307529.140318                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 1761536.495510                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 3067503.207698                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 2628987.285223                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 3111164.294429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 3590029.563585                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 3256855.257556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 1667470.139494                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 3603557.701366                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 3636099.334601                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3218490.954985                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2870676.547842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40054.224688                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          7650353000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                  70360                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                  27922                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                  35076                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                  10498                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                   5851                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                   4343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                   2494                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                   2910                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                   2459                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                   2131                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                  2349                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                  4588                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                  2123                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                  2104                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                  2377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  2665                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             180250                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     7219774000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0       2.561825                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1       6.455483                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       5.138841                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      17.169937                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      30.806700                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      41.503569                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      72.273456                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      61.941581                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      73.302155                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      84.584702                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     76.734781                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     39.287271                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     84.903439                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13     85.670152                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     75.830879                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     67.636023                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               180250                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency   7115958000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                471399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            471399                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                    471399                       # number of Writeback hits
system.l2.Writeback_hits::total                471399                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets 13615.384615                       # average number of cycles each access was blocked
system.l2.avg_refs                           7.504021                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                      13                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets           177000                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                  1979422                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                   364501                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                   627467                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                   162180                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                    86360                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                    57020                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                    20054                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                    31952                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                    15953                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                    15618                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                   15520                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                   23870                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                   15554                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                   15668                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                   15630                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                   15756                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3462525                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     88609.426322                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     372642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     370637.133495                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     1351632.888612                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     1243552.388732                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     2259444.404332                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     16167608.783008                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     3101076.249725                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     42737442.336874                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     40936009.447674                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    46629096.854305                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    44352715.748031                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    46094884.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    41539785.398230                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    46019566.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    26445046.478873                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   39995.495579                       # average overall mshr miss latency
system.l2.demand_hits::0                      1661578                       # number of demand (read+write) hits
system.l2.demand_hits::1                       288922                       # number of demand (read+write) hits
system.l2.demand_hits::2                       551479                       # number of demand (read+write) hits
system.l2.demand_hits::3                       141343                       # number of demand (read+write) hits
system.l2.demand_hits::4                        63712                       # number of demand (read+write) hits
system.l2.demand_hits::5                        44555                       # number of demand (read+write) hits
system.l2.demand_hits::6                        18312                       # number of demand (read+write) hits
system.l2.demand_hits::7                        22870                       # number of demand (read+write) hits
system.l2.demand_hits::8                        15294                       # number of demand (read+write) hits
system.l2.demand_hits::9                        14930                       # number of demand (read+write) hits
system.l2.demand_hits::10                       14916                       # number of demand (read+write) hits
system.l2.demand_hits::11                       23235                       # number of demand (read+write) hits
system.l2.demand_hits::12                       14943                       # number of demand (read+write) hits
system.l2.demand_hits::13                       14990                       # number of demand (read+write) hits
system.l2.demand_hits::14                       15018                       # number of demand (read+write) hits
system.l2.demand_hits::15                       14691                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2920788                       # number of demand (read+write) hits
system.l2.demand_miss_latency             28163974500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.160574                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.207349                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.121103                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.128481                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.262251                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.218608                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.086865                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.284239                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.041309                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.044052                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.038918                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.026602                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.039282                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.043273                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.039155                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.067593                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                     317844                       # number of demand (read+write) misses
system.l2.demand_misses::1                      75579                       # number of demand (read+write) misses
system.l2.demand_misses::2                      75988                       # number of demand (read+write) misses
system.l2.demand_misses::3                      20837                       # number of demand (read+write) misses
system.l2.demand_misses::4                      22648                       # number of demand (read+write) misses
system.l2.demand_misses::5                      12465                       # number of demand (read+write) misses
system.l2.demand_misses::6                       1742                       # number of demand (read+write) misses
system.l2.demand_misses::7                       9082                       # number of demand (read+write) misses
system.l2.demand_misses::8                        659                       # number of demand (read+write) misses
system.l2.demand_misses::9                        688                       # number of demand (read+write) misses
system.l2.demand_misses::10                       604                       # number of demand (read+write) misses
system.l2.demand_misses::11                       635                       # number of demand (read+write) misses
system.l2.demand_misses::12                       611                       # number of demand (read+write) misses
system.l2.demand_misses::13                       678                       # number of demand (read+write) misses
system.l2.demand_misses::14                       612                       # number of demand (read+write) misses
system.l2.demand_misses::15                      1065                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                 541737                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        269                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        21656281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           0.273549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1           1.485505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           0.862943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           3.338685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           6.269893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           9.496107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          27.000499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          16.946294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          33.941453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          34.669484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         34.888402                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11         22.684039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12         34.812138                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13         34.558846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14         34.642866                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15         34.365829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   541468                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.124312                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.009379                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.017128                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.004878                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.002892                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.002376                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.002166                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.003964                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.002085                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.001982                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.001980                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.002090                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.002039                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002033                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.001999                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.007622                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.380408                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4073.441359                       # Average occupied blocks per context
system.l2.occ_blocks::1                    307.338295                       # Average occupied blocks per context
system.l2.occ_blocks::2                    561.250738                       # Average occupied blocks per context
system.l2.occ_blocks::3                    159.844991                       # Average occupied blocks per context
system.l2.occ_blocks::4                     94.749279                       # Average occupied blocks per context
system.l2.occ_blocks::5                     77.865721                       # Average occupied blocks per context
system.l2.occ_blocks::6                     70.969329                       # Average occupied blocks per context
system.l2.occ_blocks::7                    129.885472                       # Average occupied blocks per context
system.l2.occ_blocks::8                     68.328540                       # Average occupied blocks per context
system.l2.occ_blocks::9                     64.959717                       # Average occupied blocks per context
system.l2.occ_blocks::10                    64.884934                       # Average occupied blocks per context
system.l2.occ_blocks::11                    68.484189                       # Average occupied blocks per context
system.l2.occ_blocks::12                    66.825528                       # Average occupied blocks per context
system.l2.occ_blocks::13                    66.630419                       # Average occupied blocks per context
system.l2.occ_blocks::14                    65.512483                       # Average occupied blocks per context
system.l2.occ_blocks::15                   249.756253                       # Average occupied blocks per context
system.l2.occ_blocks::16                 12465.221683                       # Average occupied blocks per context
system.l2.overall_accesses::0                 1979422                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                  364501                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                  627467                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                  162180                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                   86360                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                   57020                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                   20054                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                   31952                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                   15953                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                   15618                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                  15520                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                  23870                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                  15554                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                  15668                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                  15630                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                  15756                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3462525                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    88609.426322                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    372642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    370637.133495                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    1351632.888612                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    1243552.388732                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    2259444.404332                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    16167608.783008                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    3101076.249725                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    42737442.336874                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    40936009.447674                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   46629096.854305                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   44352715.748031                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   46094884.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   41539785.398230                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   46019566.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   26445046.478873                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  39995.495579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                     1661578                       # number of overall hits
system.l2.overall_hits::1                      288922                       # number of overall hits
system.l2.overall_hits::2                      551479                       # number of overall hits
system.l2.overall_hits::3                      141343                       # number of overall hits
system.l2.overall_hits::4                       63712                       # number of overall hits
system.l2.overall_hits::5                       44555                       # number of overall hits
system.l2.overall_hits::6                       18312                       # number of overall hits
system.l2.overall_hits::7                       22870                       # number of overall hits
system.l2.overall_hits::8                       15294                       # number of overall hits
system.l2.overall_hits::9                       14930                       # number of overall hits
system.l2.overall_hits::10                      14916                       # number of overall hits
system.l2.overall_hits::11                      23235                       # number of overall hits
system.l2.overall_hits::12                      14943                       # number of overall hits
system.l2.overall_hits::13                      14990                       # number of overall hits
system.l2.overall_hits::14                      15018                       # number of overall hits
system.l2.overall_hits::15                      14691                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                 2920788                       # number of overall hits
system.l2.overall_miss_latency            28163974500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.160574                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.207349                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.121103                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.128481                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.262251                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.218608                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.086865                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.284239                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.041309                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.044052                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.038918                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.026602                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.039282                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.043273                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.039155                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.067593                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                    317844                       # number of overall misses
system.l2.overall_misses::1                     75579                       # number of overall misses
system.l2.overall_misses::2                     75988                       # number of overall misses
system.l2.overall_misses::3                     20837                       # number of overall misses
system.l2.overall_misses::4                     22648                       # number of overall misses
system.l2.overall_misses::5                     12465                       # number of overall misses
system.l2.overall_misses::6                      1742                       # number of overall misses
system.l2.overall_misses::7                      9082                       # number of overall misses
system.l2.overall_misses::8                       659                       # number of overall misses
system.l2.overall_misses::9                       688                       # number of overall misses
system.l2.overall_misses::10                      604                       # number of overall misses
system.l2.overall_misses::11                      635                       # number of overall misses
system.l2.overall_misses::12                      611                       # number of overall misses
system.l2.overall_misses::13                      678                       # number of overall misses
system.l2.overall_misses::14                      612                       # number of overall misses
system.l2.overall_misses::15                     1065                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                541737                       # number of overall misses
system.l2.overall_mshr_hits                       269                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       21656281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          0.273549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1          1.485505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          0.862943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          3.338685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          6.269893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          9.496107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         27.000499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         16.946294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         33.941453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         34.669484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        34.888402                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11        22.684039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12        34.812138                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13        34.558846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14        34.642866                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15        34.365829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  541468                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency   8089486000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                         354789                       # number of replacements
system.l2.sampled_refs                         354789                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18655.948931                       # Cycle average of tags in use
system.l2.total_refs                          2662344                       # Total number of references to valid blocks.
system.l2.warmup_cycle                     6028361000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           172567                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               17262243                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389576                       # Number of bytes of host memory used
host_seconds                                    10.84                       # Real time elapsed on the host
host_tick_rate                             1637102662                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   187128480                       # Number of instructions simulated
sim_seconds                                  0.017747                       # Number of seconds simulated
sim_ticks                                 17747108000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          376                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 14847.826087                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency 11847.826087                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          330                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       683000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.122340                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           46                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           46                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       545000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.122340                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           46                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         18801                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        18801                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 16158.054711                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 13158.054711                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             18472                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         18472                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      5316000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.017499                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             329                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          329                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      4329000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.017499                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           329                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29411500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          288                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          288                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 23238.095238                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 23026.666667                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          204                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          204                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1952000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.291667                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           84                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           84                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1727000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.260417                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           75                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         9085                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         9085                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 49343.283582                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 46343.283582                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             8951                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         8951                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      6612000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.014750                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0            134                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          134                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      6210000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.014750                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses          134                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     17433000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                38.739837                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          27886                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        27886                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 25762.419006                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 22762.419006                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              27423                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          27423                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency      11928000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.016603                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              463                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          463                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency     10539000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.016603                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            463                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.817379                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          836.996580                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         27886                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        27886                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 25762.419006                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 22762.419006                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             27423                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         27423                       # number of overall hits
system.cpu00.dcache.overall_miss_latency     11928000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.016603                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             463                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          463                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency     10539000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.016603                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           463                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     46844500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  123                       # number of replacements
system.cpu00.dcache.sampled_refs                  123                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              833.996580                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                   4765                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     25                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      28903                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      19404                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      9499                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         93480                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        93480                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 17673.228346                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 14673.228346                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             93226                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         93226                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      4489000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002717                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             254                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      3727000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002717                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           254                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                67.586614                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          93480                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        93480                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 17673.228346                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 14673.228346                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              93226                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          93226                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       4489000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002717                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              254                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          254                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      3727000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002717                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            254                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         93480                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        93480                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 17673.228346                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 14673.228346                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             93226                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         93226                       # number of overall hits
system.cpu00.icache.overall_miss_latency      4489000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002717                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             254                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          254                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      3727000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002717                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           254                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  254                       # number of replacements
system.cpu00.icache.sampled_refs                  254                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  17167                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.989403                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  7350                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      7350                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 507     87.41%     87.41% # number of callpals executed
system.cpu00.kern.callpal::rdps                    41      7.07%     94.48% # number of callpals executed
system.cpu00.kern.callpal::rti                     32      5.52%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  580                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      612                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     32                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    180     31.52%     31.52% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      0.88%     32.40% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    18      3.15%     35.55% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     9      1.58%     37.13% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   359     62.87%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                571                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     180     47.00%     47.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.31%     48.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     18      4.70%     53.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      9      2.35%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    171     44.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 383                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            17442128500     99.22%     99.22% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2361500      0.01%     99.24% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               7223500      0.04%     99.28% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               5736500      0.03%     99.31% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             120935000      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        17578385000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.476323                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              32                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.010597                       # Percentage of non-idle cycles
system.cpu00.numCycles                       35156770                       # number of cpu cycles simulated
system.cpu00.num_insts                          93480                       # Number of instructions executed
system.cpu00.num_refs                           28958                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 19789.473684                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 16789.473684                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0          103                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       752000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.269504                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       638000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.269504                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          9208                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         9208                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 19676.829268                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 16676.829268                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              8880                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          8880                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      6454000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.035621                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             328                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          328                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      5470000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.035621                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           328                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0          119                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          119                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 16872.727273                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 17622.222222                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           64                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           64                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       928000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.462185                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           55                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       793000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.378151                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 53432.432432                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 50432.432432                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             4302                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         4302                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1977000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.008527                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             37                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           37                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1866000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.008527                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           37                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      5717000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                12.200000                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0          13547                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        13547                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 23098.630137                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 20098.630137                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0              13182                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          13182                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       8431000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.026943                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              365                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          365                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      7336000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.026943                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            365                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.450775                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          461.593418                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0         13547                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        13547                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 23098.630137                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 20098.630137                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0             13182                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total         13182                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      8431000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.026943                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             365                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          365                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      7336000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.026943                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           365                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      5717000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  100                       # number of replacements
system.cpu01.dcache.sampled_refs                  100                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              461.593418                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1220                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     17                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                      13834                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       9349                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      4485                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         42620                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        42620                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 15210.526316                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 12210.526316                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             42544                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         42544                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency      1156000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001783                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       928000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001783                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs               229.671053                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          42620                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        42620                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 15210.526316                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 12210.526316                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              42544                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          42544                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency       1156000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001783                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       928000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001783                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         42620                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        42620                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 15210.526316                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 12210.526316                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             42544                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         42544                       # number of overall hits
system.cpu01.icache.overall_miss_latency      1156000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001783                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              76                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           76                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       928000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001783                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   76                       # number of replacements
system.cpu01.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                  17455                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995889                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      4599                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu01.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu01.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  321                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            17537955000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               7062500      0.04%     99.80% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               5574500      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              29091000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        17579683000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                27                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004111                       # Percentage of non-idle cycles
system.cpu01.numCycles                       35159366                       # number of cpu cycles simulated
system.cpu01.num_insts                          42620                       # Number of instructions executed
system.cpu01.num_refs                           13879                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0         4260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         4260                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 14318.681319                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 11318.681319                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0         3896                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         3896                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency      5212000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.085446                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0          364                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          364                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency      4120000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.085446                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses          364                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0        233453                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       233453                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 16774.745315                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 13774.242234                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu02.dcache.ReadReq_hits::0            225502                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        225502                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency    133376000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.034058                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0            7951                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         7951                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency    109519000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.034058                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses          7951                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_uncacheable_latency     44027500                       # number of ReadReq MSHR uncacheable cycles
system.cpu02.dcache.StoreCondReq_accesses::0         4223                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         4223                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 43891.016200                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 41085.798817                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         3544                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         3544                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     29802000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.160786                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0          679                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          679                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     27774000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.160076                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses          676                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       139879                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       139879                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 52803.422112                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 49803.422112                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           133421                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       133421                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    341004500                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.046168                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           6458                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         6458                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    321630500                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.046168                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         6458                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency     78114500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                30.807339                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0         373332                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       373332                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 32922.513707                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 29922.236102                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0             358923                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         358923                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     474380500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.038596                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            14409                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        14409                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency    431149500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.038596                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          14409                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.862313                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          883.008026                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0        373332                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       373332                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 32922.513707                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 29922.236102                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0            358923                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total        358923                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    474380500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.038596                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           14409                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        14409                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency    431149500                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.038596                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         14409                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency    122142000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                11990                       # number of replacements
system.cpu02.dcache.sampled_refs                11990                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              883.008026                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 369380                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                   6417                       # number of writebacks
system.cpu02.dtb.data_accesses                  47816                       # DTB accesses
system.cpu02.dtb.data_acv                          10                       # DTB access violations
system.cpu02.dtb.data_hits                     381939                       # DTB hits
system.cpu02.dtb.data_misses                      432                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                  32785                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                     237351                       # DTB read hits
system.cpu02.dtb.read_misses                      353                       # DTB read misses
system.cpu02.dtb.write_accesses                 15031                       # DTB write accesses
system.cpu02.dtb.write_acv                         10                       # DTB write access violations
system.cpu02.dtb.write_hits                    144588                       # DTB write hits
system.cpu02.dtb.write_misses                      79                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       1149956                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1149956                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 16782.080330                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 13780.621353                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           1120826                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1120826                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency    488862000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.025331                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0           29130                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        29130                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency    401429500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.025331                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses         29130                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                38.679368                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        1149956                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1149956                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 16782.080330                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 13780.621353                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            1120826                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1120826                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency     488862000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.025331                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0            29130                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        29130                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency    401429500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.025331                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses          29130                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       1149956                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1149956                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 16782.080330                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 13780.621353                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           1120826                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       1120826                       # number of overall hits
system.cpu02.icache.overall_miss_latency    488862000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.025331                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0           29130                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total        29130                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency    401429500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.025331                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses         29130                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                29130                       # number of replacements
system.cpu02.icache.sampled_refs                29130                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                1126730                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.852937                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                181372                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                    181050                       # ITB hits
system.cpu02.itb.fetch_misses                     322                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                  18      0.47%      0.47% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  81      2.11%      2.57% # number of callpals executed
system.cpu02.kern.callpal::tbi                      5      0.13%      2.70% # number of callpals executed
system.cpu02.kern.callpal::swpipl                3307     85.96%     88.67% # number of callpals executed
system.cpu02.kern.callpal::rdps                   202      5.25%     93.92% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.03%     93.94% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.03%     93.97% # number of callpals executed
system.cpu02.kern.callpal::rti                    159      4.13%     98.10% # number of callpals executed
system.cpu02.kern.callpal::callsys                 36      0.94%     99.04% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.03%     99.06% # number of callpals executed
system.cpu02.kern.callpal::rdunique                35      0.91%     99.97% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.03%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 3847                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                     4672                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                    125                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                   1188     33.68%     33.68% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    34      0.96%     34.65% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    18      0.51%     35.16% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     9      0.26%     35.41% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  2278     64.59%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               3527                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1186     48.93%     48.93% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     34      1.40%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     18      0.74%     51.07% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      9      0.37%     51.44% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1177     48.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                2424                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            16571714500     94.26%     94.26% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21              18871000      0.11%     94.37% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               7712500      0.04%     94.41% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7676000      0.04%     94.46% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             974599000      5.54%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        17580573000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998316                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.516681                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                97                      
system.cpu02.kern.mode_good::user                  97                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel             240                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.404167                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      22174347000     98.69%     98.69% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          293814000      1.31%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     81                       # number of times the context was actually changed
system.cpu02.kern.syscall::2                        1      5.56%      5.56% # number of syscalls executed
system.cpu02.kern.syscall::4                        6     33.33%     38.89% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     22.22%     61.11% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      5.56%     66.67% # number of syscalls executed
system.cpu02.kern.syscall::71                       2     11.11%     77.78% # number of syscalls executed
system.cpu02.kern.syscall::74                       1      5.56%     83.33% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      5.56%     88.89% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      5.56%     94.44% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      5.56%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   18                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.147063                       # Percentage of non-idle cycles
system.cpu02.numCycles                       35161146                       # number of cpu cycles simulated
system.cpu02.num_insts                        1149514                       # Number of instructions executed
system.cpu02.num_refs                          384396                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        70086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        70086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  9760.416667                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  6760.416667                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0        69894                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total        69894                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency      1874000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.002739                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0          192                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency      1298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.002739                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses          192                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       2347349                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      2347349                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 20905.079251                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 17904.899135                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu03.dcache.ReadReq_hits::0           2344573                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       2344573                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency     58032500                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.001183                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0            2776                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2776                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency     49704000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.001183                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses          2776                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_uncacheable_latency       992000                       # number of ReadReq MSHR uncacheable cycles
system.cpu03.dcache.StoreCondReq_accesses::0        70069                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        70069                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 17861.344538                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 15809.734513                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0        69831                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total        69831                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency      4251000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.003397                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0          238                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total          238                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency      3573000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.003225                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses          226                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0      1640262                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      1640262                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 43962.822936                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 40962.822936                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0          1638675                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      1638675                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency     69769000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.000968                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           1587                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         1587                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency     65008000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         1587                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency     19618500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs              1331.561948                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        3987611                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      3987611                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 29292.115517                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 26292.000917                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            3983248                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        3983248                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     127801500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.001094                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0             4363                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         4363                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency    114712000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.001094                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses           4363                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.776369                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          795.002049                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       3987611                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      3987611                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 29292.115517                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 26292.000917                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           3983248                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       3983248                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    127801500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.001094                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0            4363                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total         4363                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency    114712000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.001094                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses          4363                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency     20610500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                 3059                       # number of replacements
system.cpu03.dcache.sampled_refs                 3059                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              795.002049                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                4073248                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                   1352                       # number of writebacks
system.cpu03.dtb.data_accesses                4091977                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                    4127674                       # DTB hits
system.cpu03.dtb.data_misses                       95                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                2397475                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                    2417319                       # DTB read hits
system.cpu03.dtb.read_misses                       84                       # DTB read misses
system.cpu03.dtb.write_accesses               1694502                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                   1710355                       # DTB write hits
system.cpu03.dtb.write_misses                      11                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       8778938                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      8778938                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 21028.079710                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 18026.811594                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           8776178                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       8776178                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     58037500                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000314                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            2760                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         2760                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     49754000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000314                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          2760                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              2698.664734                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        8778938                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      8778938                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 21028.079710                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 18026.811594                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            8776178                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        8776178                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      58037500                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000314                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             2760                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         2760                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     49754000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000314                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           2760                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                 0.999916                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0          511.957014                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       8778938                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      8778938                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 21028.079710                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 18026.811594                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           8776178                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       8776178                       # number of overall hits
system.cpu03.icache.overall_miss_latency     58037500                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000314                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            2760                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         2760                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     49754000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000314                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          2760                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 2759                       # number of replacements
system.cpu03.icache.sampled_refs                 2759                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse              511.957014                       # Cycle average of tags in use
system.cpu03.icache.total_refs                7445616                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.261171                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               8670108                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   8670069                       # ITB hits
system.cpu03.itb.fetch_misses                      39                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                 106     15.19%     15.19% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  12      1.72%     16.91% # number of callpals executed
system.cpu03.kern.callpal::tbi                      1      0.14%     17.05% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 469     67.19%     84.24% # number of callpals executed
system.cpu03.kern.callpal::rdps                    53      7.59%     91.83% # number of callpals executed
system.cpu03.kern.callpal::rti                     34      4.87%     96.70% # number of callpals executed
system.cpu03.kern.callpal::callsys                  2      0.29%     96.99% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.14%     97.13% # number of callpals executed
system.cpu03.kern.callpal::rdunique                20      2.87%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  698                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      854                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                    171     32.57%     32.57% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    18      3.43%     36.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     4      0.76%     36.76% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   332     63.24%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                525                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     171     47.50%     47.50% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     18      5.00%     52.50% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      4      1.11%     53.61% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    167     46.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 360                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            17477683500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               7753000      0.04%     99.47% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               3858500      0.02%     99.49% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              89796000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        17579091000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.503012                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                25                      
system.cpu03.kern.mode_good::user                  25                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              46                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                25                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.543478                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       8807587000     40.72%     40.72% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        12824572000     59.28%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.738829                       # Percentage of non-idle cycles
system.cpu03.numCycles                       35158182                       # number of cpu cycles simulated
system.cpu03.num_insts                        8778843                       # Number of instructions executed
system.cpu03.num_refs                         4128122                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          616                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 17955.882353                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 14955.882353                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0          548                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          548                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency      1221000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.110390                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           68                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           68                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency      1017000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.110390                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           68                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0         33642                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        33642                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 16715.347849                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 13715.347849                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0             31759                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31759                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency     31475000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.055972                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0            1883                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1883                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency     25826000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.055972                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses          1883                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0          597                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          597                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 36781.021898                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 34604.477612                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0          460                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          460                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency      5039000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.229481                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0          137                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total          137                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency      4637000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.224456                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses          134                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0        20513                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        20513                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 54729.543497                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 51729.543497                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0            19352                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        19352                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency     63541000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.056598                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           1161                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1161                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency     60058000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.056598                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         1161                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      5612500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                30.074698                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0          54155                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        54155                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 31214.191853                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 28214.191853                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0              51111                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          51111                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency      95016000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.056209                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0             3044                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3044                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency     85884000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.056209                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses           3044                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.617792                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          632.618966                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0         54155                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        54155                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 31214.191853                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 28214.191853                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0             51111                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total         51111                       # number of overall hits
system.cpu04.dcache.overall_miss_latency     95016000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.056209                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0            3044                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3044                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency     85884000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.056209                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses          3044                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      5612500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                 2316                       # number of replacements
system.cpu04.dcache.sampled_refs                 2316                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              632.618966                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                  69653                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                    926                       # number of writebacks
system.cpu04.dtb.data_accesses                   2701                       # DTB accesses
system.cpu04.dtb.data_acv                          21                       # DTB access violations
system.cpu04.dtb.data_hits                      54743                       # DTB hits
system.cpu04.dtb.data_misses                      365                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                   1826                       # DTB read accesses
system.cpu04.dtb.read_acv                          12                       # DTB read access violations
system.cpu04.dtb.read_hits                      33712                       # DTB read hits
system.cpu04.dtb.read_misses                      327                       # DTB read misses
system.cpu04.dtb.write_accesses                   875                       # DTB write accesses
system.cpu04.dtb.write_acv                          9                       # DTB write access violations
system.cpu04.dtb.write_hits                     21031                       # DTB write hits
system.cpu04.dtb.write_misses                      38                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0        156211                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       156211                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 16651.820294                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 13651.432998                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0            154920                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        154920                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     21497500                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.008264                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            1291                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1291                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     17624000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.008264                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          1291                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs               101.762200                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0         156211                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       156211                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 16651.820294                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 13651.432998                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0             154920                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         154920                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      21497500                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.008264                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             1291                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1291                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     17624000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.008264                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           1291                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0        156211                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       156211                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 16651.820294                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 13651.432998                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0            154920                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total        154920                       # number of overall hits
system.cpu04.icache.overall_miss_latency     21497500                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.008264                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            1291                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         1291                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     17624000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.008264                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          1291                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 1291                       # number of replacements
system.cpu04.icache.sampled_refs                 1291                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                 131375                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.981096                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                 28093                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                     27968                       # ITB hits
system.cpu04.itb.fetch_misses                     125                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   1      0.16%      0.16% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  58      9.32%      9.49% # number of callpals executed
system.cpu04.kern.callpal::tbi                      5      0.80%     10.29% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 415     66.72%     77.01% # number of callpals executed
system.cpu04.kern.callpal::rdps                    37      5.95%     82.96% # number of callpals executed
system.cpu04.kern.callpal::rti                     95     15.27%     98.23% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      1.45%     99.68% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.32%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  622                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                     1161                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                    192     35.69%     35.69% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    18      3.35%     39.03% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    10      1.86%     40.89% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   318     59.11%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                538                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     192     47.76%     47.76% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     18      4.48%     52.24% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     10      2.49%     54.73% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    182     45.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 402                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            17498300500     99.56%     99.56% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               7140000      0.04%     99.61% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7935500      0.05%     99.65% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              61472000      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        17574848000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.572327                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                67                      
system.cpu04.kern.mode_good::user                  67                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel             153                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.437908                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      20865185000     99.88%     99.88% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           25630000      0.12%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu04.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.018904                       # Percentage of non-idle cycles
system.cpu04.numCycles                       35149696                       # number of cpu cycles simulated
system.cpu04.num_insts                         155825                       # Number of instructions executed
system.cpu04.num_refs                           55932                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0         1450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         1450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 15678.082192                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 12678.082192                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0         1304                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         1304                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency      2289000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.100690                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0          146                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          146                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency      1851000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.100690                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses          146                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         89000                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        89000                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 32037.385174                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 29037.385174                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             84319                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         84319                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency    149967000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.052596                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            4681                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         4681                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency    135924000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.052596                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          4681                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0         1428                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         1428                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 41933.566434                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 39228.873239                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         1142                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         1142                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     11993000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.200280                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0          286                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          286                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     11141000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.198880                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses          284                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        92080                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        92080                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 55690.899001                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 52690.899001                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            84872                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        84872                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    401420000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.078280                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           7208                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         7208                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    379796000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.078280                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         7208                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      7295000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                14.661121                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0         181080                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total       181080                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 46377.912356                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 43377.912356                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0             169191                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total         169191                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     551387000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.065656                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            11889                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        11889                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    515720000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.065656                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          11889                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.677089                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          693.338726                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0        181080                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total       181080                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 46377.912356                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 43377.912356                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0            169191                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total        169191                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    551387000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.065656                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           11889                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        11889                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    515720000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.065656                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         11889                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      7295000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                10939                       # number of replacements
system.cpu05.dcache.sampled_refs                10939                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              692.338726                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                 160378                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   6932                       # number of writebacks
system.cpu05.dtb.data_accesses                  49579                       # DTB accesses
system.cpu05.dtb.data_acv                           5                       # DTB access violations
system.cpu05.dtb.data_hits                     183457                       # DTB hits
system.cpu05.dtb.data_misses                      477                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                      89982                       # DTB read hits
system.cpu05.dtb.read_misses                      371                       # DTB read misses
system.cpu05.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu05.dtb.write_acv                          5                       # DTB write access violations
system.cpu05.dtb.write_hits                     93475                       # DTB write hits
system.cpu05.dtb.write_misses                     106                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        470557                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       470557                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 20196.020800                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 17196.020800                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            466134                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        466134                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     89327000                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.009399                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            4423                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         4423                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     76058000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.009399                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          4423                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs                79.459747                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         470557                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       470557                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 20196.020800                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 17196.020800                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             466134                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         466134                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      89327000                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.009399                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             4423                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         4423                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     76058000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.009399                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           4423                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 0.999998                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          511.998900                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        470557                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       470557                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 20196.020800                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 17196.020800                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            466134                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        466134                       # number of overall hits
system.cpu05.icache.overall_miss_latency     89327000                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.009399                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            4423                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         4423                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     76058000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.009399                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          4423                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 4422                       # number of replacements
system.cpu05.icache.sampled_refs                 4422                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              511.998900                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 351371                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.926740                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                166954                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                    166802                       # ITB hits
system.cpu05.itb.fetch_misses                     152                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                  15      1.62%      1.62% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  53      5.72%      7.34% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 678     73.14%     80.47% # number of callpals executed
system.cpu05.kern.callpal::rdps                    37      3.99%     84.47% # number of callpals executed
system.cpu05.kern.callpal::wrusp                    1      0.11%     84.57% # number of callpals executed
system.cpu05.kern.callpal::rti                    126     13.59%     98.17% # number of callpals executed
system.cpu05.kern.callpal::callsys                 15      1.62%     99.78% # number of callpals executed
system.cpu05.kern.callpal::imb                      2      0.22%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  927                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                     1588                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    344     41.40%     41.40% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    18      2.17%     43.56% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     9      1.08%     44.65% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   460     55.35%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                831                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     342     48.72%     48.72% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     18      2.56%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      9      1.28%     52.56% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    333     47.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 702                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            18003461000     99.46%     99.46% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               7178500      0.04%     99.50% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               5965500      0.03%     99.53% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              84830000      0.47%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        18101435000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                0.994186                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.723913                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                97                      
system.cpu05.kern.mode_good::user                  98                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel             178                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.544944                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      18814604000     98.35%     98.35% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user          315082000      1.65%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu05.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu05.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu05.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu05.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu05.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu05.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   12                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.073260                       # Percentage of non-idle cycles
system.cpu05.numCycles                       36204896                       # number of cpu cycles simulated
system.cpu05.num_insts                         470074                       # Number of instructions executed
system.cpu05.num_refs                          184812                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0        16000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency        13000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           88                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       368000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.207207                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           23                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       299000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.207207                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           23                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          6445                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         6445                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 19480.519481                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 16480.519481                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              6368                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          6368                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency      1500000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.011947                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0              77                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency      1269000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.011947                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses            77                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 25333.333333                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 22333.333333                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           60                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           60                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency      1064000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.411765                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           42                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       938000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.411765                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           42                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         3540                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         3540                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 59032.258065                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 56032.258065                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             3509                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         3509                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1830000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.008757                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             31                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1737000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.008757                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           31                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      5403000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                11.111111                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0           9985                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         9985                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 30833.333333                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 27833.333333                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0               9877                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           9877                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       3330000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.010816                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0              108                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          108                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      3006000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.010816                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses            108                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.802871                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          822.140159                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0          9985                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         9985                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 30833.333333                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 27833.333333                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0              9877                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total          9877                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      3330000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.010816                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0             108                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total          108                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      3006000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.010816                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses           108                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      5403000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   18                       # number of replacements
system.cpu06.dcache.sampled_refs                   18                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              822.140159                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                    200                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                      7                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                      10225                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       6556                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      3669                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         29047                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        29047                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0        21125                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency        18125                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0             29039                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         29039                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency       169000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000275                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0               8                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency       145000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000275                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses             8                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                       59                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          29047                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        29047                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0        21125                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency        18125                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              29039                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          29039                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency        169000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000275                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0                8                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            8                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency       145000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000275                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses              8                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         29047                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        29047                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0        21125                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency        18125                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             29039                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         29039                       # number of overall hits
system.cpu06.icache.overall_miss_latency       169000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000275                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0               8                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total            8                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency       145000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000275                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses             8                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                    8                       # number of replacements
system.cpu06.icache.sampled_refs                    8                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                    472                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.997213                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  4527                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      4527                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 250     79.87%     79.87% # number of callpals executed
system.cpu06.kern.callpal::rdps                    36     11.50%     91.37% # number of callpals executed
system.cpu06.kern.callpal::rti                     27      8.63%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  313                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      340                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     80     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    18      5.92%     32.24% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     9      2.96%     35.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   197     64.80%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                304                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      80     44.94%     44.94% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     18     10.11%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      9      5.06%     60.11% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     71     39.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 178                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            17535394000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               6745500      0.04%     99.81% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               6267500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              27865000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        17576272000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.360406                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.002787                       # Percentage of non-idle cycles
system.cpu06.numCycles                       35152544                       # number of cpu cycles simulated
system.cpu06.num_insts                          29047                       # Number of instructions executed
system.cpu06.num_refs                           10270                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          768                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 15766.917293                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency 12766.917293                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0          635                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          635                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency      2097000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.173177                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          133                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      1698000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.173177                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          133                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0         39289                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        39289                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 14345.525292                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 11345.525292                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0             36719                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         36719                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     36868000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.065413                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            2570                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         2570                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     29158000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.065413                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          2570                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          747                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 43626.016260                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 42668.085106                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0          501                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          501                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     10732000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.329317                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0          246                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          246                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     10027000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.314592                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses          235                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        29975                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        29975                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 53990.178571                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 50990.178571                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            27735                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        27735                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    120938000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.074729                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           2240                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         2240                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    114218000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.074729                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         2240                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      5346500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                16.787022                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0          69264                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        69264                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 32807.900208                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 29807.900208                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0              64454                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          64454                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     157806000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.069444                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0             4810                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         4810                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    143376000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.069444                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses           4810                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.934269                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          956.691852                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0         69264                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        69264                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 32807.900208                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 29807.900208                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0             64454                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total         64454                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    157806000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.069444                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0            4810                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total         4810                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    143376000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.069444                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses          4810                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      5346500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 4315                       # number of replacements
system.cpu07.dcache.sampled_refs                 4315                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              956.691852                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                  72436                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   2888                       # number of writebacks
system.cpu07.dtb.data_accesses                   6267                       # DTB accesses
system.cpu07.dtb.data_acv                           7                       # DTB access violations
system.cpu07.dtb.data_hits                      70676                       # DTB hits
system.cpu07.dtb.data_misses                       96                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                   4023                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                      39949                       # DTB read hits
system.cpu07.dtb.read_misses                       82                       # DTB read misses
system.cpu07.dtb.write_accesses                  2244                       # DTB write accesses
system.cpu07.dtb.write_acv                          7                       # DTB write access violations
system.cpu07.dtb.write_hits                     30727                       # DTB write hits
system.cpu07.dtb.write_misses                      14                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0        198135                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       198135                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 23166.802113                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 20166.598944                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0            195674                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        195674                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     57013500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.012421                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            2461                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         2461                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     49630000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.012421                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          2461                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs               122.950407                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0         198135                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       198135                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 23166.802113                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 20166.598944                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0             195674                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         195674                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      57013500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.012421                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             2461                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         2461                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     49630000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.012421                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           2461                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0          511.999925                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0        198135                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       198135                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 23166.802113                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 20166.598944                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0            195674                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total        195674                       # number of overall hits
system.cpu07.icache.overall_miss_latency     57013500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.012421                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            2461                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         2461                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     49630000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.012421                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          2461                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 2460                       # number of replacements
system.cpu07.icache.sampled_refs                 2460                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse              511.999925                       # Cycle average of tags in use
system.cpu07.icache.total_refs                 302458                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.972145                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                 31082                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                     30998                       # ITB hits
system.cpu07.itb.fetch_misses                      84                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                   1      0.14%      0.14% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  12      1.71%      1.85% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.14%      1.99% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 604     86.04%     88.03% # number of callpals executed
system.cpu07.kern.callpal::rdps                    36      5.13%     93.16% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.14%     93.30% # number of callpals executed
system.cpu07.kern.callpal::rti                     41      5.84%     99.15% # number of callpals executed
system.cpu07.kern.callpal::callsys                  6      0.85%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  702                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      916                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     28                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    252     37.50%     37.50% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    18      2.68%     40.18% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     9      1.34%     41.52% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   393     58.48%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                672                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     252     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     18      3.45%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      9      1.72%     53.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    243     46.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 522                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            17105513500     99.31%     99.31% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               6895000      0.04%     99.35% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               6622500      0.04%     99.39% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             105502000      0.61%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        17224533000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.618321                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                15                      
system.cpu07.kern.mode_good::user                  14                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              54                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.277778                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel        347569000     85.88%     85.88% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user           57131000     14.12%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu07.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.027855                       # Percentage of non-idle cycles
system.cpu07.numCycles                       34446678                       # number of cpu cycles simulated
system.cpu07.num_insts                         198033                       # Number of instructions executed
system.cpu07.num_refs                           71051                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0 17963.414634                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency 14963.414634                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0          569                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          569                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency      1473000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.125960                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           82                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           82                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency      1227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.125960                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           82                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0         39770                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        39770                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 19664.823009                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 16664.823009                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu08.dcache.ReadReq_hits::0             37510                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         37510                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency     44442500                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.056827                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0            2260                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2260                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     37662500                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.056827                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses          2260                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_uncacheable_latency       496000                       # number of ReadReq MSHR uncacheable cycles
system.cpu08.dcache.StoreCondReq_accesses::0          638                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          638                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 39718.120805                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 37534.246575                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          489                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          489                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency      5918000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.233542                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0          149                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency      5480000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.228840                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses          146                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0        26807                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        26807                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 55048.641819                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 52048.641819                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0            25224                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        25224                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency     87142000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.059052                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           1583                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         1583                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency     82393000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.059052                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         1583                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      5477500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               310.127660                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0          66577                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        66577                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 34240.046838                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 31240.046838                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0              62734                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          62734                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     131584500                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.057723                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0             3843                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         3843                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    120055500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.057723                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses           3843                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.824080                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          843.858389                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0         66577                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        66577                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 34240.046838                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 31240.046838                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0             62734                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total         62734                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    131584500                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.057723                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0            3843                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total         3843                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    120055500                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.057723                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses          3843                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      5973500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 3008                       # number of replacements
system.cpu08.dcache.sampled_refs                 3008                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              841.858389                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 932864                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1192                       # number of writebacks
system.cpu08.dtb.data_accesses                   2697                       # DTB accesses
system.cpu08.dtb.data_acv                          21                       # DTB access violations
system.cpu08.dtb.data_hits                      67264                       # DTB hits
system.cpu08.dtb.data_misses                      364                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                   1825                       # DTB read accesses
system.cpu08.dtb.read_acv                          12                       # DTB read access violations
system.cpu08.dtb.read_hits                      39882                       # DTB read hits
system.cpu08.dtb.read_misses                      329                       # DTB read misses
system.cpu08.dtb.write_accesses                   872                       # DTB write accesses
system.cpu08.dtb.write_acv                          9                       # DTB write access violations
system.cpu08.dtb.write_hits                     27382                       # DTB write hits
system.cpu08.dtb.write_misses                      35                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0        202959                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       202959                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 27207.065498                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 24207.065498                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0            201020                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        201020                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     52754500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.009554                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1939                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1939                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     46937500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.009554                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1939                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              1374.179763                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0         202959                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       202959                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 27207.065498                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 24207.065498                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0             201020                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         201020                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      52754500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.009554                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1939                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1939                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     46937500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.009554                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1939                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                 0.996748                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0          510.335146                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0        202959                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       202959                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 27207.065498                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 24207.065498                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0            201020                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total        201020                       # number of overall hits
system.cpu08.icache.overall_miss_latency     52754500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.009554                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1939                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1939                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     46937500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.009554                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1939                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1858                       # number of replacements
system.cpu08.icache.sampled_refs                 1858                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse              510.335146                       # Cycle average of tags in use
system.cpu08.icache.total_refs                2553226                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle         2398463985000                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.973932                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                 28676                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                     28551                       # ITB hits
system.cpu08.itb.fetch_misses                     125                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpctx                  57      8.14%      8.14% # number of callpals executed
system.cpu08.kern.callpal::tbi                      4      0.57%      8.71% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 491     70.14%     78.86% # number of callpals executed
system.cpu08.kern.callpal::rdps                    43      6.14%     85.00% # number of callpals executed
system.cpu08.kern.callpal::rti                     95     13.57%     98.57% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      1.29%     99.86% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.14%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  700                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                     1238                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     30                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    228     37.13%     37.13% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    18      2.93%     40.07% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    10      1.63%     41.69% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   358     58.31%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                614                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     228     48.10%     48.10% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     18      3.80%     51.90% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     10      2.11%     54.01% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    218     45.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 474                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            17462686500     99.34%     99.34% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               5423000      0.03%     99.37% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7493500      0.04%     99.41% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             103748000      0.59%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        17579351000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.608939                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                67                      
system.cpu08.kern.mode_good::user                  67                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.440789                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     2398318527000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           26214000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu08.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.026068                       # Percentage of non-idle cycles
system.cpu08.numCycles                       35158702                       # number of cpu cycles simulated
system.cpu08.num_insts                         202574                       # Number of instructions executed
system.cpu08.num_refs                           68464                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 19285.714286                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 16285.714286                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           94                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       675000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.271318                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       570000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.271318                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          9088                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         9088                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 16623.762376                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 13623.762376                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              8785                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          8785                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      5037000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.033341                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             303                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          303                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      4128000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.033341                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           303                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 18745.098039                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 19761.904762                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           61                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       956000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.455357                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       830000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.375000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           42                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 54684.210526                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 51684.210526                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             4301                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         4301                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      2078000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.008758                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             38                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1964000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.008758                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           38                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3767000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               167.816176                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0          13427                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        13427                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 20865.102639                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 17865.102639                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0              13086                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          13086                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       7115000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.025397                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              341                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          341                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      6092000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.025397                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            341                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.568283                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          581.921499                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0         13427                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        13427                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 20865.102639                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 17865.102639                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0             13086                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total         13086                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      7115000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.025397                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             341                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          341                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      6092000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.025397                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           341                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3767000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  136                       # number of replacements
system.cpu09.dcache.sampled_refs                  136                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              580.921499                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                  22823                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     19                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                      13695                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       9217                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      4478                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         42323                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        42323                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 16368.421053                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 13368.421053                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             42247                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         42247                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency      1244000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.001796                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency      1016000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.001796                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs                57.210526                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          42323                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        42323                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 16368.421053                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 13368.421053                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              42247                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          42247                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency       1244000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.001796                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency      1016000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.001796                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         42323                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        42323                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 16368.421053                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 13368.421053                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             42247                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         42247                       # number of overall hits
system.cpu09.icache.overall_miss_latency      1244000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.001796                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0              76                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total           76                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency      1016000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.001796                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                   76                       # number of replacements
system.cpu09.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu09.icache.total_refs                   4348                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.996094                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      4599                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu09.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu09.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  321                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            17538767000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               5132500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               6187500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              29122000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        17579209000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.003906                       # Percentage of non-idle cycles
system.cpu09.numCycles                       35158418                       # number of cpu cycles simulated
system.cpu09.num_insts                          42323                       # Number of instructions executed
system.cpu09.num_refs                           13740                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          141                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 18454.545455                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 15454.545455                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0           97                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       812000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.312057                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           44                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           44                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       680000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.312057                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           44                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0          9246                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         9246                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 19507.692308                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 16507.692308                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0              8921                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          8921                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency      6340000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.035150                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0             325                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          325                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency      5365000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.035150                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses           325                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          114                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          114                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 17686.274510                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 17976.744186                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0           63                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency       902000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.447368                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency       773000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.377193                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0         4340                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         4340                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 52181.818182                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 49181.818182                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0             4307                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         4307                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency      1722000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.007604                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0             33                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency      1623000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.007604                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses           33                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      3715000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               171.441860                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          13586                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        13586                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 22519.553073                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 19519.553073                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              13228                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          13228                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency       8062000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.026351                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0              358                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          358                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency      6988000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.026351                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses            358                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.567884                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          581.513188                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         13586                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        13586                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 22519.553073                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 19519.553073                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             13228                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         13228                       # number of overall hits
system.cpu10.dcache.overall_miss_latency      8062000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.026351                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0             358                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total          358                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency      6988000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.026351                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses           358                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      3715000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  129                       # number of replacements
system.cpu10.dcache.sampled_refs                  129                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              581.513188                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                  22116                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                     13                       # number of writebacks
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                      13868                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                       9387                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                      4481                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0         42681                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        42681                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 16381.578947                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 13381.578947                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0             42605                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         42605                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency      1245000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.001781                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency      1017000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.001781                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs                57.210526                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0          42681                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        42681                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 16381.578947                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 13381.578947                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0              42605                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          42605                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency       1245000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.001781                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency      1017000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.001781                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0         42681                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        42681                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 16381.578947                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 13381.578947                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0             42605                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total         42605                       # number of overall hits
system.cpu10.icache.overall_miss_latency      1245000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.001781                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0              76                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total           76                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency      1017000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.001781                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                   76                       # number of replacements
system.cpu10.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu10.icache.total_refs                   4348                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.996010                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                      4599                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu10.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu10.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  321                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            17539587000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               5083500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               6035500      0.03%     99.84% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              28839000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        17579545000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.not_idle_fraction               0.003990                       # Percentage of non-idle cycles
system.cpu10.numCycles                       35159090                       # number of cpu cycles simulated
system.cpu10.num_insts                          42681                       # Number of instructions executed
system.cpu10.num_refs                           13913                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 19794.871795                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 16794.871795                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0          103                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       772000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.274648                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           39                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       655000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.274648                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           39                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          9253                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         9253                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 18148.717949                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 15148.717949                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              8863                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          8863                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      7078000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.042148                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             390                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          390                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      5908000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.042148                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           390                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 16618.181818                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 19292.682927                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           63                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       914000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.466102                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       791000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.347458                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           41                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 53702.127660                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 50702.127660                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             4292                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         4292                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      2524000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.010832                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             47                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           47                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      2383000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.010832                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           47                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3696000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               124.430939                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0          13592                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        13592                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 21972.540046                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 18972.540046                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0              13155                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          13155                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       9602000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.032151                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              437                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          437                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      8291000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.032151                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            437                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.550517                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_%::1                -0.000835                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          563.729864                       # Average occupied blocks per context
system.cpu11.dcache.occ_blocks::1           -0.854977                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0         13592                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        13592                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 21972.540046                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 18972.540046                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0             13155                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total         13155                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      9602000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.032151                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             437                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          437                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      8291000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.032151                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           437                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3696000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  181                       # number of replacements
system.cpu11.dcache.sampled_refs                  181                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              562.874888                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                  22522                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     31                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                      13879                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       9395                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      4484                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         42710                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        42710                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 15855.263158                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 12855.263158                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             42634                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         42634                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency      1205000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.001779                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency       977000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.001779                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                57.210526                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          42710                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        42710                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 15855.263158                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 12855.263158                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              42634                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          42634                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency       1205000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.001779                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency       977000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.001779                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         42710                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        42710                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 15855.263158                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 12855.263158                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             42634                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         42634                       # number of overall hits
system.cpu11.icache.overall_miss_latency      1205000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.001779                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              76                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           76                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency       977000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.001779                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   76                       # number of replacements
system.cpu11.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   4348                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.995930                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      4599                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu11.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu11.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  321                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            17538603000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               5831500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               5916500      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              29372000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        17579723000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.004070                       # Percentage of non-idle cycles
system.cpu11.numCycles                       35159446                       # number of cpu cycles simulated
system.cpu11.num_insts                          42710                       # Number of instructions executed
system.cpu11.num_refs                           13924                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 17594.594595                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 14594.594595                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           90                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       651000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.291339                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       540000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.291339                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          9058                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         9058                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 17402.027027                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 14402.027027                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              8762                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          8762                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      5151000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.032678                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             296                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          296                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      4263000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.032678                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           296                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 17354.166667                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 17317.073171                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           63                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       833000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.432432                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           48                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           48                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       710000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.369369                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           41                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 54241.379310                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 51241.379310                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             4310                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         4310                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1573000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.006684                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             29                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1486000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.006684                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           29                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      3675000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               180.500000                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0          13397                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        13397                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 20689.230769                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 17689.230769                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0              13072                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          13072                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       6724000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.024259                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              325                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          325                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      5749000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.024259                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            325                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.580581                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          594.514716                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0         13397                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        13397                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 20689.230769                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 17689.230769                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0             13072                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total         13072                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      6724000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.024259                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             325                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          325                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      5749000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.024259                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           325                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      3675000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  122                       # number of replacements
system.cpu12.dcache.sampled_refs                  122                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              593.514716                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                  22021                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     13                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                      13662                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       9185                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      4477                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         42254                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        42254                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 16078.947368                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 13078.947368                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             42178                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         42178                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency      1222000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.001799                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency       994000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.001799                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                57.210526                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          42254                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        42254                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 16078.947368                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 13078.947368                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              42178                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          42178                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency       1222000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.001799                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency       994000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.001799                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         42254                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        42254                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 16078.947368                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 13078.947368                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             42178                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         42178                       # number of overall hits
system.cpu12.icache.overall_miss_latency      1222000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.001799                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              76                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           76                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency       994000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.001799                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   76                       # number of replacements
system.cpu12.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   4348                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.996136                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      4599                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu12.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu12.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  321                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            17539010000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               5038500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               5607500      0.03%     99.84% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              28818000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        17578474000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.003864                       # Percentage of non-idle cycles
system.cpu12.numCycles                       35156948                       # number of cpu cycles simulated
system.cpu12.num_insts                          42254                       # Number of instructions executed
system.cpu12.num_refs                           13707                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 14620.689655                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 11620.689655                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0          105                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          105                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       424000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.216418                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           29                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       337000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.216418                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           29                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          9178                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         9178                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 17993.710692                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 14993.710692                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              8860                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          8860                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      5722000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.034648                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             318                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          318                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      4768000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.034648                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           318                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          123                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 15525.423729                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 16489.361702                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           64                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           64                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       916000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.479675                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           59                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           59                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       775000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.382114                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 54514.285714                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 51514.285714                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             4304                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         4304                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1908000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.008066                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             35                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1803000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.008066                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           35                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3643000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               182.161290                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0          13517                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        13517                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 21614.730878                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 18614.730878                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0              13164                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          13164                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       7630000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.026115                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              353                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          353                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      6571000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.026115                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            353                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.571534                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          585.251162                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0         13517                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        13517                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 21614.730878                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 18614.730878                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0             13164                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total         13164                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      7630000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.026115                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             353                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          353                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      6571000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.026115                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           353                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3643000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  124                       # number of replacements
system.cpu13.dcache.sampled_refs                  124                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              584.251162                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                  22588                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     18                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                      13801                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       9312                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      4489                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         42551                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        42551                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 15934.210526                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 12934.210526                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             42475                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         42475                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency      1211000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.001786                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency       983000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.001786                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                57.210526                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          42551                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        42551                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 15934.210526                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 12934.210526                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              42475                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          42475                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency       1211000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.001786                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency       983000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.001786                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         42551                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        42551                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 15934.210526                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 12934.210526                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             42475                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         42475                       # number of overall hits
system.cpu13.icache.overall_miss_latency      1211000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.001786                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              76                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           76                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency       983000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.001786                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   76                       # number of replacements
system.cpu13.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   4348                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.996072                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      4599                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu13.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu13.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  321                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            17539543000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               5007500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               5780500      0.03%     99.83% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              29039000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        17579370000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.003928                       # Percentage of non-idle cycles
system.cpu13.numCycles                       35158740                       # number of cpu cycles simulated
system.cpu13.num_insts                          42551                       # Number of instructions executed
system.cpu13.num_refs                           13846                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 13222.222222                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency 10222.222222                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           95                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           95                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       357000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.221311                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           27                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       276000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.221311                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           27                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          8991                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         8991                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 16135.888502                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 13135.888502                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              8704                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          8704                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      4631000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.031921                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             287                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      3770000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.031921                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           287                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 24103.448276                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency        24960                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           54                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           54                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1398000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.517857                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           58                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1248000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.446429                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           50                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         4339                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         4339                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 54591.836735                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 51591.836735                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             4290                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         4290                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2675000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.011293                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             49                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           49                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2528000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.011293                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           49                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      3625000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               190.991525                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0          13330                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        13330                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 21744.047619                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 18744.047619                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0              12994                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          12994                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       7306000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.025206                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              336                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          336                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      6298000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.025206                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            336                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.575957                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          589.780464                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0         13330                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        13330                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 21744.047619                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 18744.047619                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0             12994                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total         12994                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      7306000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.025206                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             336                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          336                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      6298000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.025206                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           336                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      3625000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                  118                       # number of replacements
system.cpu14.dcache.sampled_refs                  118                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              589.780464                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                  22537                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                     12                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                      13591                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       9113                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      4478                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         42108                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        42108                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 15894.736842                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 12894.736842                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             42032                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         42032                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency      1208000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.001805                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency       980000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.001805                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                57.210526                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          42108                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        42108                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 15894.736842                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 12894.736842                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              42032                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          42032                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency       1208000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.001805                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency       980000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.001805                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         42108                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        42108                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 15894.736842                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 12894.736842                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             42032                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         42032                       # number of overall hits
system.cpu14.icache.overall_miss_latency      1208000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.001805                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              76                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           76                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency       980000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.001805                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   76                       # number of replacements
system.cpu14.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   4348                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.996104                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  4599                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      4599                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 258     80.37%     80.37% # number of callpals executed
system.cpu14.kern.callpal::rdps                    36     11.21%     91.59% # number of callpals executed
system.cpu14.kern.callpal::rti                     27      8.41%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  321                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      348                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     81     25.96%     25.96% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    18      5.77%     31.73% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     9      2.88%     34.62% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   204     65.38%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                312                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      81     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     18     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      9      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     72     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 180                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            17537275000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               4986500      0.03%     99.80% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               7158500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              28681000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        17578101000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.352941                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.003896                       # Percentage of non-idle cycles
system.cpu14.numCycles                       35156202                       # number of cpu cycles simulated
system.cpu14.num_insts                          42108                       # Number of instructions executed
system.cpu14.num_refs                           13636                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 15937.500000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency 12937.500000                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0           99                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       765000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.326531                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           48                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       621000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.326531                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           48                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          9464                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         9464                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 20276.397516                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 17276.397516                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              9142                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          9142                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      6529000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.034024                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             322                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          322                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      5563000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.034024                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           322                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          127                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 20028.169014                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 19935.483871                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           56                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           56                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1422000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.559055                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           71                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1236000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.488189                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           62                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         4547                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         4547                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 48541.666667                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 45541.666667                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             4451                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         4451                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4660000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.021113                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             96                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           96                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      4372000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.021113                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           96                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      3590000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                19.048000                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          14011                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        14011                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 26767.942584                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 23767.942584                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              13593                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          13593                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency      11189000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.029834                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              418                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          418                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      9935000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.029834                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            418                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.670564                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          686.657870                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         14011                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        14011                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 26767.942584                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 23767.942584                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             13593                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         13593                       # number of overall hits
system.cpu15.dcache.overall_miss_latency     11189000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.029834                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             418                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          418                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      9935000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.029834                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           418                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      3590000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  125                       # number of replacements
system.cpu15.dcache.sampled_refs                  125                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              686.657870                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   2381                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     18                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                      14312                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       9611                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      4701                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         44167                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        44167                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 15460.526316                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 12460.526316                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             44091                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         44091                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency      1175000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001721                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              76                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency       947000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001721                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            76                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                57.328947                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          44167                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        44167                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 15460.526316                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 12460.526316                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              44091                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          44091                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency       1175000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001721                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               76                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency       947000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001721                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             76                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         44167                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        44167                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 15460.526316                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 12460.526316                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             44091                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         44091                       # number of overall hits
system.cpu15.icache.overall_miss_latency      1175000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001721                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              76                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           76                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency       947000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001721                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            76                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   76                       # number of replacements
system.cpu15.icache.sampled_refs                   76                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   4357                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.995714                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  4923                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      4923                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 294     82.35%     82.35% # number of callpals executed
system.cpu15.kern.callpal::rdps                    36     10.08%     92.44% # number of callpals executed
system.cpu15.kern.callpal::rti                     27      7.56%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  357                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      384                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     89     25.57%     25.57% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    18      5.17%     30.75% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    18      5.17%     35.92% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   223     64.08%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                348                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      89     41.59%     41.59% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     18      8.41%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     18      8.41%     58.41% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     89     41.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 214                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            17532684000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4952500      0.03%     99.77% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              10177500      0.06%     99.83% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              29480000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        17577294000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.399103                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              27                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.004286                       # Percentage of non-idle cycles
system.cpu15.numCycles                       35154588                       # number of cpu cycles simulated
system.cpu15.num_insts                          44167                       # Number of instructions executed
system.cpu15.num_refs                           14361                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   766976                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  91                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        112                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.ReadReq_accesses::1                 49                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             49                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1 32918.367347                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_mshr_miss_latency 20918.367347                       # average ReadReq mshr miss latency
system.iocache.ReadReq_miss_latency           1613000                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_misses::1                   49                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               49                       # number of ReadReq misses
system.iocache.ReadReq_mshr_miss_latency      1025000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_misses                 49                       # number of ReadReq MSHR misses
system.iocache.WriteReq_accesses::1             11984                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         11984                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 96896.570594                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 84893.092290                       # average WriteReq mshr miss latency
system.iocache.WriteReq_miss_latency       1161208502                       # number of WriteReq miss cycles
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.WriteReq_misses::1               11984                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           11984                       # number of WriteReq misses
system.iocache.WriteReq_mshr_miss_latency   1017358818                       # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_misses             11984                       # number of WriteReq MSHR misses
system.iocache.avg_blocked_cycles::no_mshrs  3198.609256                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                 4970                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs      15897088                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               12033                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12033                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 96636.042716                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency 84632.578576                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency         1162821502                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 12033                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12033                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency    1018383818                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses               12033                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              12033                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12033                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 96636.042716                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency 84632.578576                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency        1162821502                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                12033                       # number of overall misses
system.iocache.overall_misses::total            12033                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency   1018383818                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses              12033                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                     12033                       # number of replacements
system.iocache.sampled_refs                     12033                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                       11984                       # number of writebacks
system.l2.ReadExReq_accesses::0                     7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                    12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                  4738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                   976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  6625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  1843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                  1307                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  122163928.571429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  71262291.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  180487.019840                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  971758.522727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  876175.717213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  129078.867925                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6     213786875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  463997.558329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  654282.708493                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  106893437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 285049166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 285049166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 285049166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 106893437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 285049166.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 71262291.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40041.565239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            855147500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                      12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                    4738                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     880                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                     976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    6625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    1843                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                    1307                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     12                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16432                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       657963000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0     2347.428571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     1369.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2        3.468130                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       18.672727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       16.836066                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5        2.480302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6            4108                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        8.915898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       12.572303                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9            2054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10    5477.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    5477.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    5477.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13           2054                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14    5477.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15    1369.333333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16432                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     368                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                     192                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                   35682                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    4858                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    2772                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    9008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                      10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    4255                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    3803                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                     116                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                    128                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    193                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    150                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                    162                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                    171                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    181                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               62049                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    28026133.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    154897.568165                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    471820.426487                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    1902226.244344                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    159058.645479                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6       420392000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    641819.847328                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    444859.259259                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14      420392000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15      420392000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  39992.823559                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         353                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         192                       # number of ReadReq hits
system.l2.ReadReq_hits::2                       32968                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        3967                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        2551                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        6365                       # number of ReadReq hits
system.l2.ReadReq_hits::6                           9                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        3600                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        2858                       # number of ReadReq hits
system.l2.ReadReq_hits::9                         116                       # number of ReadReq hits
system.l2.ReadReq_hits::10                        128                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        193                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        150                       # number of ReadReq hits
system.l2.ReadReq_hits::13                        162                       # number of ReadReq hits
system.l2.ReadReq_hits::14                        170                       # number of ReadReq hits
system.l2.ReadReq_hits::15                        180                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   53962                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              420392000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.040761                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.076061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.183409                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.079726                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.293406                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.100000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.153937                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.248488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.005848                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.005525                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        15                       # number of ReadReq misses
system.l2.ReadReq_misses::2                      2714                       # number of ReadReq misses
system.l2.ReadReq_misses::3                       891                       # number of ReadReq misses
system.l2.ReadReq_misses::4                       221                       # number of ReadReq misses
system.l2.ReadReq_misses::5                      2643                       # number of ReadReq misses
system.l2.ReadReq_misses::6                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::7                       655                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       945                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8087                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         323222000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         21.961957                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         42.093750                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          0.226501                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          1.663648                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          2.915584                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          0.897202                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6        808.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          1.899412                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          2.125164                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         69.672414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10        63.140625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        41.875648                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        53.880000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        49.888889                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        47.263158                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        44.651934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    8082                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     67054000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  138                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                 1804                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                  389                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  236                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  490                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  340                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                  37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  34                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4558                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 1446304.347826                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 6237187.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 110637.472284                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 513084.832905                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 845720.338983                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 269352.226721                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 4868048.780488                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 407326.530612                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 587029.411765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 5117692.307692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 5394324.324324                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 3765849.056604                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 6237187.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 5870294.117647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 3168095.238095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 2242584.269663                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40141.070645                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           199590000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    138                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                   1804                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                    389                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    236                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    741                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    490                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    340                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                    37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    63                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    89                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               4558                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      182963000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      33.028986                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     142.437500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       2.526608                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      11.717224                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      19.313559                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5       6.151147                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6     111.170732                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       9.302041                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      13.405882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9     116.871795                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10    123.189189                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11            86                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    142.437500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    134.058824                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     72.349206                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     51.213483                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 4558                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    143852500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19880                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19880                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19880                       # number of Writeback hits
system.l2.Writeback_hits::total                 19880                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.735459                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      375                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                      204                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                    40420                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     5738                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     3748                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                    15633                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                       14                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     6098                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     5110                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                      124                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                     131                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     196                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                     153                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                     170                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                     174                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     193                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                78481                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     57979068.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     106294958.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     171167.404724                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     720236.871824                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     1065613.617377                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     137628.344842                       # average overall miss latency
system.l2.demand_avg_miss_latency::6        255107900                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     510624.299440                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     566402.975133                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     159442437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    425179833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    425179833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    425179833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    159442437.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::14       318884875                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    98118423.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40025.495635                       # average overall mshr miss latency
system.l2.demand_hits::0                          353                       # number of demand (read+write) hits
system.l2.demand_hits::1                          192                       # number of demand (read+write) hits
system.l2.demand_hits::2                        32968                       # number of demand (read+write) hits
system.l2.demand_hits::3                         3967                       # number of demand (read+write) hits
system.l2.demand_hits::4                         2551                       # number of demand (read+write) hits
system.l2.demand_hits::5                         6365                       # number of demand (read+write) hits
system.l2.demand_hits::6                            9                       # number of demand (read+write) hits
system.l2.demand_hits::7                         3600                       # number of demand (read+write) hits
system.l2.demand_hits::8                         2858                       # number of demand (read+write) hits
system.l2.demand_hits::9                          116                       # number of demand (read+write) hits
system.l2.demand_hits::10                         128                       # number of demand (read+write) hits
system.l2.demand_hits::11                         193                       # number of demand (read+write) hits
system.l2.demand_hits::12                         150                       # number of demand (read+write) hits
system.l2.demand_hits::13                         162                       # number of demand (read+write) hits
system.l2.demand_hits::14                         170                       # number of demand (read+write) hits
system.l2.demand_hits::15                         180                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53962                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1275539500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.058667                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.058824                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.184364                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.308644                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.319370                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.592848                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.357143                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.409643                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.440705                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.064516                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.022901                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.015306                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.019608                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.047059                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.022989                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.067358                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         22                       # number of demand (read+write) misses
system.l2.demand_misses::1                         12                       # number of demand (read+write) misses
system.l2.demand_misses::2                       7452                       # number of demand (read+write) misses
system.l2.demand_misses::3                       1771                       # number of demand (read+write) misses
system.l2.demand_misses::4                       1197                       # number of demand (read+write) misses
system.l2.demand_misses::5                       9268                       # number of demand (read+write) misses
system.l2.demand_misses::6                          5                       # number of demand (read+write) misses
system.l2.demand_misses::7                       2498                       # number of demand (read+write) misses
system.l2.demand_misses::8                       2252                       # number of demand (read+write) misses
system.l2.demand_misses::9                          8                       # number of demand (read+write) misses
system.l2.demand_misses::10                         3                       # number of demand (read+write) misses
system.l2.demand_misses::11                         3                       # number of demand (read+write) misses
system.l2.demand_misses::12                         3                       # number of demand (read+write) misses
system.l2.demand_misses::13                         8                       # number of demand (read+write) misses
system.l2.demand_misses::14                         4                       # number of demand (read+write) misses
system.l2.demand_misses::15                        13                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24519                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          981185000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          65.370667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         120.166667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           0.606482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3           4.272220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4           6.540555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           1.568093                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6               1751                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           4.020007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.797260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         197.693548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10        187.129771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        125.071429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        160.222222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        144.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        140.885057                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        127.015544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    24514                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010578                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002287                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.092492                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.024969                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.024844                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.042486                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.003659                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.038910                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.023532                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000006                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000145                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.265143                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    346.634834                       # Average occupied blocks per context
system.l2.occ_blocks::1                     74.934070                       # Average occupied blocks per context
system.l2.occ_blocks::2                   3030.778253                       # Average occupied blocks per context
system.l2.occ_blocks::3                    818.199142                       # Average occupied blocks per context
system.l2.occ_blocks::4                    814.103973                       # Average occupied blocks per context
system.l2.occ_blocks::5                   1392.187910                       # Average occupied blocks per context
system.l2.occ_blocks::6                    119.900989                       # Average occupied blocks per context
system.l2.occ_blocks::7                   1274.992707                       # Average occupied blocks per context
system.l2.occ_blocks::8                    771.083811                       # Average occupied blocks per context
system.l2.occ_blocks::14                     0.180369                       # Average occupied blocks per context
system.l2.occ_blocks::15                     4.758418                       # Average occupied blocks per context
system.l2.occ_blocks::16                  8688.221685                       # Average occupied blocks per context
system.l2.overall_accesses::0                     375                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                     204                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                   40420                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    5738                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    3748                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                   15633                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                      14                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    6098                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    5110                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                     124                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                    131                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    196                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                    153                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                    170                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                    174                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    193                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               78481                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    57979068.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    106294958.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    171167.404724                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    720236.871824                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    1065613.617377                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    137628.344842                       # average overall miss latency
system.l2.overall_avg_miss_latency::6       255107900                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    510624.299440                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    566402.975133                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    159442437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   425179833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   425179833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   425179833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   159442437.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::14      318884875                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   98118423.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40025.495635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         353                       # number of overall hits
system.l2.overall_hits::1                         192                       # number of overall hits
system.l2.overall_hits::2                       32968                       # number of overall hits
system.l2.overall_hits::3                        3967                       # number of overall hits
system.l2.overall_hits::4                        2551                       # number of overall hits
system.l2.overall_hits::5                        6365                       # number of overall hits
system.l2.overall_hits::6                           9                       # number of overall hits
system.l2.overall_hits::7                        3600                       # number of overall hits
system.l2.overall_hits::8                        2858                       # number of overall hits
system.l2.overall_hits::9                         116                       # number of overall hits
system.l2.overall_hits::10                        128                       # number of overall hits
system.l2.overall_hits::11                        193                       # number of overall hits
system.l2.overall_hits::12                        150                       # number of overall hits
system.l2.overall_hits::13                        162                       # number of overall hits
system.l2.overall_hits::14                        170                       # number of overall hits
system.l2.overall_hits::15                        180                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   53962                       # number of overall hits
system.l2.overall_miss_latency             1275539500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.058667                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.058824                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.184364                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.308644                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.319370                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.592848                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.357143                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.409643                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.440705                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.064516                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.022901                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.015306                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.047059                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.022989                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.067358                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        22                       # number of overall misses
system.l2.overall_misses::1                        12                       # number of overall misses
system.l2.overall_misses::2                      7452                       # number of overall misses
system.l2.overall_misses::3                      1771                       # number of overall misses
system.l2.overall_misses::4                      1197                       # number of overall misses
system.l2.overall_misses::5                      9268                       # number of overall misses
system.l2.overall_misses::6                         5                       # number of overall misses
system.l2.overall_misses::7                      2498                       # number of overall misses
system.l2.overall_misses::8                      2252                       # number of overall misses
system.l2.overall_misses::9                         8                       # number of overall misses
system.l2.overall_misses::10                        3                       # number of overall misses
system.l2.overall_misses::11                        3                       # number of overall misses
system.l2.overall_misses::12                        3                       # number of overall misses
system.l2.overall_misses::13                        8                       # number of overall misses
system.l2.overall_misses::14                        4                       # number of overall misses
system.l2.overall_misses::15                       13                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 24519                       # number of overall misses
system.l2.overall_mshr_hits                         5                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         981185000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         65.370667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        120.166667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          0.606482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3          4.272220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4          6.540555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          1.568093                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6              1751                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          4.020007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.797260                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        197.693548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10       187.129771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       125.071429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       160.222222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       144.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       140.885057                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       127.015544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   24514                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    210906500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          15302                       # number of replacements
system.l2.sampled_refs                          15302                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17335.976161                       # Cycle average of tags in use
system.l2.total_refs                            87764                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7196                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               15002159                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    13.20                       # Real time elapsed on the host
host_tick_rate                              818867100                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   197985537                       # Number of instructions simulated
sim_seconds                                  0.010807                       # Number of seconds simulated
sim_ticks                                 10806888000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0 11697.674419                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  8697.674419                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          307                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          307                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       503000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.122857                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           43                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       374000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.122857                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           43                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         16153                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        16153                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 17768.802228                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 14768.802228                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             15794                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         15794                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency      6379000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.022225                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0             359                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          359                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency      5302000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.022225                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses           359                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29408500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          262                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          262                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 16258.823529                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 17323.529412                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          177                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          177                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      1382000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.324427                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0           85                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           85                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      1178000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.259542                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses           68                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0         7603                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         7603                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 46382.352941                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 43382.352941                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0             7501                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         7501                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency      4731000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.013416                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0            102                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency      4425000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.013416                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses          102                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     15715000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs                 8.869231                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          23756                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        23756                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 24099.783080                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 21099.783080                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              23295                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          23295                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency      11110000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.019406                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0              461                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          461                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency      9727000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.019406                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses            461                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.811028                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          830.492798                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         23756                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        23756                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 24099.783080                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 21099.783080                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             23295                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         23295                       # number of overall hits
system.cpu00.dcache.overall_miss_latency     11110000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.019406                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0             461                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total          461                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency      9727000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.019406                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses           461                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     45123500                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  130                       # number of replacements
system.cpu00.dcache.sampled_refs                  130                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              827.492798                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                   1153                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                     29                       # number of writebacks
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                      24715                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                      16730                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                      7985                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0         82053                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total        82053                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 17971.544715                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 14971.544715                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0             81807                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total         81807                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency      4421000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.002998                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             246                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency      3683000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.002998                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           246                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs                72.414634                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0          82053                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total        82053                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 17971.544715                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 14971.544715                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0              81807                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total          81807                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency       4421000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.002998                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              246                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          246                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency      3683000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.002998                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            246                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0         82053                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total        82053                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 17971.544715                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 14971.544715                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0             81807                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total         81807                       # number of overall hits
system.cpu00.icache.overall_miss_latency      4421000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.002998                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             246                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          246                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency      3683000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.002998                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           246                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  246                       # number of replacements
system.cpu00.icache.sampled_refs                  246                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                  17814                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.984353                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                  5893                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                      5893                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpipl                 404     88.40%     88.40% # number of callpals executed
system.cpu00.kern.callpal::rdps                    27      5.91%     94.31% # number of callpals executed
system.cpu00.kern.callpal::rti                     26      5.69%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  457                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      483                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    153     33.55%     33.55% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      1.10%     34.65% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    11      2.41%     37.06% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    10      2.19%     39.25% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   277     60.75%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                456                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     153     47.52%     47.52% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.55%     49.07% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     11      3.42%     52.48% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     10      3.11%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    143     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 322                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            10631396500     98.91%     98.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2389500      0.02%     98.93% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               4416000      0.04%     98.97% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               6273000      0.06%     99.03% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             104017000      0.97%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        10748492000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.516245                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.not_idle_fraction               0.015647                       # Percentage of non-idle cycles
system.cpu00.numCycles                       21496984                       # number of cpu cycles simulated
system.cpu00.num_insts                          82053                       # Number of instructions executed
system.cpu00.num_refs                           24766                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 16814.814815                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 13814.814815                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           82                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       454000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.247706                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           27                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       373000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.247706                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           27                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          7121                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         7121                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 17051.194539                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 14051.194539                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              6828                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          6828                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      4996000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.041146                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             293                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          293                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      4117000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.041146                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           293                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 14094.339623                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency        15675                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       747000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.530000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           53                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           53                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       627000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           40                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         3314                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         3314                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 51777.777778                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 48777.777778                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             3278                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         3278                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1864000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.010863                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             36                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1756000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.010863                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           36                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      4026000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                17.777778                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0          10435                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        10435                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 20851.063830                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 17851.063830                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0              10106                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          10106                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       6860000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.031529                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              329                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          329                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      5873000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.031529                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            329                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.452354                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          463.210767                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0         10435                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        10435                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 20851.063830                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 17851.063830                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0             10106                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total         10106                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      6860000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.031529                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             329                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          329                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      5873000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.031529                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           329                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      4026000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  108                       # number of replacements
system.cpu01.dcache.sampled_refs                  108                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              463.210767                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1920                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     23                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                      10665                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       7230                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      3435                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         33861                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        33861                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 16521.739130                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 13521.739130                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             33792                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         33792                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency      1140000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.002038                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       933000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.002038                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs                66.637681                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          33861                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        33861                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 16521.739130                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 13521.739130                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              33792                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          33792                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency       1140000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.002038                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       933000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.002038                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         33861                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        33861                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 16521.739130                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 13521.739130                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             33792                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         33792                       # number of overall hits
system.cpu01.icache.overall_miss_latency      1140000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.002038                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              69                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           69                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       933000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.002038                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   69                       # number of replacements
system.cpu01.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                   4598                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.994696                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  3268                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      3268                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 169     79.72%     79.72% # number of callpals executed
system.cpu01.kern.callpal::rdps                    22     10.38%     90.09% # number of callpals executed
system.cpu01.kern.callpal::rti                     21      9.91%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  212                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      233                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     54     25.59%     25.59% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    11      5.21%     30.81% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    10      4.74%     35.55% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   136     64.45%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                211                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      54     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     11      9.24%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     10      8.40%     63.03% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     44     36.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            10717510000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               4278000      0.04%     99.77% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               6167000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              19083000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        10747038000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.323529                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                21                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.005304                       # Percentage of non-idle cycles
system.cpu01.numCycles                       21494076                       # number of cpu cycles simulated
system.cpu01.num_insts                          33861                       # Number of instructions executed
system.cpu01.num_refs                           10706                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 16416.666667                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 13416.666667                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0           88                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       591000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           36                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           36                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       483000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.290323                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           36                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          5418                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         5418                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0        22505                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency        19505                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              5218                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          5218                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      4501000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.036914                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0             200                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          200                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      3901000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.036914                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses           200                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          112                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 14236.363636                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency        14400                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           57                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           57                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       783000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.491071                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           55                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       648000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.401786                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         2861                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2861                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 52433.333333                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 49433.333333                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             2801                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2801                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency      3146000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.020972                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             60                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency      2966000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.020972                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           60                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      3986000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                 7.671642                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           8279                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         8279                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 29411.538462                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 26411.538462                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               8019                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           8019                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       7647000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.031405                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              260                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          260                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      6867000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.031405                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            260                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.587632                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          601.735504                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          8279                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         8279                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 29411.538462                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 26411.538462                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              8019                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          8019                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      7647000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.031405                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             260                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          260                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      6867000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.031405                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           260                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      3986000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                   67                       # number of replacements
system.cpu02.dcache.sampled_refs                   67                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              601.735504                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                    514                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                     57                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       8536                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       5542                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      2994                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         24590                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        24590                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0        18000                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency        15000                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0             24521                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         24521                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency      1242000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.002806                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency      1035000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.002806                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                86.652174                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          24590                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        24590                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0        18000                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency        15000                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              24521                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          24521                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency       1242000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.002806                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency      1035000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.002806                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         24590                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        24590                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0        18000                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency        15000                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             24521                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         24521                       # number of overall hits
system.cpu02.icache.overall_miss_latency      1242000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.002806                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0              69                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total           69                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency      1035000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.002806                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                   69                       # number of replacements
system.cpu02.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                   5979                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.995651                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  3628                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      3628                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 209     82.94%     82.94% # number of callpals executed
system.cpu02.kern.callpal::rdps                    22      8.73%     91.67% # number of callpals executed
system.cpu02.kern.callpal::rti                     21      8.33%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  252                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      273                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     77     30.68%     30.68% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    11      4.38%     35.06% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    10      3.98%     39.04% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   153     60.96%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                251                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      77     46.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     11      6.67%     53.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     10      6.06%     59.39% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     67     40.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 165                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            10707628000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4243000      0.04%     99.73% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               6148000      0.06%     99.79% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              22328000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        10740347000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.437908                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.004349                       # Percentage of non-idle cycles
system.cpu02.numCycles                       21480694                       # number of cpu cycles simulated
system.cpu02.num_insts                          24590                       # Number of instructions executed
system.cpu02.num_refs                            8593                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          119                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 16060.606061                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 13060.606061                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           86                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       530000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.277311                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       431000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.277311                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          4851                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4851                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 27388.489209                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 24388.489209                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              4712                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4712                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      3807000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.028654                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0             139                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          139                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      3390000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.028654                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses           139                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 14535.714286                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency        15500                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           49                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       814000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.533333                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           56                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       682000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.419048                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           44                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         2572                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2572                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0 51392.857143                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency 48392.857143                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             2544                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2544                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency      1439000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.010886                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             28                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency      1355000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.010886                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           28                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      3943000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                      144                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           7423                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7423                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 31413.173653                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 28413.173653                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               7256                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7256                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       5246000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.022498                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0              167                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          167                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      4745000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.022498                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses            167                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.766795                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          785.198302                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          7423                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7423                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 31413.173653                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 28413.173653                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              7256                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7256                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      5246000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.022498                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0             167                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total          167                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      4745000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.022498                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses           167                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      3943000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   27                       # number of replacements
system.cpu03.dcache.sampled_refs                   27                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              785.198302                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                   3888                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                      9                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       7668                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       4970                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      2698                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         21808                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        21808                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0        23700                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency        20700                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0             21758                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         21758                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency      1185000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.002293                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency      1035000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.002293                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                40.060000                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          21808                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        21808                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0        23700                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency        20700                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              21758                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          21758                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency       1185000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.002293                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency      1035000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.002293                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         21808                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        21808                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0        23700                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency        20700                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             21758                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         21758                       # number of overall hits
system.cpu03.icache.overall_miss_latency      1185000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.002293                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0              50                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total           50                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency      1035000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.002293                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                   50                       # number of replacements
system.cpu03.icache.sampled_refs                   50                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                   2003                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.996212                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  3304                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      3304                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 173     80.09%     80.09% # number of callpals executed
system.cpu03.kern.callpal::rdps                    22     10.19%     90.28% # number of callpals executed
system.cpu03.kern.callpal::rti                     21      9.72%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  216                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      237                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     59     27.44%     27.44% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    11      5.12%     32.56% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    10      4.65%     37.21% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   135     62.79%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                215                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      59     45.74%     45.74% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     11      8.53%     54.26% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     10      7.75%     62.02% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     49     37.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 129                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            10712374000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4200000      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               6150000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              19214000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        10741938000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.362963                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.003788                       # Percentage of non-idle cycles
system.cpu03.numCycles                       21483876                       # number of cpu cycles simulated
system.cpu03.num_insts                          21808                       # Number of instructions executed
system.cpu03.num_refs                            7711                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0        15320                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency        12320                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0           73                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           73                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency       383000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.255102                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           25                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       308000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.255102                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           25                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0          4566                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         4566                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 24298.701299                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 21298.701299                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0              4489                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4489                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency      1871000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.016864                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0              77                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency      1640000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.016864                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses            77                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           87                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0        16175                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 14486.486486                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency       647000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.459770                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0           40                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency       536000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.425287                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses           37                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0         2504                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2504                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 58052.631579                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 55052.631579                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0             2485                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2485                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency      1103000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.007588                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0             19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency      1046000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.007588                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses           19                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      3824000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                 6.642857                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0           7070                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7070                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 30979.166667                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 27979.166667                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0               6974                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6974                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency       2974000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.013579                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0               96                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           96                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency      2686000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.013579                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses             96                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.731565                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          749.122859                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0          7070                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7070                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 30979.166667                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 27979.166667                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0              6974                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6974                       # number of overall hits
system.cpu04.dcache.overall_miss_latency      2974000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.013579                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0              96                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total           96                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency      2686000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.013579                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses            96                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      3824000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                   14                       # number of replacements
system.cpu04.dcache.sampled_refs                   14                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              749.122859                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                     93                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                      9                       # number of writebacks
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                       7276                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                       4664                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                      2612                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0         20648                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        20648                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 14666.666667                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 11666.666667                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0             20645                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         20645                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency        44000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000145                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0               3                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency        35000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000145                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses             3                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                 8.666667                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0          20648                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        20648                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 14666.666667                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 11666.666667                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0              20645                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          20645                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency         44000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000145                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0                3                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency        35000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000145                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses              3                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0         20648                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        20648                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 14666.666667                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 11666.666667                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0             20645                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total         20645                       # number of overall hits
system.cpu04.icache.overall_miss_latency        44000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000145                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0               3                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total            3                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency        35000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000145                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses             3                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                    3                       # number of replacements
system.cpu04.icache.sampled_refs                    3                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                     26                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.996700                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                  3196                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                      3196                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpipl                 161     78.92%     78.92% # number of callpals executed
system.cpu04.kern.callpal::rdps                    22     10.78%     89.71% # number of callpals executed
system.cpu04.kern.callpal::rti                     21     10.29%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  204                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      225                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     53     26.11%     26.11% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    11      5.42%     31.53% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    10      4.93%     36.45% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   129     63.55%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                203                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      53     45.30%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     11      9.40%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     10      8.55%     63.25% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     43     36.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 117                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            10711842000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4080000      0.04%     99.78% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               6149000      0.06%     99.84% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              17702000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        10739773000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.not_idle_fraction               0.003300                       # Percentage of non-idle cycles
system.cpu04.numCycles                       21479546                       # number of cpu cycles simulated
system.cpu04.num_insts                          20648                       # Number of instructions executed
system.cpu04.num_refs                            7317                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0          729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0 14358.333333                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency 11358.333333                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0          609                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          609                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency      1723000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.164609                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0          120                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency      1363000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.164609                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses          120                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0         34085                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        34085                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 16152.107779                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 13152.107779                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0             31784                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         31784                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency     37166000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.067508                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            2301                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         2301                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency     30263000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.067508                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          2301                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0          722                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          722                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 43978.260870                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 41559.471366                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0          492                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          492                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     10115000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.318560                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0          230                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total          230                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency      9434000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.314404                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses          227                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0        27705                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        27705                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 54714.808044                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 51714.808044                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0            25517                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        25517                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    119716000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.078975                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           2188                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         2188                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency    113152000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.078975                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         2188                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3511500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                16.283589                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0          61790                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        61790                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 34948.095344                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 31948.095344                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0              57301                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          57301                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     156882000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.072649                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0             4489                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         4489                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    143415000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.072649                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses           4489                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.933099                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          955.493147                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0         61790                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        61790                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 34948.095344                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 31948.095344                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0             57301                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total         57301                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    156882000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.072649                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0            4489                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total         4489                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    143415000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.072649                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses          4489                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3511500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                 4168                       # number of replacements
system.cpu05.dcache.sampled_refs                 4168                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              954.493147                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                  67870                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                   2633                       # number of writebacks
system.cpu05.dtb.data_accesses                   5815                       # DTB accesses
system.cpu05.dtb.data_acv                           7                       # DTB access violations
system.cpu05.dtb.data_hits                      63132                       # DTB hits
system.cpu05.dtb.data_misses                       96                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                      34706                       # DTB read hits
system.cpu05.dtb.read_misses                       82                       # DTB read misses
system.cpu05.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu05.dtb.write_acv                          7                       # DTB write access violations
system.cpu05.dtb.write_hits                     28426                       # DTB write hits
system.cpu05.dtb.write_misses                      14                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0        173454                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       173454                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 22937.116564                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 19936.897458                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0            171172                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        171172                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     52342500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.013156                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            2282                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         2282                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     45496000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.013156                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          2282                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs               121.390618                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0         173454                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       173454                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 22937.116564                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 19936.897458                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0             171172                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         171172                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      52342500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.013156                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             2282                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         2282                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     45496000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.013156                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           2282                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0          511.999879                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0        173454                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       173454                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 22937.116564                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 19936.897458                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0            171172                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total        171172                       # number of overall hits
system.cpu05.icache.overall_miss_latency     52342500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.013156                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            2282                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         2282                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     45496000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.013156                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          2282                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 2281                       # number of replacements
system.cpu05.icache.sampled_refs                 2281                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse              511.999879                       # Cycle average of tags in use
system.cpu05.icache.total_refs                 276892                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.957971                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                 28334                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                     28250                       # ITB hits
system.cpu05.itb.fetch_misses                      84                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   1      0.17%      0.17% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  12      2.08%      2.25% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.17%      2.43% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 499     86.48%     88.91% # number of callpals executed
system.cpu05.kern.callpal::rdps                    22      3.81%     92.72% # number of callpals executed
system.cpu05.kern.callpal::rdusp                    1      0.17%     92.89% # number of callpals executed
system.cpu05.kern.callpal::rti                     35      6.07%     98.96% # number of callpals executed
system.cpu05.kern.callpal::callsys                  6      1.04%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  577                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      785                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                    221     39.82%     39.82% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    11      1.98%     41.80% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    10      1.80%     43.60% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   313     56.40%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                555                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     221     48.79%     48.79% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     11      2.43%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     10      2.21%     53.42% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    211     46.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 453                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            10116103500     98.99%     98.99% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               3964500      0.04%     99.03% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               6508000      0.06%     99.10% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              92435000      0.90%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        10219011000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.674121                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                15                      
system.cpu05.kern.mode_good::user                  14                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              48                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.312500                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel        344045000     86.00%     86.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user           56018000     14.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu05.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.042029                       # Percentage of non-idle cycles
system.cpu05.numCycles                       20435996                       # number of cpu cycles simulated
system.cpu05.num_insts                         173352                       # Number of instructions executed
system.cpu05.num_refs                           63507                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 14887.096774                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 11887.096774                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0          527                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          527                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       923000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           62                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           62                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       737000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           62                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0         30398                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        30398                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0 18361.956522                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency 15361.956522                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0             28558                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         28558                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency     33786000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.060530                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0            1840                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         1840                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency     28266000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.060530                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses          1840                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          576                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          576                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 35374.100719                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 33969.924812                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0          437                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          437                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency      4917000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.241319                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0          139                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency      4518000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.230903                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses          133                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0        18377                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        18377                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 54654.066986                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 51654.066986                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0            17332                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        17332                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency     57113500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.056865                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           1045                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         1045                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency     53978500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.056865                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         1045                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      3097500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                63.419060                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0          48775                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        48775                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 31507.625650                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 28507.625650                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0              45890                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          45890                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency      90899500                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.059149                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0             2885                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         2885                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency     82244500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.059149                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses           2885                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.887945                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          909.255603                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0         48775                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        48775                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 31507.625650                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 28507.625650                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0             45890                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total         45890                       # number of overall hits
system.cpu06.dcache.overall_miss_latency     90899500                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.059149                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0            2885                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total         2885                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency     82244500                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.059149                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses          2885                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      3097500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                 2403                       # number of replacements
system.cpu06.dcache.sampled_refs                 2403                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              909.255603                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                 152396                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    979                       # number of writebacks
system.cpu06.dtb.data_accesses                   2698                       # DTB accesses
system.cpu06.dtb.data_acv                          21                       # DTB access violations
system.cpu06.dtb.data_hits                      49309                       # DTB hits
system.cpu06.dtb.data_misses                      364                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu06.dtb.read_acv                          12                       # DTB read access violations
system.cpu06.dtb.read_hits                      30441                       # DTB read hits
system.cpu06.dtb.read_misses                      326                       # DTB read misses
system.cpu06.dtb.write_accesses                   875                       # DTB write accesses
system.cpu06.dtb.write_acv                          9                       # DTB write access violations
system.cpu06.dtb.write_hits                     18868                       # DTB write hits
system.cpu06.dtb.write_misses                      38                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0        143820                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       143820                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 18009.397024                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 15009.397024                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0            142543                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        142543                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     22998000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.008879                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            1277                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1277                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     19167000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.008879                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          1277                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs               216.632733                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0         143820                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       143820                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 18009.397024                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 15009.397024                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0             142543                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         142543                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      22998000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.008879                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             1277                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1277                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     19167000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.008879                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           1277                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0        143820                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       143820                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 18009.397024                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 15009.397024                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0            142543                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total        142543                       # number of overall hits
system.cpu06.icache.overall_miss_latency     22998000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.008879                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            1277                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         1277                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     19167000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.008879                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          1277                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 1277                       # number of replacements
system.cpu06.icache.sampled_refs                 1277                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                 276640                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.971102                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                 26393                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                     26268                       # ITB hits
system.cpu06.itb.fetch_misses                     125                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                   1      0.21%      0.21% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  58     12.11%     12.32% # number of callpals executed
system.cpu06.kern.callpal::tbi                      4      0.84%     13.15% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 294     61.38%     74.53% # number of callpals executed
system.cpu06.kern.callpal::rdps                    23      4.80%     79.33% # number of callpals executed
system.cpu06.kern.callpal::rti                     89     18.58%     97.91% # number of callpals executed
system.cpu06.kern.callpal::callsys                  9      1.88%     99.79% # number of callpals executed
system.cpu06.kern.callpal::imb                      1      0.21%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  479                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                     1011                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    149     36.79%     36.79% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    11      2.72%     39.51% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    11      2.72%     42.22% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   234     57.78%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                405                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     149     48.22%     48.22% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     11      3.56%     51.78% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     11      3.56%     55.34% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    138     44.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 309                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            10676340500     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               3640500      0.03%     99.42% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7493000      0.07%     99.49% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              54903000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        10742377000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.589744                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                67                      
system.cpu06.kern.mode_good::user                  67                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel             147                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.455782                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      19513191000     99.87%     99.87% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           24997000      0.13%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu06.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu06.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    3                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.028898                       # Percentage of non-idle cycles
system.cpu06.numCycles                       21484754                       # number of cpu cycles simulated
system.cpu06.num_insts                         143435                       # Number of instructions executed
system.cpu06.num_refs                           50471                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0         1881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         1881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0 12332.142857                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  9332.142857                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0         1601                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         1601                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency      3453000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.148857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0          280                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total          280                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency      2613000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.148857                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses          280                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0        101663                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       101663                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 16714.842988                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 13714.842988                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0             96536                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         96536                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     85697000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.050431                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            5127                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         5127                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     70316000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.050431                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          5127                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0         1860                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         1860                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 38351.351351                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 35754.201681                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         1379                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         1379                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     18447000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.258602                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0          481                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total          481                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     17019000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.255914                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses          476                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0        78169                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        78169                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 52878.457969                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 49878.457969                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0            72566                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        72566                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    296278000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.071678                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           5603                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         5603                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency    279469000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.071678                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         5603                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      7618000                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                19.972047                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0         179832                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total       179832                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 35598.788444                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 32598.788444                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0             169102                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total         169102                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     381975000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.059667                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            10730                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        10730                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    349785000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.059667                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          10730                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.875885                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          896.906510                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0        179832                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total       179832                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 35598.788444                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 32598.788444                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0            169102                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total        169102                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    381975000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.059667                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           10730                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        10730                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    349785000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.059667                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         10730                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      7618000                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                 9015                       # number of replacements
system.cpu07.dcache.sampled_refs                 9015                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              896.906510                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                 180048                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                   5401                       # number of writebacks
system.cpu07.dtb.data_accesses                  49101                       # DTB accesses
system.cpu07.dtb.data_acv                          10                       # DTB access violations
system.cpu07.dtb.data_hits                     182865                       # DTB hits
system.cpu07.dtb.data_misses                      453                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                  33463                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                     102910                       # DTB read hits
system.cpu07.dtb.read_misses                      369                       # DTB read misses
system.cpu07.dtb.write_accesses                 15638                       # DTB write accesses
system.cpu07.dtb.write_acv                         10                       # DTB write access violations
system.cpu07.dtb.write_hits                     79955                       # DTB write hits
system.cpu07.dtb.write_misses                      84                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0        515048                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       515048                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 19597.495971                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 16597.433990                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0            506981                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        506981                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency    158093000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.015663                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            8067                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         8067                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency    133891500                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.015663                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          8067                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs                66.632205                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0         515048                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       515048                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 19597.495971                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 16597.433990                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0             506981                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         506981                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency     158093000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.015663                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             8067                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         8067                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency    133891500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.015663                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           8067                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0        515048                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       515048                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 19597.495971                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 16597.433990                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0            506981                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total        506981                       # number of overall hits
system.cpu07.icache.overall_miss_latency    158093000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.015663                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            8067                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         8067                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency    133891500                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.015663                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          8067                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 8067                       # number of replacements
system.cpu07.icache.sampled_refs                 8067                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                 537522                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.884446                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                160029                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                    159699                       # ITB hits
system.cpu07.itb.fetch_misses                     330                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                  33      2.52%      2.52% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  67      5.11%      7.63% # number of callpals executed
system.cpu07.kern.callpal::tbi                      5      0.38%      8.02% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 973     74.27%     82.29% # number of callpals executed
system.cpu07.kern.callpal::rdps                    24      1.83%     84.12% # number of callpals executed
system.cpu07.kern.callpal::wrusp                    1      0.08%     84.20% # number of callpals executed
system.cpu07.kern.callpal::rdusp                    1      0.08%     84.27% # number of callpals executed
system.cpu07.kern.callpal::rti                    123      9.39%     93.66% # number of callpals executed
system.cpu07.kern.callpal::callsys                 39      2.98%     96.64% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.08%     96.72% # number of callpals executed
system.cpu07.kern.callpal::rdunique                42      3.21%     99.92% # number of callpals executed
system.cpu07.kern.callpal::wrunique                 1      0.08%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 1310                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                     2124                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                    493     44.14%     44.14% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    11      0.98%     45.12% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    10      0.90%     46.02% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   603     53.98%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1117                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     491     49.45%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     11      1.11%     50.55% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     10      1.01%     51.56% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    481     48.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 993                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            10589595500     98.56%     98.56% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               4099000      0.04%     98.60% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               7697500      0.07%     98.67% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             142898000      1.33%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        10744290000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                0.995943                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.797678                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel               100                      
system.cpu07.kern.mode_good::user                 100                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel             190                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               100                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.526316                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      26471472000     98.95%     98.95% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user          280705000      1.05%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     67                       # number of times the context was actually changed
system.cpu07.kern.syscall::2                        1      5.00%      5.00% # number of syscalls executed
system.cpu07.kern.syscall::4                        6     30.00%     35.00% # number of syscalls executed
system.cpu07.kern.syscall::17                       4     20.00%     55.00% # number of syscalls executed
system.cpu07.kern.syscall::54                       1      5.00%     60.00% # number of syscalls executed
system.cpu07.kern.syscall::71                       3     15.00%     75.00% # number of syscalls executed
system.cpu07.kern.syscall::74                       2     10.00%     85.00% # number of syscalls executed
system.cpu07.kern.syscall::144                      1      5.00%     90.00% # number of syscalls executed
system.cpu07.kern.syscall::256                      1      5.00%     95.00% # number of syscalls executed
system.cpu07.kern.syscall::257                      1      5.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                   20                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.115554                       # Percentage of non-idle cycles
system.cpu07.numCycles                       21488580                       # number of cpu cycles simulated
system.cpu07.num_insts                         514585                       # Number of instructions executed
system.cpu07.num_refs                          184433                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        35303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        35303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0  5012.851504                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  2012.851504                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         2622                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         2622                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency    163825000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.925729                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0        32681                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total        32681                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     65782000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.925729                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses        32681                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0       1262163                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1262163                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0  6054.828889                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency  3054.828889                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0           1226689                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1226689                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency    214789000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.028106                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0           35474                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        35474                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency    108367000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.028106                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses         35474                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        35286                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        35286                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  5067.597714                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  2068.217244                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         2563                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency    165827000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.927365                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0        32723                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        32723                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     67670000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.927252                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses        32719                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       848138                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       848138                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0  5908.851264                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency  2908.851264                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           781752                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       781752                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    392265000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.078273                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          66386                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        66386                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency    193107000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.078273                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        66386                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency     15827500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                98.000324                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        2110301                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      2110301                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0  5959.689770                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency  2959.689770                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            2008441                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        2008441                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     607054000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.048268                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0           101860                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       101860                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    301474000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.048268                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses         101860                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.716932                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          734.137917                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       2110301                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      2110301                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0  5959.689770                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency  2959.689770                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           2008441                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       2008441                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    607054000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.048268                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0          101860                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total       101860                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    301474000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.048268                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses        101860                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency     15827500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                 3082                       # number of replacements
system.cpu08.dcache.sampled_refs                 3082                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              732.137917                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 302037                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                   1169                       # number of writebacks
system.cpu08.dtb.data_accesses                2150529                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    2180784                       # DTB hits
system.cpu08.dtb.data_misses                       93                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1277158                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                    1297355                       # DTB read hits
system.cpu08.dtb.read_misses                       82                       # DTB read misses
system.cpu08.dtb.write_accesses                873371                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    883429                       # DTB write hits
system.cpu08.dtb.write_misses                      11                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       4776674                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      4776674                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 22693.516699                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 19693.516699                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           4775147                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       4775147                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     34653000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000320                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1527                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1527                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     30072000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000320                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1527                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              2743.948919                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        4776674                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      4776674                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 22693.516699                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 19693.516699                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            4775147                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        4775147                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      34653000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000320                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1527                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1527                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     30072000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000320                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1527                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       4776674                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      4776674                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 22693.516699                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 19693.516699                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           4775147                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       4775147                       # number of overall hits
system.cpu08.icache.overall_miss_latency     34653000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000320                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1527                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1527                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     30072000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000320                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1527                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1527                       # number of replacements
system.cpu08.icache.sampled_refs                 1527                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                4190010                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.280439                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               4686697                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   4686658                       # ITB hits
system.cpu08.itb.fetch_misses                      39                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                 111     22.29%     22.29% # number of callpals executed
system.cpu08.kern.callpal::swpctx                   9      1.81%     24.10% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 288     57.83%     81.93% # number of callpals executed
system.cpu08.kern.callpal::rdps                    29      5.82%     87.75% # number of callpals executed
system.cpu08.kern.callpal::rti                     31      6.22%     93.98% # number of callpals executed
system.cpu08.kern.callpal::callsys                  6      1.20%     95.18% # number of callpals executed
system.cpu08.kern.callpal::rdunique                24      4.82%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  498                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      645                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                    102     30.54%     30.54% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    11      3.29%     33.83% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     4      1.20%     35.03% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   217     64.97%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                334                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     102     47.22%     47.22% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     11      5.09%     52.31% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      4      1.85%     54.17% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     99     45.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 216                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            10653194500     99.18%     99.18% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               4699000      0.04%     99.23% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               2778500      0.03%     99.25% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              80305000      0.75%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        10740977000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.456221                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                25                      
system.cpu08.kern.mode_good::user                  25                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              40                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                25                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.625000                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      18440404000     70.90%     70.90% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         7567494000     29.10%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      9                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.719561                       # Percentage of non-idle cycles
system.cpu08.numCycles                       21481954                       # number of cpu cycles simulated
system.cpu08.num_insts                        4776581                       # Number of instructions executed
system.cpu08.num_refs                         2181159                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0        35432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        35432                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0  5028.213935                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  2028.213935                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         2824                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         2824                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency    163960000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.920298                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0        32608                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total        32608                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     66136000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.920298                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses        32608                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0       1213996                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1213996                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0  5729.546418                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency  2729.546418                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0           1178611                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1178611                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency    202740000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.029148                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0           35385                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        35385                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency     96585000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.029148                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses         35385                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0        35420                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        35420                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0  5152.710263                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency  2153.655628                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         2711                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         2711                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency    168540000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.923461                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0        32709                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        32709                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     70431000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.923292                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses        32703                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       829891                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       829891                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0  6005.704306                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency  3005.704306                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           763187                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       763187                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    400604500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.080377                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0          66704                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        66704                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency    200492500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.080377                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses        66704                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3763000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs               701.000618                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        2043887                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      2043887                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0  5909.985405                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency  2909.985405                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1941798                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1941798                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     603344500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.049948                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0           102089                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       102089                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    297077500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.049948                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses         102089                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.680345                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          696.672908                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       2043887                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      2043887                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0  5909.985405                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency  2909.985405                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1941798                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1941798                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    603344500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.049948                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0          102089                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total       102089                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    297077500                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.049948                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses        102089                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3763000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                 3238                       # number of replacements
system.cpu09.dcache.sampled_refs                 3238                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              695.672908                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                2269840                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                   1327                       # number of writebacks
system.cpu09.dtb.data_accesses                2049066                       # DTB accesses
system.cpu09.dtb.data_acv                          21                       # DTB access violations
system.cpu09.dtb.data_hits                    2113944                       # DTB hits
system.cpu09.dtb.data_misses                      415                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                1208432                       # DTB read accesses
system.cpu09.dtb.read_acv                          12                       # DTB read access violations
system.cpu09.dtb.read_hits                    1248753                       # DTB read hits
system.cpu09.dtb.read_misses                      371                       # DTB read misses
system.cpu09.dtb.write_accesses                840634                       # DTB write accesses
system.cpu09.dtb.write_acv                          9                       # DTB write access violations
system.cpu09.dtb.write_hits                    865191                       # DTB write hits
system.cpu09.dtb.write_misses                      44                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       4421434                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      4421434                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 16809.645669                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 13809.055118                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           4418894                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       4418894                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     42696500                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000574                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0            2540                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         2540                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     35075000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000574                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses          2540                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              2740.598617                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        4421434                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      4421434                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 16809.645669                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 13809.055118                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            4418894                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        4418894                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      42696500                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000574                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0             2540                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         2540                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     35075000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000574                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses           2540                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                 0.895089                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0          458.285348                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       4421434                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      4421434                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 16809.645669                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 13809.055118                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           4418894                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       4418894                       # number of overall hits
system.cpu09.icache.overall_miss_latency     42696500                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000574                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0            2540                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total         2540                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     35075000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000574                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses          2540                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                 2459                       # number of replacements
system.cpu09.icache.sampled_refs                 2459                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse              458.285348                       # Cycle average of tags in use
system.cpu09.icache.total_refs                6739132                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle         2425113589000                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.320007                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               4250575                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   4250422                       # ITB hits
system.cpu09.itb.fetch_misses                     153                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::wripir                   1      0.16%      0.16% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  75     12.02%     12.18% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.64%     12.82% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 379     60.74%     73.56% # number of callpals executed
system.cpu09.kern.callpal::rdps                    23      3.69%     77.24% # number of callpals executed
system.cpu09.kern.callpal::rti                    105     16.83%     94.07% # number of callpals executed
system.cpu09.kern.callpal::callsys                 16      2.56%     96.63% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.16%     96.79% # number of callpals executed
system.cpu09.kern.callpal::rdunique                20      3.21%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  624                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                     1241                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                    193     37.70%     37.70% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    11      2.15%     39.84% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    18      3.52%     43.36% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   290     56.64%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                512                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     193     48.13%     48.13% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     11      2.74%     50.87% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     18      4.49%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    179     44.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 401                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            10605691500     98.71%     98.71% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               4624500      0.04%     98.76% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              12831000      0.12%     98.88% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             120703000      1.12%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        10743850000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.617241                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                86                      
system.cpu09.kern.mode_good::user                  86                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel             180                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                86                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.477778                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel     2418141523000     99.71%     99.71% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         6956347000      0.29%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     75                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu09.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    4                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.679993                       # Percentage of non-idle cycles
system.cpu09.numCycles                       21487700                       # number of cpu cycles simulated
system.cpu09.num_insts                        4420998                       # Number of instructions executed
system.cpu09.num_refs                         2115349                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0         1416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         1416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 15673.202614                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 12673.202614                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0         1263                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         1263                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency      2398000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.108051                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          153                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency      1939000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.108051                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          153                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         89889                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        89889                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 28701.619601                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 25701.619601                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             85073                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         85073                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency    138227000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.053577                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            4816                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         4816                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency    123779000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.053577                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          4816                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0         1396                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         1396                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 41213.523132                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 39112.727273                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         1115                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         1115                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     11581000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.201289                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0          281                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          281                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     10756000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.196991                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses          275                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        92491                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        92491                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 55451.787199                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 52451.787199                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            85273                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        85273                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    400251000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.078040                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           7218                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         7218                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    378597000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.078040                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         7218                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      4681500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               110.086555                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0         182380                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total       182380                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 44746.385242                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 41746.385242                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0             170346                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total         170346                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     538478000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.065983                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            12034                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        12034                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    502376000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.065983                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          12034                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.607832                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          622.419566                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0        182380                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total       182380                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 44746.385242                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 41746.385242                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0            170346                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total        170346                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    538478000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.065983                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           12034                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        12034                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    502376000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.065983                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         12034                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      4681500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                10941                       # number of replacements
system.cpu10.dcache.sampled_refs                10941                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              622.419566                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                1204457                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle         2425420568000                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   6695                       # number of writebacks
system.cpu10.dtb.data_accesses                  49579                       # DTB accesses
system.cpu10.dtb.data_acv                           5                       # DTB access violations
system.cpu10.dtb.data_hits                     184685                       # DTB hits
system.cpu10.dtb.data_misses                      477                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                      90837                       # DTB read hits
system.cpu10.dtb.read_misses                      371                       # DTB read misses
system.cpu10.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu10.dtb.write_acv                          5                       # DTB write access violations
system.cpu10.dtb.write_hits                     93848                       # DTB write hits
system.cpu10.dtb.write_misses                     106                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0        475018                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       475018                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 19069.664903                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 16069.664903                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0            470482                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        470482                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     86500000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.009549                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            4536                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         4536                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     72892000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.009549                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          4536                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               642.221823                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0         475018                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       475018                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 19069.664903                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 16069.664903                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0             470482                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         470482                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      86500000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.009549                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             4536                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         4536                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     72892000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.009549                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           4536                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 0.859549                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          440.089097                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0        475018                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       475018                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 19069.664903                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 16069.664903                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0            470482                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total        470482                       # number of overall hits
system.cpu10.icache.overall_miss_latency     86500000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.009549                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            4536                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         4536                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     72892000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.009549                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          4536                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 4454                       # number of replacements
system.cpu10.icache.sampled_refs                 4454                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              440.089097                       # Cycle average of tags in use
system.cpu10.icache.total_refs                2860456                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle         2425280845000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.880916                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                165317                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                    165165                       # ITB hits
system.cpu10.itb.fetch_misses                     152                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                  15      1.91%      1.91% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  53      6.76%      8.67% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 555     70.79%     79.46% # number of callpals executed
system.cpu10.kern.callpal::rdps                    23      2.93%     82.40% # number of callpals executed
system.cpu10.kern.callpal::wrusp                    1      0.13%     82.53% # number of callpals executed
system.cpu10.kern.callpal::rti                    120     15.31%     97.83% # number of callpals executed
system.cpu10.kern.callpal::callsys                 15      1.91%     99.74% # number of callpals executed
system.cpu10.kern.callpal::imb                      2      0.26%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  784                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                     1439                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    297     42.67%     42.67% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    11      1.58%     44.25% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    10      1.44%     45.69% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   378     54.31%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                696                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     295     49.08%     49.08% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     11      1.83%     50.92% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     10      1.66%     52.58% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    285     47.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 601                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            11237039500     99.19%     99.19% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3329500      0.03%     99.22% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               6068000      0.05%     99.27% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              82516000      0.73%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        11328953000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                0.993266                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.753968                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                97                      
system.cpu10.kern.mode_good::user                  98                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel             172                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.563953                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2426070128000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user          301878000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu10.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu10.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu10.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu10.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu10.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu10.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu10.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                   12                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.119084                       # Percentage of non-idle cycles
system.cpu10.numCycles                       22659874                       # number of cpu cycles simulated
system.cpu10.num_insts                         474535                       # Number of instructions executed
system.cpu10.num_refs                          185986                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 18555.555556                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 15555.555556                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0           75                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency       501000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.264706                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           27                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency       420000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.264706                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           27                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0          7042                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         7042                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 13474.842767                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 10474.842767                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0              6724                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          6724                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency      4285000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.045158                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0             318                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          318                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency      3331000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.045158                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses           318                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           93                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 18787.234043                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 17534.883721                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency       883000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.505376                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0           47                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency       754000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.462366                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0         3314                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         3314                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 52545.454545                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 49545.454545                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0             3270                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         3270                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency      2312000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.013277                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0             44                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency      2180000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.013277                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses           44                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      2822000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                16.261146                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0          10356                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        10356                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 18223.756906                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 15223.756906                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0               9994                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           9994                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency       6597000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.034956                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0              362                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          362                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency      5511000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.034956                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses            362                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.545588                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          558.682593                       # Average occupied blocks per context
system.cpu11.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0         10356                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        10356                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 18223.756906                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 15223.756906                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0              9994                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total          9994                       # number of overall hits
system.cpu11.dcache.overall_miss_latency      6597000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.034956                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0             362                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total          362                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency      5511000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.034956                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses           362                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      2822000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                  157                       # number of replacements
system.cpu11.dcache.sampled_refs                  157                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              557.682593                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                   2553                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                     28                       # number of writebacks
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_hits                      10572                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                       7144                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_hits                      3428                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0         33661                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        33661                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 17550.724638                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 14550.724638                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0             33592                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         33592                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency      1211000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.002050                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency      1004000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.002050                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs                66.637681                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0          33661                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        33661                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 17550.724638                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 14550.724638                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0              33592                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          33592                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency       1211000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.002050                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency      1004000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.002050                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0         33661                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        33661                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 17550.724638                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 14550.724638                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0             33592                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total         33592                       # number of overall hits
system.cpu11.icache.overall_miss_latency      1211000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.002050                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0              69                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total           69                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency      1004000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.002050                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                   69                       # number of replacements
system.cpu11.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu11.icache.total_refs                   4598                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.994839                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                  3268                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                      3268                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::swpipl                 169     79.72%     79.72% # number of callpals executed
system.cpu11.kern.callpal::rdps                    22     10.38%     90.09% # number of callpals executed
system.cpu11.kern.callpal::rti                     21      9.91%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  212                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      233                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                     54     25.59%     25.59% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    11      5.21%     30.81% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    10      4.74%     35.55% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   136     64.45%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                211                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                      54     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     11      9.24%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     10      8.40%     63.03% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                     44     36.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            10716824000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3460000      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               6983000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              19249000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        10746516000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.323529                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.not_idle_fraction               0.005161                       # Percentage of non-idle cycles
system.cpu11.numCycles                       21493032                       # number of cpu cycles simulated
system.cpu11.num_insts                          33661                       # Number of instructions executed
system.cpu11.num_refs                           10613                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          114                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 16937.500000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 13937.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           82                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       542000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.280702                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       446000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.280702                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          7143                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         7143                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 16632.587859                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 13632.587859                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              6830                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          6830                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      5206000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.043819                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             313                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          313                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      4267000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.043819                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           313                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           97                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0        16540                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 17170.731707                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       827000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.515464                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           50                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       704000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.422680                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           41                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         3319                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         3319                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 49468.750000                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 46468.750000                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             3287                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         3287                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      1583000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.009641                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             32                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      1487000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.009641                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           32                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      2807000                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               118.746032                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0          10462                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        10462                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 19678.260870                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 16678.260870                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0              10117                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          10117                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       6789000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.032976                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              345                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          345                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      5754000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.032976                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            345                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.576020                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          589.844660                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0         10462                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        10462                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 19678.260870                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 16678.260870                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0             10117                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total         10117                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      6789000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.032976                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             345                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          345                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      5754000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.032976                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           345                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      2807000                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  126                       # number of replacements
system.cpu12.dcache.sampled_refs                  126                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              588.844660                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                  14962                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     22                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                      10694                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       7257                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      3437                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         33915                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        33915                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 18142.857143                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 15142.857143                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             33845                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         33845                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency      1270000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.002064                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0              70                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency      1060000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.002064                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses            70                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                66.314286                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          33915                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        33915                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 18142.857143                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 15142.857143                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              33845                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          33845                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency       1270000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.002064                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0               70                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency      1060000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.002064                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses             70                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         33915                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        33915                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 18142.857143                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 15142.857143                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             33845                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         33845                       # number of overall hits
system.cpu12.icache.overall_miss_latency      1270000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.002064                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0              70                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total           70                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency      1060000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.002064                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses            70                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                   70                       # number of replacements
system.cpu12.icache.sampled_refs                   70                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu12.icache.total_refs                   4642                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.994782                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  3268                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      3268                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 169     79.72%     79.72% # number of callpals executed
system.cpu12.kern.callpal::rdps                    22     10.38%     90.09% # number of callpals executed
system.cpu12.kern.callpal::rti                     21      9.91%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  212                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      233                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     54     25.59%     25.59% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    11      5.21%     30.81% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    10      4.74%     35.55% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   136     64.45%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                211                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      54     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     11      9.24%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     10      8.40%     63.03% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     44     36.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            10719315000     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               3061000      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               6706000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              18846000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        10747928000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.323529                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.005218                       # Percentage of non-idle cycles
system.cpu12.numCycles                       21495856                       # number of cpu cycles simulated
system.cpu12.num_insts                          33915                       # Number of instructions executed
system.cpu12.num_refs                           10735                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           98                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 14392.857143                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency 11392.857143                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           70                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       403000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.285714                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           28                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       319000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.285714                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           28                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          6948                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         6948                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 13330.827068                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 10330.827068                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              6682                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          6682                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      3546000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.038284                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             266                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          266                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      2748000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.038284                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           266                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0           89                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           89                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 15767.441860                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 14384.615385                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       678000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.483146                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           43                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           43                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       561000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.438202                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           39                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         3314                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         3314                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 53121.212121                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 50121.212121                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             3281                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         3281                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1753000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.009958                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             33                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1654000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.009958                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           33                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      2793000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs                10.440678                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0          10262                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        10262                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 17722.408027                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 14722.408027                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               9963                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           9963                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       5299000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.029137                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              299                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          299                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      4402000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.029137                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            299                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.566352                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          579.944355                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0         10262                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        10262                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 17722.408027                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 14722.408027                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              9963                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          9963                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      5299000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.029137                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             299                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          299                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      4402000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.029137                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           299                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      2793000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                  118                       # number of replacements
system.cpu13.dcache.sampled_refs                  118                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              578.944355                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                   1232                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     18                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                      10470                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       7046                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      3424                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         33449                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        33449                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 18130.434783                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 15130.434783                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             33380                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         33380                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency      1251000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.002063                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency      1044000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.002063                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                66.637681                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          33449                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        33449                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 18130.434783                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 15130.434783                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              33380                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          33380                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency       1251000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.002063                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency      1044000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.002063                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         33449                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        33449                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 18130.434783                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 15130.434783                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             33380                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         33380                       # number of overall hits
system.cpu13.icache.overall_miss_latency      1251000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.002063                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              69                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           69                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency      1044000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.002063                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   69                       # number of replacements
system.cpu13.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   4598                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.995009                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  3268                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      3268                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 169     79.72%     79.72% # number of callpals executed
system.cpu13.kern.callpal::rdps                    22     10.38%     90.09% # number of callpals executed
system.cpu13.kern.callpal::rti                     21      9.91%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  212                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      233                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     54     25.59%     25.59% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    11      5.21%     30.81% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    10      4.74%     35.55% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   136     64.45%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                211                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      54     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     11      9.24%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     10      8.40%     63.03% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     44     36.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            10718802000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               3047000      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               6505000      0.06%     99.82% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              18845000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        10747199000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.323529                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.004991                       # Percentage of non-idle cycles
system.cpu13.numCycles                       21494398                       # number of cpu cycles simulated
system.cpu13.num_insts                          33449                       # Number of instructions executed
system.cpu13.num_refs                           10511                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0  9142.857143                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  6142.857143                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           74                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           74                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       192000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.221053                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           21                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       129000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.221053                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           21                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          6963                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         6963                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 13229.629630                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 10229.629630                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              6693                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          6693                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      3572000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.038776                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             270                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          270                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      2762000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.038776                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           270                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           91                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 23425.925926                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 23354.166667                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           37                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           37                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1265000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.593407                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           54                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1121000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.527473                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         3314                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         3314                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 52630.434783                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 49630.434783                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             3268                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         3268                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      2421000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.013881                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             46                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           46                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2283000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.013881                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           46                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      2780000                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs                28.628319                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0          10277                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        10277                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 18965.189873                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 15965.189873                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0               9961                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           9961                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       5993000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.030748                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              316                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          316                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      5045000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.030748                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            316                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.570126                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          583.808725                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0         10277                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        10277                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 18965.189873                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 15965.189873                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0              9961                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total          9961                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      5993000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.030748                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             316                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          316                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      5045000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.030748                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           316                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      2780000                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                  113                       # number of replacements
system.cpu14.dcache.sampled_refs                  113                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              583.808725                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                   3235                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                     12                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                      10484                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       7058                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      3426                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         33476                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        33476                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 18565.217391                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 15565.217391                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             33407                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         33407                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency      1281000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.002061                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency      1074000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.002061                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs                66.637681                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          33476                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        33476                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 18565.217391                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 15565.217391                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              33407                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          33407                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency       1281000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.002061                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency      1074000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.002061                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.841797                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 431                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         33476                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        33476                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 18565.217391                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 15565.217391                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             33407                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         33407                       # number of overall hits
system.cpu14.icache.overall_miss_latency      1281000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.002061                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              69                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           69                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency      1074000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.002061                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   69                       # number of replacements
system.cpu14.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     431                       # Cycle average of tags in use
system.cpu14.icache.total_refs                   4598                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.994906                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  3268                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      3268                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 169     79.72%     79.72% # number of callpals executed
system.cpu14.kern.callpal::rdps                    22     10.38%     90.09% # number of callpals executed
system.cpu14.kern.callpal::rti                     21      9.91%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  212                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      233                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     54     25.59%     25.59% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    11      5.21%     30.81% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    10      4.74%     35.55% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   136     64.45%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                211                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      54     45.38%     45.38% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     11      9.24%     54.62% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     10      8.40%     63.03% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     44     36.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 119                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            10718875000     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               3033000      0.03%     99.75% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               8173000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              18487000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        10748568000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.323529                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.005094                       # Percentage of non-idle cycles
system.cpu14.numCycles                       21497136                       # number of cpu cycles simulated
system.cpu14.num_insts                          33476                       # Number of instructions executed
system.cpu14.num_refs                           10525                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 10263.157895                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  7263.157895                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0           82                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency       390000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.316667                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency       276000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.316667                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0          7562                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         7562                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 18061.224490                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 15061.224490                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0              7268                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          7268                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency      5310000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.038879                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0             294                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          294                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency      4428000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.038879                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses           294                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 18450.704225                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 19586.206897                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0           40                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency      1310000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.639640                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0           71                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency      1136000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.522523                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses           58                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0         3588                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         3588                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 48052.631579                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 45052.631579                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0             3493                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         3493                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency      4565000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.026477                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0             95                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency      4280000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.026477                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses           95                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      2747000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                57.201754                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          11150                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        11150                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 25385.604113                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 22385.604113                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              10761                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          10761                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency       9875000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.034888                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0              389                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          389                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency      8708000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.034888                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses            389                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.677336                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          693.591935                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         11150                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        11150                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 25385.604113                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 22385.604113                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             10761                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         10761                       # number of overall hits
system.cpu15.dcache.overall_miss_latency      9875000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.034888                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0             389                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total          389                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency      8708000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.034888                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses           389                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      2747000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                  114                       # number of replacements
system.cpu15.dcache.sampled_refs                  114                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              693.591935                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                   6521                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                     14                       # number of writebacks
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_hits                      11402                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                       7682                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_hits                      3720                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0         36110                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        36110                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 17550.724638                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 14550.724638                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0             36041                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         36041                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency      1211000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001911                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0              69                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency      1004000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001911                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses            69                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs                66.768116                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0          36110                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        36110                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 17550.724638                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 14550.724638                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0              36041                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          36041                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency       1211000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001911                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0               69                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency      1004000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001911                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses             69                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.851562                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0                 436                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0         36110                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        36110                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 17550.724638                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 14550.724638                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0             36041                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total         36041                       # number of overall hits
system.cpu15.icache.overall_miss_latency      1211000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001911                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0              69                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total           69                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency      1004000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001911                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses            69                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                   69                       # number of replacements
system.cpu15.icache.sampled_refs                   69                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse                     436                       # Cycle average of tags in use
system.cpu15.icache.total_refs                   4607                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.994215                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                  3718                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                      3718                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::swpipl                 219     83.59%     83.59% # number of callpals executed
system.cpu15.kern.callpal::rdps                    22      8.40%     91.98% # number of callpals executed
system.cpu15.kern.callpal::rti                     21      8.02%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  262                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      283                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                     70     26.82%     26.82% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    11      4.21%     31.03% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    19      7.28%     38.31% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   161     61.69%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                261                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                      70     41.42%     41.42% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     11      6.51%     47.93% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     19     11.24%     59.17% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                     69     40.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 169                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            10714625000     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               3020000      0.03%     99.71% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              11133000      0.10%     99.82% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              19535000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        10748313000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              21                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.not_idle_fraction               0.005785                       # Percentage of non-idle cycles
system.cpu15.numCycles                       21496626                       # number of cpu cycles simulated
system.cpu15.num_insts                          36110                       # Number of instructions executed
system.cpu15.num_refs                           11453                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                     6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                    11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                    13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                  1834                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                  4572                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   696                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                  1044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                 6611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                    4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                    4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                   13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15675                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  135856833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  74103727.272727                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  62703153.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3     163028200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  271713666.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  444460.741549                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  963523.640662                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  178289.807524                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  1171179.597701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  780786.398467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 123300.710936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11    203785250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12    203785250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 90571222.222222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14    203785250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 62703153.846154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40002.551834                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            815141000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                       6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                      11                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                      13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                    1834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                    4572                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                    1044                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                   6611                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                      4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                      4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                     13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               15675                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       627040000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0     2612.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1            1425                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2     1205.769231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3            3135                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4            5225                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5        8.546892                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6       18.528369                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7        3.428478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       22.521552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9       15.014368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10       2.371048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11    3918.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    3918.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    1741.666667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14    3918.750000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15    1205.769231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 15675                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                     343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                     168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                     131                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                      72                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                       7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    4052                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    2780                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                   12178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    3975                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                    4220                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   9138                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                    141                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    125                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                    128                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                    140                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                    153                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               37751                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0        18122750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    11152461.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    17056705.882353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    409553.672316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    906137.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    186832.474227                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    656027.149321                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    1106732.824427                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   130203.861697                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11      144982000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12      144982000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13      144982000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   96654666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15       72491000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40003.611412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                         327                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         168                       # number of ReadReq hits
system.l2.ReadReq_hits::2                         105                       # number of ReadReq hits
system.l2.ReadReq_hits::3                          55                       # number of ReadReq hits
system.l2.ReadReq_hits::4                           7                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        3344                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        2460                       # number of ReadReq hits
system.l2.ReadReq_hits::7                       10626                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        3533                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        3958                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       6911                       # number of ReadReq hits
system.l2.ReadReq_hits::11                        139                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        123                       # number of ReadReq hits
system.l2.ReadReq_hits::13                        126                       # number of ReadReq hits
system.l2.ReadReq_hits::14                        137                       # number of ReadReq hits
system.l2.ReadReq_hits::15                        149                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32168                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              289964000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.046647                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.198473                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.236111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.174729                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.115108                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.127443                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.111195                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.062085                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.243708                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.014184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.016000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.015625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.021429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.026144                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                        16                       # number of ReadReq misses
system.l2.ReadReq_misses::2                        26                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        17                       # number of ReadReq misses
system.l2.ReadReq_misses::5                       708                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       320                       # number of ReadReq misses
system.l2.ReadReq_misses::7                      1552                       # number of ReadReq misses
system.l2.ReadReq_misses::8                       442                       # number of ReadReq misses
system.l2.ReadReq_misses::9                       262                       # number of ReadReq misses
system.l2.ReadReq_misses::10                     2227                       # number of ReadReq misses
system.l2.ReadReq_misses::11                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::12                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::13                        2                       # number of ReadReq misses
system.l2.ReadReq_misses::14                        3                       # number of ReadReq misses
system.l2.ReadReq_misses::15                        4                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5583                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        45                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         221540000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0         16.145773                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1         32.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2         42.274809                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3         76.916667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4        791.142857                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          1.366732                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          1.992086                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          0.454754                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          1.393208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          1.312322                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         0.606041                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11        39.276596                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        44.304000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13        43.265625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        39.557143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15        36.196078                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5538                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26311500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                   96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                   24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  464                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                  249                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  995                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                  359                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 726                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                  47                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                  85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3795                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 1717270.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 5495266.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 3232509.803922                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 5495266.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 6869083.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 355297.413793                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 662080.321285                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 165686.432161                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 315819.923372                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 459214.484680                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 227077.134986                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 3507617.021277                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 4995696.969697                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 6105851.851852                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 2892245.614035                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 1939505.882353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40012.648221                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           164858000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                     96                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                     24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    464                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                    249                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    995                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    522                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                    359                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   726                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                    47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    57                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                    85                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3795                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      151848000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      39.531250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     126.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2      74.411765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3     126.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4     158.125000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5       8.178879                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      15.240964                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7       3.814070                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8       7.270115                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      10.571031                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10      5.227273                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     80.744681                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12           115                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    140.555556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     66.578947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     44.647059                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 3795                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     67905500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 18425                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18425                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     18425                       # number of Writeback hits
system.l2.Writeback_hits::total                 18425                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           6.069414                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                      349                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                      179                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                      144                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                       77                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                       10                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     5886                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     3626                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                    16750                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     4671                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     5264                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                   15749                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                     145                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                     129                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                     137                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                     144                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                     166                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                53426                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     50232045.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     100464090.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     28336025.641026                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     50232045.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     368368333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     434738.394965                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     947774.442539                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     180454.768125                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     971094.024605                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     846175.344564                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    125040.167459                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    184184166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    184184166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    100464090.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    157872142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    65006176.470588                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40002.828454                       # average overall mshr miss latency
system.l2.demand_hits::0                          327                       # number of demand (read+write) hits
system.l2.demand_hits::1                          168                       # number of demand (read+write) hits
system.l2.demand_hits::2                          105                       # number of demand (read+write) hits
system.l2.demand_hits::3                           55                       # number of demand (read+write) hits
system.l2.demand_hits::4                            7                       # number of demand (read+write) hits
system.l2.demand_hits::5                         3344                       # number of demand (read+write) hits
system.l2.demand_hits::6                         2460                       # number of demand (read+write) hits
system.l2.demand_hits::7                        10626                       # number of demand (read+write) hits
system.l2.demand_hits::8                         3533                       # number of demand (read+write) hits
system.l2.demand_hits::9                         3958                       # number of demand (read+write) hits
system.l2.demand_hits::10                        6911                       # number of demand (read+write) hits
system.l2.demand_hits::11                         139                       # number of demand (read+write) hits
system.l2.demand_hits::12                         123                       # number of demand (read+write) hits
system.l2.demand_hits::13                         126                       # number of demand (read+write) hits
system.l2.demand_hits::14                         137                       # number of demand (read+write) hits
system.l2.demand_hits::15                         149                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32168                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1105105000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.063037                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.061453                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.270833                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.300000                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.431872                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.321566                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.365612                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.243631                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.248100                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.561178                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.041379                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.046512                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.080292                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.048611                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.102410                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                         22                       # number of demand (read+write) misses
system.l2.demand_misses::1                         11                       # number of demand (read+write) misses
system.l2.demand_misses::2                         39                       # number of demand (read+write) misses
system.l2.demand_misses::3                         22                       # number of demand (read+write) misses
system.l2.demand_misses::4                          3                       # number of demand (read+write) misses
system.l2.demand_misses::5                       2542                       # number of demand (read+write) misses
system.l2.demand_misses::6                       1166                       # number of demand (read+write) misses
system.l2.demand_misses::7                       6124                       # number of demand (read+write) misses
system.l2.demand_misses::8                       1138                       # number of demand (read+write) misses
system.l2.demand_misses::9                       1306                       # number of demand (read+write) misses
system.l2.demand_misses::10                      8838                       # number of demand (read+write) misses
system.l2.demand_misses::11                         6                       # number of demand (read+write) misses
system.l2.demand_misses::12                         6                       # number of demand (read+write) misses
system.l2.demand_misses::13                        11                       # number of demand (read+write) misses
system.l2.demand_misses::14                         7                       # number of demand (read+write) misses
system.l2.demand_misses::15                        17                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  21258                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          848580000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          60.782235                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         118.508380                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2         147.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3         275.493506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4        2121.300000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5           3.603976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6           5.850248                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7           1.266448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8           4.541426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9           4.029825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10          1.346943                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11        146.296552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        164.441860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        154.839416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        147.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15        127.789157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    21213                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.009249                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.002039                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.057573                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.027294                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.012969                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.063678                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.010144                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.041406                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.012650                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.000799                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.004561                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.000026                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.000027                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.000194                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.311592                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    303.063038                       # Average occupied blocks per context
system.l2.occ_blocks::1                     66.807138                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1886.552315                       # Average occupied blocks per context
system.l2.occ_blocks::3                    894.356224                       # Average occupied blocks per context
system.l2.occ_blocks::4                    424.969008                       # Average occupied blocks per context
system.l2.occ_blocks::5                   2086.611377                       # Average occupied blocks per context
system.l2.occ_blocks::6                    332.400951                       # Average occupied blocks per context
system.l2.occ_blocks::7                   1356.796273                       # Average occupied blocks per context
system.l2.occ_blocks::8                    414.518348                       # Average occupied blocks per context
system.l2.occ_blocks::9                     26.194770                       # Average occupied blocks per context
system.l2.occ_blocks::10                   149.458668                       # Average occupied blocks per context
system.l2.occ_blocks::11                     0.867994                       # Average occupied blocks per context
system.l2.occ_blocks::14                     0.874295                       # Average occupied blocks per context
system.l2.occ_blocks::15                     6.356541                       # Average occupied blocks per context
system.l2.occ_blocks::16                 10210.238699                       # Average occupied blocks per context
system.l2.overall_accesses::0                     349                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                     179                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                     144                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                      77                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                      10                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    5886                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    3626                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                   16750                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    4671                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    5264                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                  15749                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                    145                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                    129                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                    137                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                    144                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                    166                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               53426                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    50232045.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    100464090.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    28336025.641026                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    50232045.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    368368333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    434738.394965                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    947774.442539                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    180454.768125                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    971094.024605                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    846175.344564                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   125040.167459                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   184184166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   184184166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   100464090.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   157872142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   65006176.470588                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40002.828454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                         327                       # number of overall hits
system.l2.overall_hits::1                         168                       # number of overall hits
system.l2.overall_hits::2                         105                       # number of overall hits
system.l2.overall_hits::3                          55                       # number of overall hits
system.l2.overall_hits::4                           7                       # number of overall hits
system.l2.overall_hits::5                        3344                       # number of overall hits
system.l2.overall_hits::6                        2460                       # number of overall hits
system.l2.overall_hits::7                       10626                       # number of overall hits
system.l2.overall_hits::8                        3533                       # number of overall hits
system.l2.overall_hits::9                        3958                       # number of overall hits
system.l2.overall_hits::10                       6911                       # number of overall hits
system.l2.overall_hits::11                        139                       # number of overall hits
system.l2.overall_hits::12                        123                       # number of overall hits
system.l2.overall_hits::13                        126                       # number of overall hits
system.l2.overall_hits::14                        137                       # number of overall hits
system.l2.overall_hits::15                        149                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   32168                       # number of overall hits
system.l2.overall_miss_latency             1105105000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.063037                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.061453                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.270833                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.300000                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.431872                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.321566                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.365612                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.243631                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.248100                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.561178                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.041379                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.046512                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.080292                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.048611                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.102410                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                        22                       # number of overall misses
system.l2.overall_misses::1                        11                       # number of overall misses
system.l2.overall_misses::2                        39                       # number of overall misses
system.l2.overall_misses::3                        22                       # number of overall misses
system.l2.overall_misses::4                         3                       # number of overall misses
system.l2.overall_misses::5                      2542                       # number of overall misses
system.l2.overall_misses::6                      1166                       # number of overall misses
system.l2.overall_misses::7                      6124                       # number of overall misses
system.l2.overall_misses::8                      1138                       # number of overall misses
system.l2.overall_misses::9                      1306                       # number of overall misses
system.l2.overall_misses::10                     8838                       # number of overall misses
system.l2.overall_misses::11                        6                       # number of overall misses
system.l2.overall_misses::12                        6                       # number of overall misses
system.l2.overall_misses::13                       11                       # number of overall misses
system.l2.overall_misses::14                        7                       # number of overall misses
system.l2.overall_misses::15                       17                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 21258                       # number of overall misses
system.l2.overall_mshr_hits                        45                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         848580000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         60.782235                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        118.508380                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2        147.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3        275.493506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4       2121.300000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5          3.603976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6          5.850248                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7          1.266448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8          4.541426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9          4.029825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10         1.346943                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11       146.296552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       164.441860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       154.839416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       147.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15       127.789157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   21213                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency     94217000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          12058                       # number of replacements
system.l2.sampled_refs                          12058                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18160.065640                       # Cycle average of tags in use
system.l2.total_refs                            73185                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             6382                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                               11192264                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    19.20                       # Real time elapsed on the host
host_tick_rate                              502745592                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   214842541                       # Number of instructions simulated
sim_seconds                                  0.009651                       # Number of seconds simulated
sim_ticks                                  9650633000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0        16908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total        16908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0  5558.405779                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  2558.405779                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          574                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          574                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency     90791000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.966052                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0        16334                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total        16334                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency     41789000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.966052                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses        16334                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0       1335161                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1335161                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0  6794.733521                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency  3794.733521                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0           1317730                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1317730                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency    118439000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.013055                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0           17431                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        17431                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency     66146000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.013055                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses         17431                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29413000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0        16819                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total        16819                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0  5167.002504                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency  2168.896219                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          442                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          442                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency     84620000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.973720                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0        16377                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        16377                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency     35507000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.973363                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses        16371                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0       421616                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       421616                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0  6260.652574                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency  3260.652574                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0           388455                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       388455                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency    207609500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.078652                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0          33161                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        33161                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency    108126500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.078652                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses        33161                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     14937000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs               487.943030                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0        1756777                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1756777                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0  6444.665164                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency  3444.665164                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0            1706185                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1706185                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency     326048500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.028798                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0            50592                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        50592                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency    174272500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.028798                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses          50592                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.813760                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          833.290387                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0       1756777                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1756777                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0  6444.665164                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency  3444.665164                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0           1706185                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1706185                       # number of overall hits
system.cpu00.dcache.overall_miss_latency    326048500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.028798                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0           50592                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total        50592                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency    174272500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.028798                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses         50592                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     44350000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  825                       # number of replacements
system.cpu00.dcache.sampled_refs                  825                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              830.290387                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                 402553                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                    444                       # number of writebacks
system.cpu00.dtb.data_accesses                1763032                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                    1790781                       # DTB hits
system.cpu00.dtb.data_misses                       30                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                1334614                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                    1352233                       # DTB read hits
system.cpu00.dtb.read_misses                       28                       # DTB read misses
system.cpu00.dtb.write_accesses                428418                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                    438548                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0       3693284                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      3693284                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 21873.200000                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 18872.800000                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0           3692034                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       3692034                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency     27341500                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.000338                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            1250                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         1250                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     23591000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.000338                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          1250                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs              2384.700000                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0        3693284                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      3693284                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 21873.200000                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 18872.800000                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0            3692034                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        3692034                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency      27341500                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.000338                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             1250                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         1250                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     23591000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.000338                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           1250                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0       3693284                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      3693284                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 21873.200000                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 18872.800000                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0           3692034                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total       3692034                       # number of overall hits
system.cpu00.icache.overall_miss_latency     27341500                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.000338                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            1250                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         1250                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     23591000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.000338                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          1250                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 1250                       # number of replacements
system.cpu00.icache.sampled_refs                 1250                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                2980875                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.381041                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               3612713                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   3612693                       # ITB hits
system.cpu00.itb.fetch_misses                      20                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpctx                   6      1.14%      1.14% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 432     81.97%     83.11% # number of callpals executed
system.cpu00.kern.callpal::rdps                    25      4.74%     87.86% # number of callpals executed
system.cpu00.kern.callpal::rti                     37      7.02%     94.88% # number of callpals executed
system.cpu00.kern.callpal::callsys                  6      1.14%     96.02% # number of callpals executed
system.cpu00.kern.callpal::rdunique                21      3.98%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  527                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      606                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     18                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    173     34.74%     34.74% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      1.00%     35.74% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    10      2.01%     37.75% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    14      2.81%     40.56% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   296     59.44%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     173     47.27%     47.27% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      1.37%     48.63% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     10      2.73%     51.37% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     14      3.83%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    164     44.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 366                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             9609575000     98.47%     98.47% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2744000      0.03%     98.49% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               4143500      0.04%     98.54% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               9750500      0.10%     98.64% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             133033000      1.36%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         9759246000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.554054                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                19                      
system.cpu00.kern.mode_good::user                  19                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              43                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                19                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.441860                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      60147252000     91.25%     91.25% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user         5766470000      8.75%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.618959                       # Percentage of non-idle cycles
system.cpu00.numCycles                       19518492                       # number of cpu cycles simulated
system.cpu00.num_insts                        3693254                       # Number of instructions executed
system.cpu00.num_refs                         1790955                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 13678.571429                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency 10678.571429                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0           73                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           73                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency       383000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.277228                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0           28                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           28                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency       299000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.277228                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses           28                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0          5208                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         5208                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 13120.300752                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 10120.300752                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0              5075                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          5075                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency      1745000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.025538                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0             133                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          133                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency      1346000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.025538                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses           133                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 16847.826087                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 15023.255814                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency       775000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0           46                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency       646000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.467391                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses           43                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0         2759                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         2759                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 54181.818182                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 51181.818182                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0             2726                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         2726                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency      1788000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.011961                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0             33                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency      1689000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.011961                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses           33                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      3993500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                30.857143                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0           7967                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         7967                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 21283.132530                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 18283.132530                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0               7801                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           7801                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency       3533000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.020836                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0              166                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          166                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency      3035000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.020836                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses            166                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.450785                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          461.603482                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0          7967                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         7967                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 21283.132530                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 18283.132530                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0              7801                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total          7801                       # number of overall hits
system.cpu01.dcache.overall_miss_latency      3533000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.020836                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0             166                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total          166                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency      3035000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.020836                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses           166                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      3993500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                   49                       # number of replacements
system.cpu01.dcache.sampled_refs                   49                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              461.603482                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                   1512                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                     15                       # number of writebacks
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                       8182                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                       5309                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                      2873                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0         24813                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        24813                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 16194.444444                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 13194.444444                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0             24777                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         24777                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency       583000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.001451                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0              36                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency       475000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.001451                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses            36                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs               118.527778                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0          24813                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        24813                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 16194.444444                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 13194.444444                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0              24777                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          24777                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency        583000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.001451                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0               36                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           36                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency       475000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.001451                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses             36                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.980469                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 502                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0         24813                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        24813                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 16194.444444                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 13194.444444                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0             24777                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total         24777                       # number of overall hits
system.cpu01.icache.overall_miss_latency       583000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.001451                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0              36                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total           36                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency       475000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.001451                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses            36                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                   36                       # number of replacements
system.cpu01.icache.sampled_refs                   36                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     502                       # Cycle average of tags in use
system.cpu01.icache.total_refs                   4267                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.995646                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                  3186                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                      3186                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpipl                 152     78.35%     78.35% # number of callpals executed
system.cpu01.kern.callpal::rdps                    20     10.31%     88.66% # number of callpals executed
system.cpu01.kern.callpal::rti                     22     11.34%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  194                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      216                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     52     26.53%     26.53% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    10      5.10%     31.63% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    12      6.12%     37.76% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   122     62.24%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                196                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             9730488500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3859500      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               7855000      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              17084000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         9759287000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.327869                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                22                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.not_idle_fraction               0.004354                       # Percentage of non-idle cycles
system.cpu01.numCycles                       19518574                       # number of cpu cycles simulated
system.cpu01.num_insts                          24813                       # Number of instructions executed
system.cpu01.num_refs                            8228                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0          138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total          138                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0 15428.571429                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency 12428.571429                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0          103                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency       540000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.253623                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency       435000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.253623                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0          4918                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         4918                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 25039.106145                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency 22039.106145                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0              4739                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          4739                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency      4482000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.036397                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0             179                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          179                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency      3945000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.036397                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses           179                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total          118                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0 14475.409836                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency 15395.833333                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0           57                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           57                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency       883000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.516949                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0           61                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           61                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency       739000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.406780                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0         2513                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         2513                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0 57086.956522                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency 54086.956522                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0             2490                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         2490                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency      1313000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.009152                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0             23                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency      1244000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.009152                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses           23                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      3863500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs                22.363636                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0           7431                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         7431                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0 28688.118812                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency 25688.118812                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0               7229                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           7229                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency       5795000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.027183                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0              202                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          202                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency      5189000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.027183                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses            202                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.549724                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          562.917476                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0          7431                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         7431                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0 28688.118812                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency 25688.118812                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0              7229                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total          7229                       # number of overall hits
system.cpu02.dcache.overall_miss_latency      5795000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.027183                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0             202                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total          202                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency      5189000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.027183                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses           202                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      3863500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                   11                       # number of replacements
system.cpu02.dcache.sampled_refs                   11                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              562.917476                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                    246                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                      7                       # number of writebacks
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                       7709                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                       5056                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                      2653                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0         21854                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        21854                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_hits::0             21854                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         21854                       # number of ReadReq hits
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0          21854                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        21854                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0              21854                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          21854                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0         21854                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        21854                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0             21854                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total         21854                       # number of overall hits
system.cpu02.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0               0                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total            0                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                    0                       # number of replacements
system.cpu02.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.995815                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                      3168                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu02.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu02.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  192                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             9736310500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               3806500      0.04%     99.74% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               8033000      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              17846000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         9765996000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.not_idle_fraction               0.004185                       # Percentage of non-idle cycles
system.cpu02.numCycles                       19531992                       # number of cpu cycles simulated
system.cpu02.num_insts                          21854                       # Number of instructions executed
system.cpu02.num_refs                            7755                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0 19187.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency 16187.500000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0           90                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency       614000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.262295                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0           32                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency       518000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.262295                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses           32                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0          4654                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4654                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0 28139.534884                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency 25139.534884                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0              4525                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4525                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency      3630000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.027718                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0             129                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          129                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency      3243000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.027718                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses           129                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          104                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0 15561.403509                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency 16282.608696                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency       887000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.548077                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0           57                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency       749000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.442308                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses           46                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0         2463                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         2463                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0        57000                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency        54000                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0             2441                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         2441                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency      1254000                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.008932                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0             22                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency      1188000                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.008932                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses           22                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      3840500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs                52.666667                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0           7117                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7117                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0 32344.370861                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency 29344.370861                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0               6966                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           6966                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency       4884000                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.021217                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0              151                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          151                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency      4431000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.021217                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses            151                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.740292                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          758.058815                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0          7117                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7117                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0 32344.370861                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency 29344.370861                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0              6966                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total          6966                       # number of overall hits
system.cpu03.dcache.overall_miss_latency      4884000                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.021217                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0             151                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total          151                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency      4431000                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.021217                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses           151                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      3840500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                   15                       # number of replacements
system.cpu03.dcache.sampled_refs                   15                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              758.058815                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                    790                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                      6                       # number of writebacks
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                       7365                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                       4776                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                      2589                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0         20676                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        20676                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_hits::0             20676                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         20676                       # number of ReadReq hits
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0          20676                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        20676                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0              20676                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          20676                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0         20676                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        20676                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0             20676                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total         20676                       # number of overall hits
system.cpu03.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0               0                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total            0                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                    0                       # number of replacements
system.cpu03.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.996055                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                      3168                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu03.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu03.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  192                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             9738414500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               3707500      0.04%     99.75% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               7744000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              16442000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         9766308000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.not_idle_fraction               0.003945                       # Percentage of non-idle cycles
system.cpu03.numCycles                       19532616                       # number of cpu cycles simulated
system.cpu03.num_insts                          20676                       # Number of instructions executed
system.cpu03.num_refs                            7411                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0 18540.540541                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency 15540.540541                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0           84                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           84                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency       686000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.305785                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0           37                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency       575000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.305785                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses           37                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0          4603                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         4603                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0 28991.735537                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency 25991.735537                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0              4482                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          4482                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency      3508000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.026287                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0             121                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total          121                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency      3145000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.026287                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses           121                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          100                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0 15057.692308                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency 13659.574468                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0           48                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency       783000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.520000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0           52                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           52                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency       642000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.470000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0         2463                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         2463                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0 59789.473684                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency 56789.473684                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0             2444                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         2444                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency      1136000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.007714                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0             19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency      1079000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.007714                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses           19                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      3714500                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                        6                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0           7066                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         7066                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0 33171.428571                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency 30171.428571                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0               6926                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6926                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency       4644000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.019813                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0              140                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          140                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency      4224000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.019813                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses            140                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.712168                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          729.260500                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0          7066                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         7066                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0 33171.428571                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency 30171.428571                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0              6926                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6926                       # number of overall hits
system.cpu04.dcache.overall_miss_latency      4644000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.019813                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0             140                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total          140                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency      4224000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.019813                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses           140                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      3714500                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                   13                       # number of replacements
system.cpu04.dcache.sampled_refs                   13                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              729.260500                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                     78                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                      9                       # number of writebacks
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                       7309                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                       4724                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                      2585                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0         20559                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        20559                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_hits::0             20559                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         20559                       # number of ReadReq hits
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0          20559                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        20559                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0              20559                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          20559                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0         20559                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        20559                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0             20559                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total         20559                       # number of overall hits
system.cpu04.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0               0                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total            0                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                    0                       # number of replacements
system.cpu04.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu04.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.996114                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                      3168                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu04.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu04.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  192                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             9739321500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               3583500      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               7506000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              16359000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         9766770000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.not_idle_fraction               0.003886                       # Percentage of non-idle cycles
system.cpu04.numCycles                       19533540                       # number of cpu cycles simulated
system.cpu04.num_insts                          20559                       # Number of instructions executed
system.cpu04.num_refs                            7355                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          127                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0        17575                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency        14575                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0           87                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency       703000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.314961                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0           40                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency       583000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.314961                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses           40                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0          4718                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         4718                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0 30652.777778                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency 27652.777778                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0              4574                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          4574                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency      4414000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.030521                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0             144                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          144                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency      3982000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.030521                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses           144                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0 14296.296296                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency 13425.531915                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0           48                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency       772000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.529412                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0           54                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency       631000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.460784                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses           47                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0         2463                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         2463                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0 58833.333333                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency 55833.333333                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0             2439                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         2439                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency      1412000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.009744                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0             24                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency      1340000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.009744                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses           24                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      3091500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs                19.310345                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0           7181                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         7181                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0 34678.571429                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency 31678.571429                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0               7013                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           7013                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency       5826000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.023395                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0              168                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          168                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency      5322000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.023395                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses            168                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.812953                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          832.463967                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0          7181                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         7181                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0 34678.571429                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency 31678.571429                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0              7013                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total          7013                       # number of overall hits
system.cpu05.dcache.overall_miss_latency      5826000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.023395                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0             168                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total          168                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency      5322000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.023395                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses           168                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      3091500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                   29                       # number of replacements
system.cpu05.dcache.sampled_refs                   29                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              831.463967                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                    560                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                     18                       # number of writebacks
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                       7432                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                       4845                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                      2587                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0         20813                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        20813                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_hits::0             20813                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         20813                       # number of ReadReq hits
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0          20813                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        20813                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0              20813                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          20813                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0         20813                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        20813                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0             20813                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total         20813                       # number of overall hits
system.cpu05.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0               0                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total            0                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                    0                       # number of replacements
system.cpu05.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.996019                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                      3168                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu05.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu05.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  192                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             9738597500     99.72%     99.72% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               2958500      0.03%     99.75% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               7424000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              16742000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         9765722000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.not_idle_fraction               0.003981                       # Percentage of non-idle cycles
system.cpu05.numCycles                       19531444                       # number of cpu cycles simulated
system.cpu05.num_insts                          20813                       # Number of instructions executed
system.cpu05.num_refs                            7478                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0          130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0 15147.058824                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency 12147.058824                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0           96                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency       515000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.261538                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0           34                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency       413000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.261538                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses           34                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0          4793                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         4793                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0        31160                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency        28160                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0              4643                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          4643                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency      4674000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.031296                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0             150                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          150                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency      4224000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.031296                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses           150                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0 12967.741935                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency 14866.666667                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0           48                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency       804000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.563636                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0           62                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency       669000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.409091                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses           45                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0         2463                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         2463                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0 57947.368421                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency 54947.368421                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0             2444                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         2444                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency      1101000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.007714                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0             19                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency      1044000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.007714                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses           19                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      2991500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                 4.700000                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0           7256                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         7256                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0 34171.597633                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency 31171.597633                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0               7087                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           7087                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency       5775000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.023291                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0              169                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          169                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency      5268000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.023291                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses            169                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.859149                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          879.768409                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0          7256                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         7256                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0 34171.597633                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency 31171.597633                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0              7087                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total          7087                       # number of overall hits
system.cpu06.dcache.overall_miss_latency      5775000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.023291                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0             169                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total          169                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency      5268000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.023291                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses           169                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      2991500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                   10                       # number of replacements
system.cpu06.dcache.sampled_refs                   10                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              879.768409                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                     47                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                      5                       # number of writebacks
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                       7518                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                       4923                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                      2595                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0         20996                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        20996                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_hits::0             20996                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         20996                       # number of ReadReq hits
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs                 no_value                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0          20996                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        20996                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0              20996                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          20996                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency             0                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0             0                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            0                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency            0                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0            0                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1     no_value                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses              0                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998047                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 511                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0         20996                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        20996                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0             20996                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total         20996                       # number of overall hits
system.cpu06.icache.overall_miss_latency            0                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0            0                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0               0                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total            0                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0            0                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses             0                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                    0                       # number of replacements
system.cpu06.icache.sampled_refs                    0                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     511                       # Cycle average of tags in use
system.cpu06.icache.total_refs                      0                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.996023                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses                  3168                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                      3168                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpipl                 150     78.12%     78.12% # number of callpals executed
system.cpu06.kern.callpal::rdps                    20     10.42%     88.54% # number of callpals executed
system.cpu06.kern.callpal::rti                     22     11.46%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  192                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      214                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     52     26.80%     26.80% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    10      5.15%     31.96% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    12      6.19%     38.14% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   120     61.86%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                194                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      52     45.61%     45.61% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     10      8.77%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     12     10.53%     64.91% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     40     35.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 114                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             9740165500     99.73%     99.73% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               2858500      0.03%     99.76% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               7371000      0.08%     99.83% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              16375000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         9766770000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.not_idle_fraction               0.003977                       # Percentage of non-idle cycles
system.cpu06.numCycles                       19533540                       # number of cpu cycles simulated
system.cpu06.num_insts                          20996                       # Number of instructions executed
system.cpu06.num_refs                            7564                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          125                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0        16750                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency        13750                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0           85                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           85                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency       670000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.320000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0           40                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency       550000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.320000                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses           40                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0          4865                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         4865                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0 27791.666667                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency 24791.666667                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0              4697                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          4697                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency      4669000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.034532                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0             168                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency      4165000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.034532                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses           168                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          106                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0 19266.666667                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency 18407.407407                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0           46                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency      1156000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.566038                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0           60                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           60                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency       994000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.509434                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses           54                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0         2568                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2568                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0 52028.571429                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency 49028.571429                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0             2533                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2533                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency      1821000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.013629                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0             35                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency      1716000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.013629                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses           35                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      2980500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs                 6.765625                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0           7433                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         7433                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0 31970.443350                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency 28970.443350                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0               7230                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           7230                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency       6490000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.027311                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0              203                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          203                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency      5881000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.027311                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses            203                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.880055                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          901.176112                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0          7433                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         7433                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0 31970.443350                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency 28970.443350                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0              7230                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total          7230                       # number of overall hits
system.cpu07.dcache.overall_miss_latency      6490000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.027311                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0             203                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total          203                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency      5881000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.027311                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses           203                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      2980500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                   64                       # number of replacements
system.cpu07.dcache.sampled_refs                   64                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              901.176112                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                    433                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                     19                       # number of writebacks
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                       7686                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                       4990                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                      2696                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0         21743                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        21743                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 18081.967213                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 15081.967213                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0             21682                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         21682                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency      1103000                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.002806                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0              61                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency       920000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.002806                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses            61                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs                99.606557                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0          21743                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        21743                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 18081.967213                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 15081.967213                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0              21682                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          21682                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency       1103000                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.002806                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0               61                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           61                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency       920000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.002806                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses             61                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0         21743                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        21743                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 18081.967213                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 15081.967213                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0             21682                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total         21682                       # number of overall hits
system.cpu07.icache.overall_miss_latency      1103000                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.002806                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0              61                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total           61                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency       920000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.002806                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses            61                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                   61                       # number of replacements
system.cpu07.icache.sampled_refs                   61                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                   6076                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.995699                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses                  3330                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                      3330                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::swpipl                 168     80.00%     80.00% # number of callpals executed
system.cpu07.kern.callpal::rdps                    20      9.52%     89.52% # number of callpals executed
system.cpu07.kern.callpal::rti                     22     10.48%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  210                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      232                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     61     28.77%     28.77% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    10      4.72%     33.49% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    12      5.66%     39.15% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   129     60.85%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                212                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      61     46.21%     46.21% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     10      7.58%     53.79% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     12      9.09%     62.88% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     49     37.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 132                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             9734687500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               2844500      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               7490000      0.08%     99.81% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              18739000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         9763761000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.379845                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.not_idle_fraction               0.004301                       # Percentage of non-idle cycles
system.cpu07.numCycles                       19527522                       # number of cpu cycles simulated
system.cpu07.num_insts                          21743                       # Number of instructions executed
system.cpu07.num_refs                            7736                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0        13225                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency        10225                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0           82                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency       529000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.327869                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0           40                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           40                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency       409000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.327869                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses           40                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0          4786                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         4786                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0 27140.740741                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency 24140.740741                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0              4651                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          4651                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency      3664000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.028207                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0             135                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          135                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency      3259000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.028207                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses           135                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          105                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0 13490.909091                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency 12458.333333                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0           50                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency       742000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.523810                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0           55                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           55                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency       598000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.457143                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0         2521                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         2521                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0 53230.769231                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency 50230.769231                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0             2495                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         2495                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency      1384000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.010313                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0             26                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency      1306000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.010313                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses           26                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      2917500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs                20.827586                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0           7307                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         7307                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0 31354.037267                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency 28354.037267                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0               7146                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           7146                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency       5048000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.022034                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0              161                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          161                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency      4565000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.022034                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses            161                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.701500                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          718.335893                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0          7307                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         7307                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0 31354.037267                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency 28354.037267                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0              7146                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total          7146                       # number of overall hits
system.cpu08.dcache.overall_miss_latency      5048000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.022034                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0             161                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total          161                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency      4565000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.022034                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses           161                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      2917500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                   29                       # number of replacements
system.cpu08.dcache.sampled_refs                   29                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              716.335893                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                    604                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                     14                       # number of writebacks
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                       7556                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                       4908                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                      2648                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0         21369                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        21369                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 26102.040816                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 23102.040816                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0             21320                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         21320                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency      1279000                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.002293                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0              49                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency      1132000                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.002293                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses            49                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs                51.959184                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0          21369                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        21369                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 26102.040816                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 23102.040816                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0              21320                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          21320                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency       1279000                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.002293                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0               49                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency      1132000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.002293                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses             49                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0         21369                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        21369                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 26102.040816                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 23102.040816                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0             21320                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total         21320                       # number of overall hits
system.cpu08.icache.overall_miss_latency      1279000                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.002293                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0              49                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total           49                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency      1132000                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.002293                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses            49                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                   49                       # number of replacements
system.cpu08.icache.sampled_refs                   49                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                   2546                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.995941                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses                  3258                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                      3258                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpipl                 160     79.21%     79.21% # number of callpals executed
system.cpu08.kern.callpal::rdps                    20      9.90%     89.11% # number of callpals executed
system.cpu08.kern.callpal::rti                     22     10.89%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  202                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      224                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     57     27.94%     27.94% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    10      4.90%     32.84% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    12      5.88%     38.73% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   125     61.27%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                204                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      57     45.97%     45.97% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     10      8.06%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     12      9.68%     63.71% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     45     36.29%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 124                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             9738341500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               2781500      0.03%     99.74% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7404000      0.08%     99.82% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              17700000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         9766227000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.360000                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.not_idle_fraction               0.004059                       # Percentage of non-idle cycles
system.cpu08.numCycles                       19532454                       # number of cpu cycles simulated
system.cpu08.num_insts                          21369                       # Number of instructions executed
system.cpu08.num_refs                            7604                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0          108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0 13424.242424                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency 10424.242424                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0           75                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency       443000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.305556                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0           33                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency       344000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.305556                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses           33                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0          4777                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         4777                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0 21196.581197                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency 18196.581197                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0              4660                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4660                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency      2480000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.024492                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0             117                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          117                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency      2129000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.024492                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses           117                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0 17490.196078                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency 15583.333333                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0           47                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           47                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency       892000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.520408                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0           51                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency       748000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.489796                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses           48                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0         2541                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2541                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0 47542.857143                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency 44542.857143                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0             2506                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2506                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency      1664000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.013774                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0             35                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency      1559000                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.013774                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses           35                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      2891500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs                12.553571                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0           7318                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         7318                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0 27263.157895                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency 24263.157895                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0               7166                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           7166                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency       4144000                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.020771                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0              152                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          152                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency      3688000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.020771                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses            152                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.851627                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          872.065588                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0          7318                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         7318                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0 27263.157895                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency 24263.157895                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0              7166                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total          7166                       # number of overall hits
system.cpu09.dcache.overall_miss_latency      4144000                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.020771                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0             152                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total          152                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency      3688000                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.020771                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses           152                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      2891500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                   56                       # number of replacements
system.cpu09.dcache.sampled_refs                   56                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              871.065588                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                    703                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                     25                       # number of writebacks
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                       7546                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                       4885                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                      2661                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0         21390                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        21390                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 17919.354839                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 14919.354839                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0             21328                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         21328                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency      1111000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.002899                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0              62                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency       925000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.002899                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses            62                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs               370.241935                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0          21390                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        21390                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 17919.354839                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 14919.354839                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0              21328                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          21328                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency       1111000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.002899                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0               62                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency       925000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.002899                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses             62                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0         21390                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        21390                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 17919.354839                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 14919.354839                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0             21328                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total         21328                       # number of overall hits
system.cpu09.icache.overall_miss_latency      1111000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.002899                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0              62                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total           62                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency       925000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.002899                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses            62                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                   62                       # number of replacements
system.cpu09.icache.sampled_refs                   62                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu09.icache.total_refs                  22955                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.996046                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses                  3276                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                      3276                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpipl                 162     79.41%     79.41% # number of callpals executed
system.cpu09.kern.callpal::rdps                    20      9.80%     89.22% # number of callpals executed
system.cpu09.kern.callpal::rti                     22     10.78%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  204                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      226                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     58     28.16%     28.16% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    10      4.85%     33.01% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    12      5.83%     38.83% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   126     61.17%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      58     46.03%     46.03% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     10      7.94%     53.97% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     12      9.52%     63.49% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     46     36.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 126                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             9734675500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2753500      0.03%     99.73% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               7416000      0.08%     99.81% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              18887000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         9763732000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.365079                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              22                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.not_idle_fraction               0.003954                       # Percentage of non-idle cycles
system.cpu09.numCycles                       19527464                       # number of cpu cycles simulated
system.cpu09.num_insts                          21390                       # Number of instructions executed
system.cpu09.num_refs                            7595                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 14724.637681                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency 11724.637681                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0          622                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          622                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency      2032000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.181579                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0          138                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total          138                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency      1618000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.181579                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses          138                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         34463                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        34463                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 18936.593452                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 15936.593452                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             32050                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         32050                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency     45694000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.070017                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            2413                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         2413                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency     38455000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.070017                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          2413                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          741                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          741                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 42218.390805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 40900.398406                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0          480                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          480                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     11019000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.352227                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0          261                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          261                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     10266000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.338731                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses          251                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        27817                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        27817                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 54640.334993                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 51640.334993                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            25608                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        25608                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency    120700500                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.079412                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           2209                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         2209                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency    114073500                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.079412                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         2209                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      2973500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                16.815385                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          62280                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        62280                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 36000.540891                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 33000.540891                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              57658                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          57658                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     166394500                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.074213                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0             4622                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         4622                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency    152528500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.074213                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses           4622                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.940030                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          962.591228                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         62280                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        62280                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 36000.540891                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 33000.540891                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             57658                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         57658                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    166394500                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.074213                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0            4622                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total         4622                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency    152528500                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.074213                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses          4622                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      2973500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                 4225                       # number of replacements
system.cpu10.dcache.sampled_refs                 4225                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              962.591228                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                  71045                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   2787                       # number of writebacks
system.cpu10.dtb.data_accesses                   5815                       # DTB accesses
system.cpu10.dtb.data_acv                           7                       # DTB access violations
system.cpu10.dtb.data_hits                      63673                       # DTB hits
system.cpu10.dtb.data_misses                       96                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                   3777                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                      35115                       # DTB read hits
system.cpu10.dtb.read_misses                       82                       # DTB read misses
system.cpu10.dtb.write_accesses                  2038                       # DTB write accesses
system.cpu10.dtb.write_acv                          7                       # DTB write access violations
system.cpu10.dtb.write_hits                     28558                       # DTB write hits
system.cpu10.dtb.write_misses                      14                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0        174367                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       174367                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 21000.206612                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 18000.206612                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0            171947                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        171947                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     50820500                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.013879                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            2420                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         2420                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     43560500                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.013879                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          2420                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               125.415874                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0         174367                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       174367                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 21000.206612                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 18000.206612                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0             171947                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         171947                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      50820500                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.013879                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             2420                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         2420                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     43560500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.013879                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           2420                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0          511.999885                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0        174367                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       174367                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 21000.206612                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 18000.206612                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0            171947                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total        171947                       # number of overall hits
system.cpu10.icache.overall_miss_latency     50820500                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.013879                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            2420                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         2420                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     43560500                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.013879                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          2420                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 2419                       # number of replacements
system.cpu10.icache.sampled_refs                 2419                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse              511.999885                       # Cycle average of tags in use
system.cpu10.icache.total_refs                 303381                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.951919                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                 28360                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                     28276                       # ITB hits
system.cpu10.itb.fetch_misses                      84                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                   1      0.18%      0.18% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  12      2.10%      2.28% # number of callpals executed
system.cpu10.kern.callpal::tbi                      1      0.18%      2.45% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 494     86.51%     88.97% # number of callpals executed
system.cpu10.kern.callpal::rdps                    20      3.50%     92.47% # number of callpals executed
system.cpu10.kern.callpal::rdusp                    1      0.18%     92.64% # number of callpals executed
system.cpu10.kern.callpal::rti                     36      6.30%     98.95% # number of callpals executed
system.cpu10.kern.callpal::callsys                  6      1.05%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  571                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      780                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    223     40.40%     40.40% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    10      1.81%     42.21% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    12      2.17%     44.38% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   307     55.62%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                552                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     223     48.90%     48.90% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     10      2.19%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     12      2.63%     53.73% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    211     46.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 456                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             9074359000     98.86%     98.86% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3252500      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               8327500      0.09%     98.99% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              92680000      1.01%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         9178619000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.687296                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                15                      
system.cpu10.kern.mode_good::user                  14                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              49                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.306122                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel        359406000     86.98%     86.98% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user           53821000     13.02%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu10.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.048081                       # Percentage of non-idle cycles
system.cpu10.numCycles                       18355270                       # number of cpu cycles simulated
system.cpu10.num_insts                         174265                       # Number of instructions executed
system.cpu10.num_refs                           64051                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0          633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 16104.651163                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 13104.651163                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0          547                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          547                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency      1385000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.135861                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0           86                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           86                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency      1127000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.135861                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses           86                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0         33540                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        33540                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 16886.058360                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 13886.058360                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0             31381                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         31381                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency     36457000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.064371                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0            2159                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2159                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency     29980000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.064371                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses          2159                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0          604                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          604                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 31186.666667                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 31145.985401                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0          454                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency      4678000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.248344                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0          150                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency      4267000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.226821                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses          137                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0        20436                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        20436                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 54491.735537                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 51491.735537                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0            19226                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        19226                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency     65935000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.059209                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           1210                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1210                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency     62305000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.059209                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         1210                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      3090000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               396.107296                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0          53976                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        53976                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 30392.401306                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 27392.401306                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0              50607                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          50607                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     102392000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.062417                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0             3369                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3369                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency     92285000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.062417                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses           3369                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.875005                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          896.004850                       # Average occupied blocks per context
system.cpu11.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0         53976                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        53976                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 30392.401306                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 27392.401306                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0             50607                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total         50607                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    102392000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.062417                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0            3369                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3369                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency     92285000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.062417                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses          3369                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      3090000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                 2563                       # number of replacements
system.cpu11.dcache.sampled_refs                 2563                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              895.004850                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                1015223                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                    969                       # number of writebacks
system.cpu11.dtb.data_accesses                   2698                       # DTB accesses
system.cpu11.dtb.data_acv                          21                       # DTB access violations
system.cpu11.dtb.data_hits                      54583                       # DTB hits
system.cpu11.dtb.data_misses                      364                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu11.dtb.read_acv                          12                       # DTB read access violations
system.cpu11.dtb.read_hits                      33627                       # DTB read hits
system.cpu11.dtb.read_misses                      326                       # DTB read misses
system.cpu11.dtb.write_accesses                   875                       # DTB write accesses
system.cpu11.dtb.write_acv                          9                       # DTB write access violations
system.cpu11.dtb.write_hits                     20956                       # DTB write hits
system.cpu11.dtb.write_misses                      38                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0        156707                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       156707                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 15712.482468                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 12712.131837                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0            155281                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        155281                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     22406000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.009100                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            1426                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1426                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     18127500                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.009100                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          1426                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs              1819.349183                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0         156707                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       156707                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 15712.482468                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 12712.131837                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0             155281                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         155281                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      22406000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.009100                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             1426                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1426                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     18127500                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.009100                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           1426                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.992237                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          508.025223                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0        156707                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       156707                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 15712.482468                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 12712.131837                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0            155281                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total        155281                       # number of overall hits
system.cpu11.icache.overall_miss_latency     22406000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.009100                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            1426                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         1426                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     18127500                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.009100                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          1426                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 1346                       # number of replacements
system.cpu11.icache.sampled_refs                 1346                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              508.025223                       # Cycle average of tags in use
system.cpu11.icache.total_refs                2448844                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.964675                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                 26527                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                     26402                       # ITB hits
system.cpu11.itb.fetch_misses                     125                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::wripir                   1      0.21%      0.21% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  58     11.96%     12.16% # number of callpals executed
system.cpu11.kern.callpal::tbi                      4      0.82%     12.99% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 301     62.06%     75.05% # number of callpals executed
system.cpu11.kern.callpal::rdps                    21      4.33%     79.38% # number of callpals executed
system.cpu11.kern.callpal::rti                     90     18.56%     97.94% # number of callpals executed
system.cpu11.kern.callpal::callsys                  9      1.86%     99.79% # number of callpals executed
system.cpu11.kern.callpal::imb                      1      0.21%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  485                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                     1018                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                    155     37.44%     37.44% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    10      2.42%     39.86% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    14      3.38%     43.24% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   235     56.76%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                414                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     155     48.14%     48.14% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     10      3.11%     51.24% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     14      4.35%     55.59% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    143     44.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 322                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             9687596500     99.24%     99.24% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3411500      0.03%     99.28% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               9820000      0.10%     99.38% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              60579000      0.62%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         9761407000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.608511                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                67                      
system.cpu11.kern.mode_good::user                  67                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel             148                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.452703                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2426886957000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user           25188000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu11.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu11.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu11.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    3                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.035325                       # Percentage of non-idle cycles
system.cpu11.numCycles                       19522814                       # number of cpu cycles simulated
system.cpu11.num_insts                         156322                       # Number of instructions executed
system.cpu11.num_refs                           55753                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0         1934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         1934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 12407.821229                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency  9407.821229                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0         1576                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total         1576                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency      4442000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.185109                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0          358                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total          358                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency      3368000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.185109                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses          358                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0        112581                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total       112581                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 16544.934366                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 13544.934366                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0            106639                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        106639                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency     98310000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.052780                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0            5942                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         5942                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency     80484000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.052780                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses          5942                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0         1916                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         1916                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 38350.328947                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 35540.495868                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0         1308                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total         1308                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     23317000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.317328                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0          608                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          608                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     21502000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.315762                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses          605                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0        87714                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        87714                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 52730.135282                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 49730.135282                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0            81283                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        81283                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    339107500                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.073318                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           6431                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         6431                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    319814500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.073318                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         6431                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency     11398500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               126.916698                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0         200295                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total       200295                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 35352.582236                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 32352.582236                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0             187922                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total         187922                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     437417500                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.061774                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            12373                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        12373                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    400298500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.061774                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          12373                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.890175                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          911.538923                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0        200295                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total       200295                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 35352.582236                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 32352.582236                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0            187922                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total        187922                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    437417500                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.061774                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           12373                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        12373                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    400298500                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.061774                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         12373                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency     11398500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                10636                       # number of replacements
system.cpu12.dcache.sampled_refs                10636                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              910.538923                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                1349886                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                   6147                       # number of writebacks
system.cpu12.dtb.data_accesses                  50476                       # DTB accesses
system.cpu12.dtb.data_acv                          10                       # DTB access violations
system.cpu12.dtb.data_hits                     203376                       # DTB hits
system.cpu12.dtb.data_misses                      491                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                  34243                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                     113823                       # DTB read hits
system.cpu12.dtb.read_misses                      397                       # DTB read misses
system.cpu12.dtb.write_accesses                 16233                       # DTB write accesses
system.cpu12.dtb.write_acv                         10                       # DTB write access violations
system.cpu12.dtb.write_hits                     89553                       # DTB write hits
system.cpu12.dtb.write_misses                      94                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0        584293                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       584293                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 19254.146123                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 16254.146123                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0            575369                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        575369                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency    171824000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.015273                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            8924                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         8924                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency    145052000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.015273                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          8924                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs               350.368992                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0         584293                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       584293                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 19254.146123                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 16254.146123                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0             575369                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         575369                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency     171824000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.015273                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             8924                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         8924                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency    145052000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.015273                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           8924                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                 0.990201                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0          506.983088                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0        584293                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       584293                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 19254.146123                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 16254.146123                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0            575369                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total        575369                       # number of overall hits
system.cpu12.icache.overall_miss_latency    171824000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.015273                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            8924                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         8924                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency    145052000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.015273                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          8924                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 8843                       # number of replacements
system.cpu12.icache.sampled_refs                 8843                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse              506.983088                       # Cycle average of tags in use
system.cpu12.icache.total_refs                3098313                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle         2427079401000                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.853401                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                165779                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                    165433                       # ITB hits
system.cpu12.itb.fetch_misses                     346                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::wripir                  65      4.71%      4.71% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  71      5.14%      9.85% # number of callpals executed
system.cpu12.kern.callpal::tbi                      4      0.29%     10.14% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 980     70.96%     81.10% # number of callpals executed
system.cpu12.kern.callpal::rdps                    24      1.74%     82.84% # number of callpals executed
system.cpu12.kern.callpal::wrusp                    1      0.07%     82.91% # number of callpals executed
system.cpu12.kern.callpal::rdusp                    1      0.07%     82.98% # number of callpals executed
system.cpu12.kern.callpal::rti                    132      9.56%     92.54% # number of callpals executed
system.cpu12.kern.callpal::callsys                 46      3.33%     95.87% # number of callpals executed
system.cpu12.kern.callpal::rdunique                56      4.06%     99.93% # number of callpals executed
system.cpu12.kern.callpal::wrunique                 1      0.07%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 1381                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                     2249                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                    506     44.66%     44.66% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    10      0.88%     45.54% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    11      0.97%     46.51% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   606     53.49%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               1133                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     504     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     10      0.98%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     11      1.08%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    493     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                1018                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             9575152000     98.09%     98.09% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               3636000      0.04%     98.13% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               9411000      0.10%     98.22% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             173336000      1.78%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         9761535000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                0.996047                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.813531                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel               110                      
system.cpu12.kern.mode_good::user                 110                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel             203                       # number of protection mode switches
system.cpu12.kern.mode_switch::user               110                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.541872                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2434318641000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user          296679000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     71                       # number of times the context was actually changed
system.cpu12.kern.syscall::2                        1      4.17%      4.17% # number of syscalls executed
system.cpu12.kern.syscall::4                        6     25.00%     29.17% # number of syscalls executed
system.cpu12.kern.syscall::17                       4     16.67%     45.83% # number of syscalls executed
system.cpu12.kern.syscall::54                       1      4.17%     50.00% # number of syscalls executed
system.cpu12.kern.syscall::71                       5     20.83%     70.83% # number of syscalls executed
system.cpu12.kern.syscall::74                       4     16.67%     87.50% # number of syscalls executed
system.cpu12.kern.syscall::144                      1      4.17%     91.67% # number of syscalls executed
system.cpu12.kern.syscall::256                      1      4.17%     95.83% # number of syscalls executed
system.cpu12.kern.syscall::257                      1      4.17%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                   24                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.146599                       # Percentage of non-idle cycles
system.cpu12.numCycles                       19523070                       # number of cpu cycles simulated
system.cpu12.num_insts                         583792                       # Number of instructions executed
system.cpu12.num_refs                          205088                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0        17500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        17500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0  5584.271737                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  2584.271737                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0         1249                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         1249                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency     90750000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.928629                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0        16251                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        16251                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency     41997000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.928629                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses        16251                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0       1398435                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1398435                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0  7570.376786                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency  4570.376786                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0           1379963                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1379963                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency    139840000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.013209                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           18472                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        18472                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency     84424000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.013209                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         18472                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0        17488                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        17488                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0  5204.892404                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency  2209.044054                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         1177                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         1177                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     84897000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.932697                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0        16311                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        16311                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     36003000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.931953                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses        16298                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       454172                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       454172                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0  6933.791399                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency  3933.791399                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           420989                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       420989                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    230084000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.073063                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0          33183                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        33183                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    130535000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.073063                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses        33183                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency     15856000                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs              1365.074376                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        1852607                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1852607                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0  7161.436453                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency  4161.436453                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1800952                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1800952                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     369924000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.027882                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            51655                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        51655                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency    214959000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.027882                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          51655                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.598101                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001617                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          612.455330                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1           -1.656315                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       1852607                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1852607                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0  7161.436453                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency  4161.436453                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1800952                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1800952                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    369924000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.027882                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           51655                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        51655                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency    214959000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.027882                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         51655                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency     15856000                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                 1963                       # number of replacements
system.cpu13.dcache.sampled_refs                 1963                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              610.799015                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                2679641                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                    503                       # number of writebacks
system.cpu13.dtb.data_accesses                1859070                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                    1887492                       # DTB hits
system.cpu13.dtb.data_misses                       93                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                1396798                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                    1415825                       # DTB read hits
system.cpu13.dtb.read_misses                       82                       # DTB read misses
system.cpu13.dtb.write_accesses                462272                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                    471667                       # DTB write hits
system.cpu13.dtb.write_misses                      11                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       4138438                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      4138438                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 18901.171303                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 15901.171303                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           4137072                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       4137072                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency     25819000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.000330                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0            1366                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         1366                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency     21721000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.000330                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses          1366                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs              4366.140758                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        4138438                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      4138438                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 18901.171303                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 15901.171303                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            4137072                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        4137072                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency      25819000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.000330                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0             1366                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         1366                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency     21721000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.000330                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses           1366                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.899450                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          460.518268                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       4138438                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      4138438                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 18901.171303                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 15901.171303                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           4137072                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       4137072                       # number of overall hits
system.cpu13.icache.overall_miss_latency     25819000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.000330                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0            1366                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total         1366                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency     21721000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.000330                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses          1366                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                 1293                       # number of replacements
system.cpu13.icache.sampled_refs                 1293                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              460.518268                       # Cycle average of tags in use
system.cpu13.icache.total_refs                5645420                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.323571                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses               4054172                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                   4054133                       # ITB hits
system.cpu13.itb.fetch_misses                      39                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::wripir                 110     23.91%     23.91% # number of callpals executed
system.cpu13.kern.callpal::swpctx                   9      1.96%     25.87% # number of callpals executed
system.cpu13.kern.callpal::swpipl                 251     54.57%     80.43% # number of callpals executed
system.cpu13.kern.callpal::rdps                    27      5.87%     86.30% # number of callpals executed
system.cpu13.kern.callpal::rti                     33      7.17%     93.48% # number of callpals executed
system.cpu13.kern.callpal::callsys                  7      1.52%     95.00% # number of callpals executed
system.cpu13.kern.callpal::rdunique                23      5.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  460                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      608                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     92     30.67%     30.67% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    10      3.33%     34.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     6      2.00%     36.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   192     64.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                300                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      92     46.70%     46.70% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     10      5.08%     51.78% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      6      3.05%     54.82% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     89     45.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 197                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             9683983000     99.23%     99.23% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               4274500      0.04%     99.27% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               4001500      0.04%     99.31% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              67102000      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         9759361000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.463542                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                27                      
system.cpu13.kern.mode_good::user                  27                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              42                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.642857                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2427608419000     99.74%     99.74% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user         6329820000      0.26%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      9                       # number of times the context was actually changed
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.676429                       # Percentage of non-idle cycles
system.cpu13.numCycles                       19518722                       # number of cpu cycles simulated
system.cpu13.num_insts                        4138345                       # Number of instructions executed
system.cpu13.num_refs                         1887868                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0        19576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        19576                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0  5560.617995                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  2560.617995                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0         3071                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         3071                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency     91778000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.843124                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0        16505                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        16505                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency     42263000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.843124                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses        16505                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0       1355812                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1355812                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0  7848.649202                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency  4848.649202                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0           1336268                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1336268                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency    153394000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.014415                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0           19544                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        19544                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency     94762000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.014415                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses         19544                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0        19561                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        19561                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0  5414.249609                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency  2417.835852                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0         2943                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total         2943                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     89974000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.849548                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0        16618                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        16618                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     40153000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.848985                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses        16607                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       434721                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       434721                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0  7864.368183                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency  4864.368183                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           400249                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       400249                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    271100500                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.079297                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0          34472                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        34472                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    167684500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.079297                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses        34472                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      3754500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               856.396527                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1790533                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1790533                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0  7858.680761                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency  4858.680761                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1736517                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1736517                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     424494500                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.030168                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            54016                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        54016                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    262446500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.030168                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          54016                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.596174                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_%::1                -0.000641                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          610.481798                       # Average occupied blocks per context
system.cpu14.dcache.occ_blocks::1           -0.656315                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1790533                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1790533                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0  7858.680761                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency  4858.680761                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1736517                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1736517                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    424494500                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.030168                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           54016                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        54016                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    262446500                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.030168                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         54016                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      3754500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                 2822                       # number of replacements
system.cpu14.dcache.sampled_refs                 2822                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              609.825484                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                2416751                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   1061                       # number of writebacks
system.cpu14.dtb.data_accesses                1770106                       # DTB accesses
system.cpu14.dtb.data_acv                          21                       # DTB access violations
system.cpu14.dtb.data_hits                    1828934                       # DTB hits
system.cpu14.dtb.data_misses                      416                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                1338542                       # DTB read accesses
system.cpu14.dtb.read_acv                          12                       # DTB read access violations
system.cpu14.dtb.read_hits                    1374755                       # DTB read hits
system.cpu14.dtb.read_misses                      376                       # DTB read misses
system.cpu14.dtb.write_accesses                431564                       # DTB write accesses
system.cpu14.dtb.write_acv                          9                       # DTB write access violations
system.cpu14.dtb.write_hits                    454179                       # DTB write hits
system.cpu14.dtb.write_misses                      40                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       3794526                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      3794526                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 17191.058540                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 14190.657578                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           3792032                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       3792032                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     42874500                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.000657                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            2494                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         2494                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     35391500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.000657                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          2494                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs              2551.773726                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        3794526                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      3794526                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 17191.058540                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 14190.657578                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            3792032                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        3792032                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      42874500                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.000657                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             2494                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         2494                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     35391500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.000657                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           2494                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                 0.900668                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0          461.141950                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       3794526                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      3794526                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 17191.058540                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 14190.657578                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           3792032                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       3792032                       # number of overall hits
system.cpu14.icache.overall_miss_latency     42874500                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.000657                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            2494                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         2494                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     35391500                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.000657                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          2494                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 2413                       # number of replacements
system.cpu14.icache.sampled_refs                 2413                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse              461.141950                       # Cycle average of tags in use
system.cpu14.icache.total_refs                6157430                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle         2434750600000                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.358849                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses               3642729                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                   3642577                       # ITB hits
system.cpu14.itb.fetch_misses                     152                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::wripir                   3      0.51%      0.51% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  67     11.34%     11.84% # number of callpals executed
system.cpu14.kern.callpal::tbi                      4      0.68%     12.52% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 369     62.44%     74.96% # number of callpals executed
system.cpu14.kern.callpal::rdps                    21      3.55%     78.51% # number of callpals executed
system.cpu14.kern.callpal::rti                     98     16.58%     95.09% # number of callpals executed
system.cpu14.kern.callpal::callsys                 12      2.03%     97.12% # number of callpals executed
system.cpu14.kern.callpal::imb                      1      0.17%     97.29% # number of callpals executed
system.cpu14.kern.callpal::rdunique                16      2.71%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  591                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                     1206                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                    180     36.51%     36.51% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    10      2.03%     38.54% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    21      4.26%     42.80% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   282     57.20%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                493                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     180     46.51%     46.51% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     10      2.58%     49.10% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     21      5.43%     54.52% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    176     45.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 387                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             9637291000     98.72%     98.72% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               4103500      0.04%     98.77% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              15508500      0.16%     98.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             105039000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         9761942000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.624113                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                85                      
system.cpu14.kern.mode_good::user                  85                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel             165                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                85                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.515152                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2428918967000     99.76%     99.76% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user         5819479000      0.24%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     67                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu14.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu14.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu14.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    4                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.641151                       # Percentage of non-idle cycles
system.cpu14.numCycles                       19523884                       # number of cpu cycles simulated
system.cpu14.num_insts                        3794089                       # Number of instructions executed
system.cpu14.num_refs                         1830277                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0        18688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        18688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0  5626.896220                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  2626.896220                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0         2076                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         2076                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency     93474000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.888913                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0        16612                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        16612                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency     43638000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.888913                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses        16612                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0       1417694                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1417694                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 12047.255559                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency  9047.255559                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0           1395030                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1395030                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency    273039000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.015987                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           22664                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        22664                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency    205047000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.015987                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         22664                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0        18668                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        18668                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0  5817.488682                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency  2822.691230                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         1880                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1880                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     97664000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.899293                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0        16788                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        16788                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     47345000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.898489                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses        16773                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       508887                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       508887                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 15245.029541                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 12245.029541                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           468096                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       468096                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    621860000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.080157                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0          40791                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        40791                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    499487000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.080157                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses        40791                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      5614000                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               252.987316                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1926581                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1926581                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 14102.891813                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 11102.891813                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1863126                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1863126                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     894899000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.032937                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            63455                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        63455                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    704534000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.032937                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          63455                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.675940                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          692.162988                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1926581                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1926581                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 14102.891813                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 11102.891813                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1863126                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1863126                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    894899000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.032937                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           63455                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        63455                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    704534000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.032937                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         63455                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      5614000                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                11984                       # number of replacements
system.cpu15.dcache.sampled_refs                11984                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              692.162988                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                3031800                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle         2435166800000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   7281                       # number of writebacks
system.cpu15.dtb.data_accesses                1817065                       # DTB accesses
system.cpu15.dtb.data_acv                           5                       # DTB access violations
system.cpu15.dtb.data_hits                    1963312                       # DTB hits
system.cpu15.dtb.data_misses                      521                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                1372572                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                    1435816                       # DTB read hits
system.cpu15.dtb.read_misses                      413                       # DTB read misses
system.cpu15.dtb.write_accesses                444493                       # DTB write accesses
system.cpu15.dtb.write_acv                          5                       # DTB write access violations
system.cpu15.dtb.write_hits                    527496                       # DTB write hits
system.cpu15.dtb.write_misses                     108                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       4123251                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      4123251                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 17920.441052                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 14920.441052                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           4117356                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       4117356                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency    105641000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001430                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            5895                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         5895                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     87956000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001430                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          5895                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs              1128.128567                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        4123251                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      4123251                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 17920.441052                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 14920.441052                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            4117356                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        4117356                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency     105641000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001430                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             5895                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         5895                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     87956000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001430                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           5895                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.903569                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          462.627481                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       4123251                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      4123251                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 17920.441052                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 14920.441052                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           4117356                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       4117356                       # number of overall hits
system.cpu15.icache.overall_miss_latency    105641000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001430                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            5895                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         5895                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     87956000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001430                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          5895                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 5818                       # number of replacements
system.cpu15.icache.sampled_refs                 5818                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              462.627481                       # Cycle average of tags in use
system.cpu15.icache.total_refs                6563452                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle         2434803580000                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.255817                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses               3782309                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                   3782133                       # ITB hits
system.cpu15.itb.fetch_misses                     176                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                  17      1.82%      1.82% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  65      6.94%      8.76% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 651     69.55%     78.31% # number of callpals executed
system.cpu15.kern.callpal::rdps                    21      2.24%     80.56% # number of callpals executed
system.cpu15.kern.callpal::wrusp                    1      0.11%     80.66% # number of callpals executed
system.cpu15.kern.callpal::rti                    136     14.53%     95.19% # number of callpals executed
system.cpu15.kern.callpal::callsys                 23      2.46%     97.65% # number of callpals executed
system.cpu15.kern.callpal::imb                      2      0.21%     97.86% # number of callpals executed
system.cpu15.kern.callpal::rdunique                20      2.14%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  936                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                     1665                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    345     42.38%     42.38% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    10      1.23%     43.61% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    23      2.83%     46.44% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   436     53.56%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                814                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     343     47.97%     47.97% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     10      1.40%     49.37% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     23      3.22%     52.59% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    339     47.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 715                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            10075235000     98.46%     98.46% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4167000      0.04%     98.50% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              14781000      0.14%     98.64% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             139016000      1.36%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        10233199000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                0.994203                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.777523                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel               120                      
system.cpu15.kern.mode_good::user                 121                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel             200                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               121                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2429916119000     99.75%     99.75% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user         6106504000      0.25%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     65                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu15.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu15.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu15.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu15.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu15.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu15.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu15.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                   13                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.744183                       # Percentage of non-idle cycles
system.cpu15.numCycles                       20468398                       # number of cpu cycles simulated
system.cpu15.num_insts                        4122724                       # Number of instructions executed
system.cpu15.num_refs                         1964833                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                   162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                     8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                     7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                     2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                     6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                     3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                     5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                 1844                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                  990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                 5162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                  518                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                 1039                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                 6919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             16671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  5351552.469136                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  108368937.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2     433475750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3     433475750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4     433475750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  123850214.285714                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6     433475750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  144491916.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  288983833.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9     173390300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 470147.234273                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 875708.585859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 167948.760170                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 1673651.544402                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 834409.528393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 125300.115624                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40003.359127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            866951500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                     162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                       8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                       7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                       2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                       6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                       3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                       5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                   1844                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                    990                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                   5162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                    518                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                   1039                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                   6919                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16671                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       666896000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0      102.907407                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1     2083.875000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2     8335.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3     8335.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4     8335.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5     2381.571429                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6     8335.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7     2778.500000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8            5557                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9     3334.200000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10       9.040672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11      16.839394                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12       3.229562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13      32.183398                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14      16.045236                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15       2.409452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 16671                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                    1553                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                      46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                       7                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                       5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                       4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                      12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                       4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                     105                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                      64                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                      91                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   4247                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                   2957                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                  13721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                   3243                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                   4275                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                  10928                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               41262                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    1352616.740088                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1       307044000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2       307044000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6             inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    13956545.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8        19190250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    27913090.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   408303.191489                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   1340803.493450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   185301.146651                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   1033818.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   1176413.793103                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   126251.644737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40003.055508                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        1326                       # number of ReadReq hits
system.l2.ReadReq_hits::1                          45                       # number of ReadReq hits
system.l2.ReadReq_hits::2                           6                       # number of ReadReq hits
system.l2.ReadReq_hits::3                           5                       # number of ReadReq hits
system.l2.ReadReq_hits::4                           4                       # number of ReadReq hits
system.l2.ReadReq_hits::5                          12                       # number of ReadReq hits
system.l2.ReadReq_hits::6                           4                       # number of ReadReq hits
system.l2.ReadReq_hits::7                          83                       # number of ReadReq hits
system.l2.ReadReq_hits::8                          48                       # number of ReadReq hits
system.l2.ReadReq_hits::9                          80                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       3495                       # number of ReadReq hits
system.l2.ReadReq_hits::11                       2728                       # number of ReadReq hits
system.l2.ReadReq_hits::12                      12064                       # number of ReadReq hits
system.l2.ReadReq_hits::13                       2946                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       4014                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       8496                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   35356                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              307044000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.146169                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.021739                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.142857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.209524                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.120879                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.177066                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.077443                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.120764                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.091582                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.061053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.222548                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                       227                       # number of ReadReq misses
system.l2.ReadReq_misses::1                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::2                         1                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        22                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        16                       # number of ReadReq misses
system.l2.ReadReq_misses::9                        11                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      752                       # number of ReadReq misses
system.l2.ReadReq_misses::11                      229                       # number of ReadReq misses
system.l2.ReadReq_misses::12                     1657                       # number of ReadReq misses
system.l2.ReadReq_misses::13                      297                       # number of ReadReq misses
system.l2.ReadReq_misses::14                      261                       # number of ReadReq misses
system.l2.ReadReq_misses::15                     2432                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5906                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         235658000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          3.793303                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1        128.065217                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2        841.571429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3       1178.200000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4       1472.750000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5        490.916667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6       1472.750000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7         56.104762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8         92.046875                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9         64.736264                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         1.387097                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         1.992222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         0.429342                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         1.816528                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         1.378012                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         0.539074                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    5891                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26314000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  502                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                   29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                   31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                   31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                   24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                   25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                   26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                   38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                   27                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                   33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 490                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                 257                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                1245                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                 608                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                 823                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                1342                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             5531                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 365426.294821                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 6325655.172414                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 5917548.387097                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 5917548.387097                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4      7643500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5      7337760                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 7055538.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 4827473.684211                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 6794222.222222                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 5558909.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 374375.510204                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 713789.883268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 147344.578313                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 301717.105263                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 222896.719320                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 136694.485842                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40013.740734                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           183444000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    502                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                     29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                     31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                     31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                     24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                     25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                     26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                     38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                     27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                     33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   490                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                   257                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                  1245                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                   608                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                   823                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  1342                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5531                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      221316000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      11.017928                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1     190.724138                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2     178.419355                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3     178.419355                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4     230.458333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5     221.240000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6     212.730769                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7     145.552632                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8     204.851852                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9     167.606061                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     11.287755                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     21.521401                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12      4.442570                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13      9.097039                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14      6.720535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15      4.121461                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 5531                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     73890500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 19310                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             19310                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     19310                       # number of Writeback hits
system.l2.Writeback_hits::total                 19310                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.843324                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                     1715                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                       54                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                        9                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                        7                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                        6                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                       19                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                        6                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                      111                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                       67                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                       96                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    6091                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                    3947                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                   18883                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                    3761                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    5314                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                   17847                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                57933                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     3017983.290488                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     130443944.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     391331833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::3        586997750                       # average overall miss latency
system.l2.demand_avg_miss_latency::4        586997750                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     167713642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::6        586997750                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     41928410.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     61789236.842105                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     73374718.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    452232.473035                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    963080.803938                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    172165.346825                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    1440485.276074                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    903073.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    125547.588493                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40003.279851                       # average overall mshr miss latency
system.l2.demand_hits::0                         1326                       # number of demand (read+write) hits
system.l2.demand_hits::1                           45                       # number of demand (read+write) hits
system.l2.demand_hits::2                            6                       # number of demand (read+write) hits
system.l2.demand_hits::3                            5                       # number of demand (read+write) hits
system.l2.demand_hits::4                            4                       # number of demand (read+write) hits
system.l2.demand_hits::5                           12                       # number of demand (read+write) hits
system.l2.demand_hits::6                            4                       # number of demand (read+write) hits
system.l2.demand_hits::7                           83                       # number of demand (read+write) hits
system.l2.demand_hits::8                           48                       # number of demand (read+write) hits
system.l2.demand_hits::9                           80                       # number of demand (read+write) hits
system.l2.demand_hits::10                        3495                       # number of demand (read+write) hits
system.l2.demand_hits::11                        2728                       # number of demand (read+write) hits
system.l2.demand_hits::12                       12064                       # number of demand (read+write) hits
system.l2.demand_hits::13                        2946                       # number of demand (read+write) hits
system.l2.demand_hits::14                        4014                       # number of demand (read+write) hits
system.l2.demand_hits::15                        8496                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    35356                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1173995500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.226822                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.285714                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.368421                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.252252                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.283582                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.166667                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.426203                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.308842                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.361118                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.216698                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.244637                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.523954                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                        389                       # number of demand (read+write) misses
system.l2.demand_misses::1                          9                       # number of demand (read+write) misses
system.l2.demand_misses::2                          3                       # number of demand (read+write) misses
system.l2.demand_misses::3                          2                       # number of demand (read+write) misses
system.l2.demand_misses::4                          2                       # number of demand (read+write) misses
system.l2.demand_misses::5                          7                       # number of demand (read+write) misses
system.l2.demand_misses::6                          2                       # number of demand (read+write) misses
system.l2.demand_misses::7                         28                       # number of demand (read+write) misses
system.l2.demand_misses::8                         19                       # number of demand (read+write) misses
system.l2.demand_misses::9                         16                       # number of demand (read+write) misses
system.l2.demand_misses::10                      2596                       # number of demand (read+write) misses
system.l2.demand_misses::11                      1219                       # number of demand (read+write) misses
system.l2.demand_misses::12                      6819                       # number of demand (read+write) misses
system.l2.demand_misses::13                       815                       # number of demand (read+write) misses
system.l2.demand_misses::14                      1300                       # number of demand (read+write) misses
system.l2.demand_misses::15                      9351                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22577                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          902554000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          13.155685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1         417.814815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2        2506.888889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3        3223.142857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4        3760.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5        1187.473684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6        3760.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7         203.261261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8         336.746269                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9         235.020833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10          3.704154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11          5.716240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12          1.194831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13          5.998936                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14          4.245766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15          1.264190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    22562                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010109                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.001815                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.035480                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.022065                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.009060                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.027804                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.007146                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.024682                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.005086                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.002984                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.051170                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.004727                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.023756                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002301                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.001072                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.005787                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.295148                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    331.244890                       # Average occupied blocks per context
system.l2.occ_blocks::1                     59.474018                       # Average occupied blocks per context
system.l2.occ_blocks::2                   1162.608669                       # Average occupied blocks per context
system.l2.occ_blocks::3                    723.038394                       # Average occupied blocks per context
system.l2.occ_blocks::4                    296.891540                       # Average occupied blocks per context
system.l2.occ_blocks::5                    911.089380                       # Average occupied blocks per context
system.l2.occ_blocks::6                    234.162891                       # Average occupied blocks per context
system.l2.occ_blocks::7                    808.791123                       # Average occupied blocks per context
system.l2.occ_blocks::8                    166.665823                       # Average occupied blocks per context
system.l2.occ_blocks::9                     97.786732                       # Average occupied blocks per context
system.l2.occ_blocks::10                  1676.733279                       # Average occupied blocks per context
system.l2.occ_blocks::11                   154.901339                       # Average occupied blocks per context
system.l2.occ_blocks::12                   778.444047                       # Average occupied blocks per context
system.l2.occ_blocks::13                    75.411176                       # Average occupied blocks per context
system.l2.occ_blocks::14                    35.126128                       # Average occupied blocks per context
system.l2.occ_blocks::15                   189.615874                       # Average occupied blocks per context
system.l2.occ_blocks::16                  9671.396652                       # Average occupied blocks per context
system.l2.overall_accesses::0                    1715                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                      54                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                       9                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                       7                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                       6                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                      19                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                       6                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                     111                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                      67                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                      96                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   6091                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                   3947                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                  18883                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                   3761                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   5314                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                  17847                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               57933                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    3017983.290488                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    130443944.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    391331833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::3       586997750                       # average overall miss latency
system.l2.overall_avg_miss_latency::4       586997750                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    167713642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::6       586997750                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    41928410.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    61789236.842105                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    73374718.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   452232.473035                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   963080.803938                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   172165.346825                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   1440485.276074                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   903073.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   125547.588493                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40003.279851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        1326                       # number of overall hits
system.l2.overall_hits::1                          45                       # number of overall hits
system.l2.overall_hits::2                           6                       # number of overall hits
system.l2.overall_hits::3                           5                       # number of overall hits
system.l2.overall_hits::4                           4                       # number of overall hits
system.l2.overall_hits::5                          12                       # number of overall hits
system.l2.overall_hits::6                           4                       # number of overall hits
system.l2.overall_hits::7                          83                       # number of overall hits
system.l2.overall_hits::8                          48                       # number of overall hits
system.l2.overall_hits::9                          80                       # number of overall hits
system.l2.overall_hits::10                       3495                       # number of overall hits
system.l2.overall_hits::11                       2728                       # number of overall hits
system.l2.overall_hits::12                      12064                       # number of overall hits
system.l2.overall_hits::13                       2946                       # number of overall hits
system.l2.overall_hits::14                       4014                       # number of overall hits
system.l2.overall_hits::15                       8496                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   35356                       # number of overall hits
system.l2.overall_miss_latency             1173995500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.226822                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.285714                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.368421                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.252252                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.283582                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.426203                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.308842                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.361118                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.216698                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.244637                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.523954                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                       389                       # number of overall misses
system.l2.overall_misses::1                         9                       # number of overall misses
system.l2.overall_misses::2                         3                       # number of overall misses
system.l2.overall_misses::3                         2                       # number of overall misses
system.l2.overall_misses::4                         2                       # number of overall misses
system.l2.overall_misses::5                         7                       # number of overall misses
system.l2.overall_misses::6                         2                       # number of overall misses
system.l2.overall_misses::7                        28                       # number of overall misses
system.l2.overall_misses::8                        19                       # number of overall misses
system.l2.overall_misses::9                        16                       # number of overall misses
system.l2.overall_misses::10                     2596                       # number of overall misses
system.l2.overall_misses::11                     1219                       # number of overall misses
system.l2.overall_misses::12                     6819                       # number of overall misses
system.l2.overall_misses::13                      815                       # number of overall misses
system.l2.overall_misses::14                     1300                       # number of overall misses
system.l2.overall_misses::15                     9351                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 22577                       # number of overall misses
system.l2.overall_mshr_hits                        15                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency         902554000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         13.155685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1        417.814815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2       2506.888889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3       3223.142857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4       3760.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5       1187.473684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6       3760.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7        203.261261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8        336.746269                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9        235.020833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10         3.704154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11         5.716240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12         1.194831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13         5.998936                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14         4.245766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15         1.264190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22562                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    100204500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          13512                       # number of replacements
system.l2.sampled_refs                          13512                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      17373.381956                       # Cycle average of tags in use
system.l2.total_refs                            51931                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             7920                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                                7392534                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    33.37                       # Real time elapsed on the host
host_tick_rate                              286708283                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   246697929                       # Number of instructions simulated
sim_seconds                                  0.009568                       # Number of seconds simulated
sim_ticks                                  9567874000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0          827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0        12000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency         9000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          744                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          744                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency       996000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.100363                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0           83                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           83                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency       747000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.100363                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses           83                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0         40610                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        40610                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 15548.841893                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency 12548.841893                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0             38624                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         38624                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency     30880000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.048904                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0            1986                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         1986                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency     24922000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.048904                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses          1986                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     29784000                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          749                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0 31883.977901                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency 29421.348315                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          568                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          568                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency      5771000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.241656                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0          181                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency      5237000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.237650                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses          178                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0        23672                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        23672                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 54424.901186                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency 51424.901186                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0            22407                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        22407                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency     68847500                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.053439                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0           1265                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         1265                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency     65052500                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.053439                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses         1265                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     15682000                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs               525.675315                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0          64282                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        64282                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 30675.945863                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency 27675.945863                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0              61031                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          61031                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency      99727500                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.050574                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0             3251                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         3251                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency     89974500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.050574                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses           3251                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.879147                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.002930                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          900.246077                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1                  -3                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0         64282                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        64282                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 30675.945863                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency 27675.945863                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0             61031                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total         61031                       # number of overall hits
system.cpu00.dcache.overall_miss_latency     99727500                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.050574                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0            3251                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total         3251                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency     89974500                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.050574                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses          3251                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     45466000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                 2621                       # number of replacements
system.cpu00.dcache.sampled_refs                 2621                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              897.246077                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                1377795                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                   1161                       # number of writebacks
system.cpu00.dtb.data_accesses                   2698                       # DTB accesses
system.cpu00.dtb.data_acv                          21                       # DTB access violations
system.cpu00.dtb.data_hits                      65562                       # DTB hits
system.cpu00.dtb.data_misses                      364                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                   1823                       # DTB read accesses
system.cpu00.dtb.read_acv                          12                       # DTB read access violations
system.cpu00.dtb.read_hits                      41121                       # DTB read hits
system.cpu00.dtb.read_misses                      326                       # DTB read misses
system.cpu00.dtb.write_accesses                   875                       # DTB write accesses
system.cpu00.dtb.write_acv                          9                       # DTB write access violations
system.cpu00.dtb.write_hits                     24441                       # DTB write hits
system.cpu00.dtb.write_misses                      38                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0        194973                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       194973                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 19595.512821                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 16595.512821                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0            193413                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        193413                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency     30569000                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.008001                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0            1560                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         1560                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     25889000                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.008001                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses          1560                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs               664.294231                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0         194973                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       194973                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 19595.512821                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 16595.512821                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0             193413                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         193413                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency      30569000                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.008001                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0             1560                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         1560                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     25889000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.008001                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses           1560                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0        194973                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       194973                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 19595.512821                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 16595.512821                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0            193413                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total        193413                       # number of overall hits
system.cpu00.icache.overall_miss_latency     30569000                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.008001                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0            1560                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total         1560                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     25889000                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.008001                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses          1560                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                 1560                       # number of replacements
system.cpu00.icache.sampled_refs                 1560                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                1036299                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.954089                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses                 29324                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                     29199                       # ITB hits
system.cpu00.itb.fetch_misses                     125                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::wripir                   1      0.14%      0.14% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  58      8.08%      8.22% # number of callpals executed
system.cpu00.kern.callpal::tbi                      4      0.56%      8.77% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 520     72.42%     81.20% # number of callpals executed
system.cpu00.kern.callpal::rdps                    26      3.62%     84.82% # number of callpals executed
system.cpu00.kern.callpal::rti                     99     13.79%     98.61% # number of callpals executed
system.cpu00.kern.callpal::callsys                  9      1.25%     99.86% # number of callpals executed
system.cpu00.kern.callpal::imb                      1      0.14%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  718                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                     1260                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    255     39.17%     39.17% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     5      0.77%     39.94% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    10      1.54%     41.47% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    17      2.61%     44.09% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   364     55.91%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                651                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     255     48.57%     48.57% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      5      0.95%     49.52% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     10      1.90%     51.43% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     17      3.24%     54.67% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    238     45.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 525                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             9604170000     98.34%     98.34% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2705500      0.03%     98.37% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               3857500      0.04%     98.41% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              11847000      0.12%     98.53% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             143645000      1.47%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         9766225000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.653846                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                67                      
system.cpu00.kern.mode_good::user                  67                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel             157                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.426752                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel       2625005000     99.04%     99.04% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user           25313000      0.96%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu00.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu00.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu00.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    3                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.045911                       # Percentage of non-idle cycles
system.cpu00.numCycles                       19532450                       # number of cpu cycles simulated
system.cpu00.num_insts                         194588                       # Number of instructions executed
system.cpu00.num_refs                           66771                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0         2337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         2337                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0 12200.845666                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  9200.845666                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0         1864                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total         1864                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency      5771000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.202396                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0          473                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total          473                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency      4352000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.202396                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses          473                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0        135632                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       135632                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0 16487.152318                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency 13487.152318                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0            128082                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        128082                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency    124478000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.055665                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0            7550                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         7550                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency    101828000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.055665                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses          7550                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0         2318                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         2318                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0 35117.571059                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency 32670.603675                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0         1544                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total         1544                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency     27181000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.333909                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0          774                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total          774                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency     24895000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.328732                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses          762                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0       106064                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       106064                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0 52328.824397                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency 49328.824397                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0            97932                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        97932                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency    425538000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.076671                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0           8132                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         8132                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency    401142000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.076671                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses         8132                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency     19830000                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs                54.689990                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0         241696                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total       241696                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0 35073.077414                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency 32073.077414                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0             226014                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         226014                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency     550016000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.064883                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0            15682                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        15682                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency    502970000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.064883                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses          15682                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.892867                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          914.295361                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0        241696                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total       241696                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0 35073.077414                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency 32073.077414                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0            226014                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total        226014                       # number of overall hits
system.cpu01.dcache.overall_miss_latency    550016000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.064883                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0           15682                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total        15682                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency    502970000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.064883                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses         15682                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency     19830000                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                13477                       # number of replacements
system.cpu01.dcache.sampled_refs                13477                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              914.295361                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                 737057                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle         2436847319000                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                   7940                       # number of writebacks
system.cpu01.dtb.data_accesses                  52166                       # DTB accesses
system.cpu01.dtb.data_acv                          10                       # DTB access violations
system.cpu01.dtb.data_hits                     245427                       # DTB hits
system.cpu01.dtb.data_misses                      610                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                  35339                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                     137128                       # DTB read hits
system.cpu01.dtb.read_misses                      492                       # DTB read misses
system.cpu01.dtb.write_accesses                 16827                       # DTB write accesses
system.cpu01.dtb.write_acv                         10                       # DTB write access violations
system.cpu01.dtb.write_hits                    108299                       # DTB write hits
system.cpu01.dtb.write_misses                     118                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0        734071                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       734071                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 19124.130802                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 16124.130802                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0            723429                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        723429                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency    203519000                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.014497                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0           10642                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total        10642                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency    171593000                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.014497                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses         10642                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs               800.189240                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0         734071                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       734071                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 19124.130802                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 16124.130802                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0             723429                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         723429                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency     203519000                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.014497                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0            10642                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total        10642                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency    171593000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.014497                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses          10642                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                 0.998764                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0          511.367326                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0        734071                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       734071                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 19124.130802                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 16124.130802                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0            723429                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total        723429                       # number of overall hits
system.cpu01.icache.overall_miss_latency    203519000                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.014497                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0           10642                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total        10642                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency    171593000                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.014497                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses         10642                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                10632                       # number of replacements
system.cpu01.icache.sampled_refs                10632                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse              511.367326                       # Cycle average of tags in use
system.cpu01.icache.total_refs                8507612                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle         2436679140000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.816103                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses                177685                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                    177289                       # ITB hits
system.cpu01.itb.fetch_misses                     396                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::wripir                 129      7.47%      7.47% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  80      4.63%     12.09% # number of callpals executed
system.cpu01.kern.callpal::tbi                      4      0.23%     12.33% # number of callpals executed
system.cpu01.kern.callpal::swpipl                1185     68.58%     80.90% # number of callpals executed
system.cpu01.kern.callpal::rdps                    28      1.62%     82.52% # number of callpals executed
system.cpu01.kern.callpal::wrusp                    1      0.06%     82.58% # number of callpals executed
system.cpu01.kern.callpal::rdusp                    1      0.06%     82.64% # number of callpals executed
system.cpu01.kern.callpal::rti                    153      8.85%     91.49% # number of callpals executed
system.cpu01.kern.callpal::callsys                 62      3.59%     95.08% # number of callpals executed
system.cpu01.kern.callpal::rdunique                84      4.86%     99.94% # number of callpals executed
system.cpu01.kern.callpal::wrunique                 1      0.06%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 1728                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                     2766                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     21                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                    621     45.66%     45.66% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    10      0.74%     46.40% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    12      0.88%     47.28% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   717     52.72%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               1360                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     619     49.60%     49.60% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     10      0.80%     50.40% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     12      0.96%     51.36% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    607     48.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                1248                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             9541330000     97.69%     97.69% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3872000      0.04%     97.73% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               8845000      0.09%     97.82% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             212671000      2.18%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         9766718000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                0.996779                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.846583                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel               133                      
system.cpu01.kern.mode_good::user                 129                      
system.cpu01.kern.mode_good::idle                   4                      
system.cpu01.kern.mode_switch::kernel             201                       # number of protection mode switches
system.cpu01.kern.mode_switch::user               129                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                32                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel     0.661692                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.125000                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     1.786692                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel       1375094000      1.58%      1.58% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user          324513000      0.37%      1.95% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        85433208000     98.05%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     80                       # number of times the context was actually changed
system.cpu01.kern.syscall::2                        1      2.86%      2.86% # number of syscalls executed
system.cpu01.kern.syscall::4                        6     17.14%     20.00% # number of syscalls executed
system.cpu01.kern.syscall::17                       4     11.43%     31.43% # number of syscalls executed
system.cpu01.kern.syscall::54                       1      2.86%     34.29% # number of syscalls executed
system.cpu01.kern.syscall::71                       9     25.71%     60.00% # number of syscalls executed
system.cpu01.kern.syscall::73                       3      8.57%     68.57% # number of syscalls executed
system.cpu01.kern.syscall::74                       8     22.86%     91.43% # number of syscalls executed
system.cpu01.kern.syscall::144                      1      2.86%     94.29% # number of syscalls executed
system.cpu01.kern.syscall::256                      1      2.86%     97.14% # number of syscalls executed
system.cpu01.kern.syscall::257                      1      2.86%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                   35                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.183897                       # Percentage of non-idle cycles
system.cpu01.numCycles                       19533436                       # number of cpu cycles simulated
system.cpu01.num_insts                         733451                       # Number of instructions executed
system.cpu01.num_refs                          247539                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0        15786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        15786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0  5545.488075                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency  2545.488075                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0         7652                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         7652                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency     45107000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.515267                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0         8134                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         8134                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency     20705000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.515267                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses         8134                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       1576271                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      1576271                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0 10419.281076                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency  7419.281076                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0           1565338                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1565338                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency    113914000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.006936                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0           10933                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        10933                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency     81115000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.006936                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses         10933                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0        15757                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        15757                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0  5491.647360                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency  2511.810060                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0         7556                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         7556                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     45037000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.520467                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0         8201                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         8201                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     20524000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.518563                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses         8171                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       258754                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       258754                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0  9101.544606                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency  6101.544606                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           241727                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       241727                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency    154972000                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.065804                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0          17027                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        17027                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency    103891000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.065804                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses        17027                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency     16635500                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs               706.057615                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        1835025                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1835025                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0  9616.809728                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency  6616.809728                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            1807065                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1807065                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     268886000                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.015237                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            27960                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        27960                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency    185006000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.015237                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          27960                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.555901                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          569.242951                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       1835025                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1835025                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0  9616.809728                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency  6616.809728                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           1807065                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1807065                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    268886000                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.015237                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           27960                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        27960                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency    185006000                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.015237                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         27960                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency     16635500                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                 2482                       # number of replacements
system.cpu02.dcache.sampled_refs                 2482                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              569.242951                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                1752435                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                    955                       # number of writebacks
system.cpu02.dtb.data_accesses                1824993                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                    1866440                       # DTB hits
system.cpu02.dtb.data_misses                       93                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                1561107                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    1591927                       # DTB read hits
system.cpu02.dtb.read_misses                       82                       # DTB read misses
system.cpu02.dtb.write_accesses                263886                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                    274513                       # DTB write hits
system.cpu02.dtb.write_misses                      11                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       4076804                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      4076804                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 18114.983713                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 15114.983713                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           4075269                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       4075269                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency     27806500                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.000377                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0            1535                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1535                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency     23201500                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.000377                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses          1535                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs              2548.269055                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        4076804                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      4076804                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 18114.983713                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 15114.983713                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            4075269                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        4075269                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency      27806500                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.000377                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0             1535                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1535                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency     23201500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.000377                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses           1535                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       4076804                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      4076804                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 18114.983713                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 15114.983713                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           4075269                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       4075269                       # number of overall hits
system.cpu02.icache.overall_miss_latency     27806500                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.000377                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0            1535                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total         1535                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency     23201500                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.000377                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses          1535                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                 1535                       # number of replacements
system.cpu02.icache.sampled_refs                 1535                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                3911593                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.341410                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               3962177                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   3962138                       # ITB hits
system.cpu02.itb.fetch_misses                      39                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::wripir                 109     22.80%     22.80% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  13      2.72%     25.52% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 258     53.97%     79.50% # number of callpals executed
system.cpu02.kern.callpal::rdps                    27      5.65%     85.15% # number of callpals executed
system.cpu02.kern.callpal::rti                     40      8.37%     93.51% # number of callpals executed
system.cpu02.kern.callpal::callsys                  8      1.67%     95.19% # number of callpals executed
system.cpu02.kern.callpal::rdunique                23      4.81%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  478                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      632                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                      8                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                    104     32.50%     32.50% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    10      3.12%     35.62% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    12      3.75%     39.38% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   194     60.62%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                320                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     104     46.22%     46.22% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     10      4.44%     50.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     12      5.33%     56.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     99     44.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 225                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             9674135500     99.06%     99.06% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4088500      0.04%     99.10% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               7935000      0.08%     99.18% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              79707000      0.82%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         9765866000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.510309                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                32                      
system.cpu02.kern.mode_good::user                  32                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              53                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                32                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.603774                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      23156362000     79.28%     79.28% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         6051757000     20.72%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     13                       # number of times the context was actually changed
system.cpu02.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                    1                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.658590                       # Percentage of non-idle cycles
system.cpu02.numCycles                       19531732                       # number of cpu cycles simulated
system.cpu02.num_insts                        4076711                       # Number of instructions executed
system.cpu02.num_refs                         1866863                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0        15941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total        15941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  5587.171449                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  2587.171449                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0         7647                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total         7647                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency     46340000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.520294                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         8294                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         8294                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency     21458000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.520294                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         8294                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1543196                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1543196                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0  7763.477223                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency  4763.477223                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0           1533142                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1533142                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency     78054000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.006515                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0           10054                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        10054                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency     47892000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.006515                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses         10054                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0        15917                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total        15917                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0  5329.867336                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency  2340.718563                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0         7550                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total         7550                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency     44595000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.525664                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         8367                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         8367                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency     19545000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.524596                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         8350                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       223396                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       223396                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0  7024.604518                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency  4024.604518                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           206265                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       206265                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency    120338500                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.076684                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0          17131                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        17131                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency     68945500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.076684                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses        17131                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      4710000                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs               318.066813                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        1766592                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1766592                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0  7297.866470                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency  4297.866470                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            1739407                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1739407                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     198392500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.015388                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0            27185                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        27185                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency    116837500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.015388                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses          27185                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.649372                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          664.957308                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       1766592                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1766592                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0  7297.866470                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency  4297.866470                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           1739407                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1739407                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    198392500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.015388                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0           27185                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total        27185                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency    116837500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.015388                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses         27185                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      4710000                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                  913                       # number of replacements
system.cpu03.dcache.sampled_refs                  913                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              664.957308                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                 290395                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                    386                       # number of writebacks
system.cpu03.dtb.data_accesses                1759736                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                    1798350                       # DTB hits
system.cpu03.dtb.data_misses                       52                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                1528841                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                    1559032                       # DTB read hits
system.cpu03.dtb.read_misses                       47                       # DTB read misses
system.cpu03.dtb.write_accesses                230895                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                    239318                       # DTB write hits
system.cpu03.dtb.write_misses                       5                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       3677184                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      3677184                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 17050.035236                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 14050.035236                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           3675765                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       3675765                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     24194000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000386                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0            1419                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1419                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency     19937000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000386                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses          1419                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              2533.547569                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        3677184                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      3677184                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 17050.035236                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 14050.035236                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            3675765                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        3675765                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      24194000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000386                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0             1419                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1419                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency     19937000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000386                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses           1419                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       3677184                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      3677184                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 17050.035236                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 14050.035236                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           3675765                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       3675765                       # number of overall hits
system.cpu03.icache.overall_miss_latency     24194000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000386                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0            1419                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total         1419                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency     19937000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000386                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses          1419                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                 1419                       # number of replacements
system.cpu03.icache.sampled_refs                 1419                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                3595104                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.399167                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               3580480                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   3580452                       # ITB hits
system.cpu03.itb.fetch_misses                      28                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::wripir                   3      0.88%      0.88% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  12      3.51%      4.39% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 237     69.30%     73.68% # number of callpals executed
system.cpu03.kern.callpal::rdps                    20      5.85%     79.53% # number of callpals executed
system.cpu03.kern.callpal::rti                     41     11.99%     91.52% # number of callpals executed
system.cpu03.kern.callpal::callsys                  8      2.34%     93.86% # number of callpals executed
system.cpu03.kern.callpal::rdunique                21      6.14%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  342                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      453                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     96     31.07%     31.07% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    10      3.24%     34.30% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    23      7.44%     41.75% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   180     58.25%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                309                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      96     44.24%     44.24% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     10      4.61%     48.85% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     23     10.60%     59.45% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     88     40.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 217                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             9657927000     98.92%     98.92% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4258500      0.04%     98.96% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              14990500      0.15%     99.11% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              86437000      0.89%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         9763613000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.488889                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                27                      
system.cpu03.kern.mode_good::user                  27                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              53                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.509434                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      24369718000     81.44%     81.44% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         5553785000     18.56%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.600833                       # Percentage of non-idle cycles
system.cpu03.numCycles                       19527226                       # number of cpu cycles simulated
system.cpu03.num_insts                        3677132                       # Number of instructions executed
system.cpu03.num_refs                         1798614                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0        16118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total        16118                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0  5597.568316                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency  2597.568316                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0         7811                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         7811                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency     46499000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.515387                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0         8307                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         8307                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency     21578000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.515387                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses         8307                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1568308                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1568308                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0  7519.268009                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency  4519.268009                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0           1557980                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1557980                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency     77659000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.006585                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0           10328                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        10328                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency     46675000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.006585                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses         10328                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0        16084                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total        16084                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0  5316.658688                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency  2326.219878                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0         7728                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         7728                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency     44426000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.519523                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0         8356                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         8356                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     19403000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.518590                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         8341                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       223570                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       223570                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0  7154.396788                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency  4154.396788                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           206387                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       206387                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency    122934000                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.076857                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0          17183                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        17183                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency     71385000                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.076857                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses        17183                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      4771000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs                86.919577                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        1791878                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1791878                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0  7291.374359                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency  4291.374359                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            1764367                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1764367                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency     200593000                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.015353                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            27511                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        27511                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency    118060000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.015353                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          27511                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.659736                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          675.569489                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       1791878                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1791878                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0  7291.374359                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency  4291.374359                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           1764367                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1764367                       # number of overall hits
system.cpu04.dcache.overall_miss_latency    200593000                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.015353                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           27511                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        27511                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency    118060000                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.015353                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         27511                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      4771000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                  945                       # number of replacements
system.cpu04.dcache.sampled_refs                  945                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              675.569489                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                  82139                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                    401                       # number of writebacks
system.cpu04.dtb.data_accesses                1784009                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                    1823986                       # DTB hits
system.cpu04.dtb.data_misses                       44                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                1552930                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                    1584324                       # DTB read hits
system.cpu04.dtb.read_misses                       41                       # DTB read misses
system.cpu04.dtb.write_accesses                231079                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                    239662                       # DTB write hits
system.cpu04.dtb.write_misses                       3                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       3727965                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      3727965                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 15529.850746                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 12529.850746                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           3726491                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       3726491                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     22891000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000395                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0            1474                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1474                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency     18469000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000395                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses          1474                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs              2308.150713                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        3727965                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      3727965                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 15529.850746                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 12529.850746                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            3726491                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        3726491                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      22891000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000395                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0             1474                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1474                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency     18469000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000395                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses           1474                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                 0.998521                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0          511.242634                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       3727965                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      3727965                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 15529.850746                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 12529.850746                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           3726491                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       3726491                       # number of overall hits
system.cpu04.icache.overall_miss_latency     22891000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000395                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0            1474                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total         1474                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency     18469000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000395                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses          1474                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                 1473                       # number of replacements
system.cpu04.icache.sampled_refs                 1473                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse              511.242634                       # Cycle average of tags in use
system.cpu04.icache.total_refs                3399906                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.391122                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               3628934                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                   3628911                       # ITB hits
system.cpu04.itb.fetch_misses                      23                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::wripir                   3      0.86%      0.86% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.44%      4.30% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 235     67.34%     71.63% # number of callpals executed
system.cpu04.kern.callpal::rdps                    20      5.73%     77.36% # number of callpals executed
system.cpu04.kern.callpal::rti                     44     12.61%     89.97% # number of callpals executed
system.cpu04.kern.callpal::callsys                 11      3.15%     93.12% # number of callpals executed
system.cpu04.kern.callpal::rdunique                24      6.88%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  349                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      447                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     99     31.94%     31.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    10      3.23%     35.16% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    21      6.77%     41.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   180     58.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                310                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      99     45.41%     45.41% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     10      4.59%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     21      9.63%     59.63% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     88     40.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 218                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             9653138000     98.86%     98.86% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4116500      0.04%     98.90% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              13833500      0.14%     99.04% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              93405000      0.96%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         9764493000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.488889                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                29                      
system.cpu04.kern.mode_good::user                  29                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              56                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                29                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.517857                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      23465134000     80.66%     80.66% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         5628024000     19.34%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.608878                       # Percentage of non-idle cycles
system.cpu04.numCycles                       19528986                       # number of cpu cycles simulated
system.cpu04.num_insts                        3727921                       # Number of instructions executed
system.cpu04.num_refs                         1824241                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0        16264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total        16264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0  5576.904532                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency  2576.904532                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0         7968                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total         7968                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency     46266000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.510084                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0         8296                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         8296                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency     21378000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.510084                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses         8296                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1582408                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1582408                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0  7640.296181                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency  4640.296181                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0           1572144                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1572144                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency     78420000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.006486                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0           10264                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        10264                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency     47628000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.006486                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses         10264                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0        16232                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total        16232                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0  5337.920306                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency  2354.579282                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0         7875                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total         7875                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     44609000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.514847                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0         8357                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         8357                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     19616000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.513245                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         8331                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       222907                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       222907                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0  7055.396566                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency  4055.396566                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           205785                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       205785                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency    120802500                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.076812                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0          17122                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        17122                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency     69436500                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.076812                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses        17122                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      4546000                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs               679.946237                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1805315                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1805315                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0  7274.611115                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency  4274.611115                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1777929                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1777929                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     199222500                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.015170                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            27386                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        27386                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency    117064500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.015170                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          27386                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.689565                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          706.114888                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1805315                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1805315                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0  7274.611115                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency  4274.611115                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1777929                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1777929                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    199222500                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.015170                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           27386                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        27386                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency    117064500                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.015170                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         27386                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      4546000                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                  930                       # number of replacements
system.cpu05.dcache.sampled_refs                  930                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              705.114888                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                 632350                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                    429                       # number of writebacks
system.cpu05.dtb.data_accesses                1794436                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                    1837736                       # DTB hits
system.cpu05.dtb.data_misses                       30                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                1563108                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                    1598585                       # DTB read hits
system.cpu05.dtb.read_misses                       28                       # DTB read misses
system.cpu05.dtb.write_accesses                231328                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                    239151                       # DTB write hits
system.cpu05.dtb.write_misses                       2                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       3752015                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      3752015                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 16957.698171                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 13957.317073                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           3750703                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       3750703                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     22248500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.000350                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0            1312                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1312                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency     18312000                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses          1312                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs              2547.528963                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        3752015                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      3752015                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 16957.698171                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 13957.317073                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            3750703                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        3750703                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      22248500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.000350                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0             1312                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1312                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency     18312000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.000350                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses           1312                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       3752015                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      3752015                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 16957.698171                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 13957.317073                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           3750703                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       3750703                       # number of overall hits
system.cpu05.icache.overall_miss_latency     22248500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.000350                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0            1312                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total         1312                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency     18312000                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.000350                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses          1312                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                 1312                       # number of replacements
system.cpu05.icache.sampled_refs                 1312                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                3342358                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.387381                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               3649423                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   3649404                       # ITB hits
system.cpu05.itb.fetch_misses                      19                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::wripir                   3      0.90%      0.90% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  10      2.99%      3.89% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 223     66.77%     70.66% # number of callpals executed
system.cpu05.kern.callpal::rdps                    20      5.99%     76.65% # number of callpals executed
system.cpu05.kern.callpal::rti                     42     12.57%     89.22% # number of callpals executed
system.cpu05.kern.callpal::callsys                 11      3.29%     92.51% # number of callpals executed
system.cpu05.kern.callpal::rdunique                25      7.49%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  334                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      413                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     92     31.19%     31.19% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    10      3.39%     34.58% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    20      6.78%     41.36% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   173     58.64%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                295                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      92     45.32%     45.32% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     10      4.93%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     20      9.85%     60.10% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     81     39.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 203                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             9658297000     98.91%     98.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               4108500      0.04%     98.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              13314500      0.14%     99.09% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              88883000      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         9764603000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.468208                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                27                      
system.cpu05.kern.mode_good::user                  27                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              52                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.519231                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      21771879000     79.37%     79.37% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         5659642000     20.63%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     10                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.612619                       # Percentage of non-idle cycles
system.cpu05.numCycles                       19529206                       # number of cpu cycles simulated
system.cpu05.num_insts                        3751985                       # Number of instructions executed
system.cpu05.num_refs                         1837953                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0        16431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total        16431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0  5542.967338                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency  2542.967338                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0         8134                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         8134                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency     45990000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.504960                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0         8297                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         8297                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency     21099000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.504960                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses         8297                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0       1571677                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1571677                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0  7706.614018                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency  4706.614018                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0           1561547                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1561547                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency     78068000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.006445                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0           10130                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        10130                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency     47678000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.006445                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses         10130                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0        16403                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total        16403                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0  5367.209971                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency  2380.752133                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0         8059                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         8059                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     44784000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.508687                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0         8344                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         8344                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     19815000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.507407                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         8323                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       222788                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       222788                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0  6904.194248                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency  3904.194248                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           205717                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       205717                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency    117861500                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.076624                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0          17071                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        17071                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency     66648500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.076624                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses        17071                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      4296500                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs                56.776036                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1794465                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1794465                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0  7203.025624                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency  4203.025624                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1767264                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1767264                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     195929500                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.015158                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            27201                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        27201                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency    114326500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.015158                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          27201                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.713471                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          730.594156                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1794465                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1794465                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0  7203.025624                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency  4203.025624                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1767264                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1767264                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    195929500                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.015158                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           27201                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        27201                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency    114326500                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.015158                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         27201                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      4296500                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                  893                       # number of replacements
system.cpu06.dcache.sampled_refs                  893                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              730.594156                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                  50701                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    399                       # number of writebacks
system.cpu06.dtb.data_accesses                1794065                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                    1827242                       # DTB hits
system.cpu06.dtb.data_misses                       30                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                1562691                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                    1588034                       # DTB read hits
system.cpu06.dtb.read_misses                       28                       # DTB read misses
system.cpu06.dtb.write_accesses                231374                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                    239208                       # DTB write hits
system.cpu06.dtb.write_misses                       2                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       3730981                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      3730981                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 18768.566494                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 15768.566494                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           3729823                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       3729823                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     21734000                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000310                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0            1158                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         1158                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency     18260000                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000310                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses          1158                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs              2976.688850                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        3730981                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      3730981                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 18768.566494                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 15768.566494                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            3729823                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        3729823                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      21734000                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000310                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0             1158                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         1158                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency     18260000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000310                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses           1158                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                 0.998574                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0          511.270004                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       3730981                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      3730981                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 18768.566494                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 15768.566494                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           3729823                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       3729823                       # number of overall hits
system.cpu06.icache.overall_miss_latency     21734000                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000310                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0            1158                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total         1158                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency     18260000                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000310                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses          1158                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                 1157                       # number of replacements
system.cpu06.icache.sampled_refs                 1157                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse              511.270004                       # Cycle average of tags in use
system.cpu06.icache.total_refs                3444029                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle         2443008149000                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.391076                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses               3648474                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                   3648455                       # ITB hits
system.cpu06.itb.fetch_misses                      19                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::wripir                   2      0.57%      0.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                   8      2.29%      2.86% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 246     70.29%     73.14% # number of callpals executed
system.cpu06.kern.callpal::rdps                    20      5.71%     78.86% # number of callpals executed
system.cpu06.kern.callpal::rti                     41     11.71%     90.57% # number of callpals executed
system.cpu06.kern.callpal::callsys                 11      3.14%     93.71% # number of callpals executed
system.cpu06.kern.callpal::rdunique                22      6.29%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  350                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      428                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                    104     32.91%     32.91% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    10      3.16%     36.08% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    19      6.01%     42.09% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   183     57.91%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                316                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     104     46.02%     46.02% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     10      4.42%     50.44% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     19      8.41%     58.85% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     93     41.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 226                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             9669306500     99.03%     99.03% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               4057500      0.04%     99.07% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              12228000      0.13%     99.19% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              78891000      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         9764483000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.508197                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                26                      
system.cpu06.kern.mode_good::user                  26                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              49                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                26                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.530612                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      21607653000     79.25%     79.25% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         5656164000     20.75%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.608924                       # Percentage of non-idle cycles
system.cpu06.numCycles                       19528966                       # number of cpu cycles simulated
system.cpu06.num_insts                        3730951                       # Number of instructions executed
system.cpu06.num_refs                         1827439                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0        16450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total        16450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0  5587.268994                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  2587.268994                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0         8171                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total         8171                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     46257000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.503283                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0         8279                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         8279                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency     21420000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.503283                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses         8279                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1571360                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1571360                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0  7672.777723                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency  4672.777723                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0           1561269                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1561269                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     77426000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.006422                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0           10091                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        10091                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     47153000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.006422                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses         10091                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0  5300.923151                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency  2316.859067                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0         8081                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total         8081                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     44215000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.507916                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0         8341                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         8341                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     19267000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.506394                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses         8316                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       221718                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       221718                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0  6748.430993                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency  3748.430993                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           204669                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       204669                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency    115054000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.076895                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0          17049                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        17049                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency     63907000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.076895                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses        17049                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      4288500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs               673.471117                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1793078                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1793078                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0  7092.114959                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency  4092.114959                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1765938                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1765938                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     192480000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.015136                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            27140                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        27140                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency    111060000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.015136                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          27140                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.733483                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          751.086130                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1793078                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1793078                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0  7092.114959                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency  4092.114959                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1765938                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1765938                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    192480000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.015136                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           27140                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        27140                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency    111060000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.015136                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         27140                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      4288500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                  779                       # number of replacements
system.cpu07.dcache.sampled_refs                  779                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              751.086130                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                 524634                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                    359                       # number of writebacks
system.cpu07.dtb.data_accesses                1786962                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                    1825906                       # DTB hits
system.cpu07.dtb.data_misses                       30                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                1555531                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1587746                       # DTB read hits
system.cpu07.dtb.read_misses                       28                       # DTB read misses
system.cpu07.dtb.write_accesses                231431                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                    238160                       # DTB write hits
system.cpu07.dtb.write_misses                       2                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       3722793                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      3722793                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 15647.533207                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 12647.058824                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           3721739                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       3721739                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     16492500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.000283                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0            1054                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         1054                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency     13330000                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.000283                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses          1054                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs              3018.348197                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        3722793                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      3722793                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 15647.533207                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 12647.058824                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            3721739                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        3721739                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      16492500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.000283                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0             1054                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         1054                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency     13330000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.000283                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses           1054                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       3722793                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      3722793                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 15647.533207                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 12647.058824                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           3721739                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       3721739                       # number of overall hits
system.cpu07.icache.overall_miss_latency     16492500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.000283                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0            1054                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total         1054                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency     13330000                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.000283                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses          1054                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                 1054                       # number of replacements
system.cpu07.icache.sampled_refs                 1054                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                3181339                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.392994                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               3633777                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   3633758                       # ITB hits
system.cpu07.itb.fetch_misses                      19                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::wripir                   5      1.59%      1.59% # number of callpals executed
system.cpu07.kern.callpal::swpctx                   6      1.90%      3.49% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 215     68.25%     71.75% # number of callpals executed
system.cpu07.kern.callpal::rdps                    20      6.35%     78.10% # number of callpals executed
system.cpu07.kern.callpal::rti                     38     12.06%     90.16% # number of callpals executed
system.cpu07.kern.callpal::callsys                  9      2.86%     93.02% # number of callpals executed
system.cpu07.kern.callpal::rdunique                22      6.98%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  315                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      392                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     84     29.89%     29.89% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    10      3.56%     33.45% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    18      6.41%     39.86% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   169     60.14%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                281                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      84     45.41%     45.41% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     10      5.41%     50.81% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     18      9.73%     60.54% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     73     39.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 185                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             9666161500     98.98%     98.98% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               3864500      0.04%     99.02% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              11448000      0.12%     99.14% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              84066000      0.86%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         9765540000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.431953                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                23                      
system.cpu07.kern.mode_good::user                  23                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              44                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.522727                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      12777019000     69.40%     69.40% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         5632670000     30.60%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.607006                       # Percentage of non-idle cycles
system.cpu07.numCycles                       19531080                       # number of cpu cycles simulated
system.cpu07.num_insts                        3722763                       # Number of instructions executed
system.cpu07.num_refs                         1826086                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0        16537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total        16537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0  5421.891990                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  2421.891990                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0         8260                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total         8260                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     44877000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.500514                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0         8277                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         8277                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     20046000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.500514                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses         8277                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0       1552927                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1552927                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0  7695.295295                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency  4695.295295                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0           1542937                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1542937                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency     76876000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.006433                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0            9990                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         9990                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     46906000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.006433                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses          9990                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0        16513                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total        16513                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  5290.074501                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  2297.713598                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0         8191                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total         8191                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     44024000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.503967                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0         8322                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         8322                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     19094000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.503240                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses         8310                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       221900                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       221900                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0  6779.609315                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency  3779.609315                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           204853                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       204853                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency    115572000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.076823                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0          17047                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        17047                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency     64431000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.076823                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses        17047                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      4092500                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs              2892.389205                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1774827                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1774827                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0  7117.949477                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency  4117.949477                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1747790                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1747790                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     192448000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.015234                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            27037                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        27037                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency    111337000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.015234                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          27037                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.610357                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          625.005272                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1774827                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1774827                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0  7117.949477                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency  4117.949477                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1747790                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1747790                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    192448000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.015234                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           27037                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        27037                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency    111337000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.015234                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         27037                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      4092500                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                  704                       # number of replacements
system.cpu08.dcache.sampled_refs                  704                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              623.005272                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                2036242                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                    241                       # number of writebacks
system.cpu08.dtb.data_accesses                1776810                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1807819                       # DTB hits
system.cpu08.dtb.data_misses                       30                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1545289                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                    1569392                       # DTB read hits
system.cpu08.dtb.read_misses                       28                       # DTB read misses
system.cpu08.dtb.write_accesses                231521                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    238427                       # DTB write hits
system.cpu08.dtb.write_misses                       2                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       3688305                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      3688305                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 15394.400786                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 12394.400786                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           3687287                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       3687287                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     15671500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000276                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0            1018                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         1018                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency     12617500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000276                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses          1018                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              3094.422397                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        3688305                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      3688305                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 15394.400786                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 12394.400786                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            3687287                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        3687287                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      15671500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000276                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0             1018                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         1018                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency     12617500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000276                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses           1018                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       3688305                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      3688305                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 15394.400786                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 12394.400786                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           3687287                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       3687287                       # number of overall hits
system.cpu08.icache.overall_miss_latency     15671500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000276                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0            1018                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total         1018                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency     12617500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000276                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses          1018                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                 1018                       # number of replacements
system.cpu08.icache.sampled_refs                 1018                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                3150122                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.398746                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               3613499                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   3613480                       # ITB hits
system.cpu08.itb.fetch_misses                      19                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::wripir                   2      0.65%      0.65% # number of callpals executed
system.cpu08.kern.callpal::swpctx                   8      2.61%      3.26% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 211     68.73%     71.99% # number of callpals executed
system.cpu08.kern.callpal::rdps                    20      6.51%     78.50% # number of callpals executed
system.cpu08.kern.callpal::rti                     38     12.38%     90.88% # number of callpals executed
system.cpu08.kern.callpal::callsys                  8      2.61%     93.49% # number of callpals executed
system.cpu08.kern.callpal::rdunique                20      6.51%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  307                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      385                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     86     30.94%     30.94% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    10      3.60%     34.53% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    19      6.83%     41.37% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   163     58.63%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                278                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      86     45.74%     45.74% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     10      5.32%     51.06% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     19     10.11%     61.17% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     73     38.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 188                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             9670029500     99.04%     99.04% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               3820500      0.04%     99.07% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              12554000      0.13%     99.20% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              77792000      0.80%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         9764196000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.447853                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  21                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              46                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                21                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.456522                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      13419622000     70.56%     70.56% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         5600373000     29.44%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      8                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.601254                       # Percentage of non-idle cycles
system.cpu08.numCycles                       19528392                       # number of cpu cycles simulated
system.cpu08.num_insts                        3688275                       # Number of instructions executed
system.cpu08.num_refs                         1808012                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0        16610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total        16610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0  5582.742606                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  2582.742606                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0         8428                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total         8428                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency     45678000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.492595                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0         8182                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         8182                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency     21132000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.492595                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses         8182                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0       1549268                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1549268                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0  7362.520627                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency  4362.520627                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0           1539572                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1539572                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency     71387000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.006258                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0            9696                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         9696                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency     42299000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.006258                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses          9696                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0        16585                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total        16585                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0  5317.618469                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency  2330.572473                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0         8355                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total         8355                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     43764000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.496232                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0         8230                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         8230                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     19134000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.495026                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses         8210                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       221230                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       221230                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0  6763.087607                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency  3763.087607                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           204382                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       204382                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency    113944500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.076156                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0          16848                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        16848                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency     63400500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.076156                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses        16848                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      3785500                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs              1198.217964                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1770498                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1770498                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0  6982.048674                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency  3982.048674                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1743954                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1743954                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     185331500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.014992                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            26544                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        26544                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency    105699500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.014992                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          26544                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.820996                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          840.700339                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1770498                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1770498                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0  6982.048674                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency  3982.048674                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1743954                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1743954                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    185331500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.014992                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           26544                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        26544                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency    105699500                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.014992                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         26544                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      3785500                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  835                       # number of replacements
system.cpu09.dcache.sampled_refs                  835                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              839.700339                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                1000512                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                    457                       # number of writebacks
system.cpu09.dtb.data_accesses                1765103                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    1803651                       # DTB hits
system.cpu09.dtb.data_misses                       30                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                1533487                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                    1565814                       # DTB read hits
system.cpu09.dtb.read_misses                       28                       # DTB read misses
system.cpu09.dtb.write_accesses                231616                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    237837                       # DTB write hits
system.cpu09.dtb.write_misses                       2                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       3675181                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      3675181                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 15655.462185                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 12655.462185                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           3674229                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       3674229                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     14904000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000259                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0             952                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          952                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency     12048000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses           952                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              3313.210084                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        3675181                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      3675181                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 15655.462185                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 12655.462185                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            3674229                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        3674229                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      14904000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000259                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0              952                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          952                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency     12048000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000259                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses            952                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       3675181                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      3675181                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 15655.462185                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 12655.462185                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           3674229                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       3674229                       # number of overall hits
system.cpu09.icache.overall_miss_latency     14904000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000259                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0             952                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total          952                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency     12048000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000259                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses           952                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                  952                       # number of replacements
system.cpu09.icache.sampled_refs                  952                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu09.icache.total_refs                3154176                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.401276                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               3589922                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   3589903                       # ITB hits
system.cpu09.itb.fetch_misses                      19                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpctx                   6      2.02%      2.02% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 198     66.67%     68.69% # number of callpals executed
system.cpu09.kern.callpal::rdps                    20      6.73%     75.42% # number of callpals executed
system.cpu09.kern.callpal::rti                     40     13.47%     88.89% # number of callpals executed
system.cpu09.kern.callpal::callsys                 11      3.70%     92.59% # number of callpals executed
system.cpu09.kern.callpal::rdunique                22      7.41%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  297                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      374                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     83     31.20%     31.20% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    10      3.76%     34.96% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    18      6.77%     41.73% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   155     58.27%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                266                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      83     45.86%     45.86% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     10      5.52%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     18      9.94%     61.33% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     70     38.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 181                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             9703923500     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               4158500      0.04%     99.42% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              11925000      0.12%     99.54% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              44480000      0.46%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         9764487000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.451613                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                22                      
system.cpu09.kern.mode_good::user                  22                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              46                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.478261                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel      12729391000     69.59%     69.59% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         5562605000     30.41%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      6                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.598724                       # Percentage of non-idle cycles
system.cpu09.numCycles                       19528974                       # number of cpu cycles simulated
system.cpu09.num_insts                        3675151                       # Number of instructions executed
system.cpu09.num_refs                         1803827                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0          603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0 11142.857143                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency  8142.857143                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0          540                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          540                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency       702000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.104478                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0           63                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           63                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency       513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.104478                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses           63                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0         31341                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        31341                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0 20647.527911                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency 17647.527911                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0             29460                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         29460                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency     38838000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.060017                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            1881                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1881                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency     33195000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.060017                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          1881                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0          594                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          594                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0 31694.444444                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency 29368.794326                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0          450                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          450                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency      4564000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.242424                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0          144                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency      4141000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.237374                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses          141                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0        19375                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        19375                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0 54992.112182                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency 51992.112182                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0            18234                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        18234                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency     62746000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.058890                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           1141                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         1141                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency     59323000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.058890                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         1141                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      3765000                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs                19.487747                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0          50716                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        50716                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0 33614.824619                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency 30614.824619                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0              47694                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          47694                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     101584000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.059587                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0             3022                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         3022                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency     92518000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.059587                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses           3022                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.843354                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          863.594207                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0         50716                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        50716                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0 33614.824619                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency 30614.824619                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0             47694                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total         47694                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    101584000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.059587                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0            3022                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total         3022                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency     92518000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.059587                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses          3022                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      3765000                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                 2530                       # number of replacements
system.cpu10.dcache.sampled_refs                 2530                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              863.594207                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                  49304                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                   1069                       # number of writebacks
system.cpu10.dtb.data_accesses                   2701                       # DTB accesses
system.cpu10.dtb.data_acv                          21                       # DTB access violations
system.cpu10.dtb.data_hits                      51287                       # DTB hits
system.cpu10.dtb.data_misses                      365                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                   1826                       # DTB read accesses
system.cpu10.dtb.read_acv                          12                       # DTB read access violations
system.cpu10.dtb.read_hits                      31398                       # DTB read hits
system.cpu10.dtb.read_misses                      327                       # DTB read misses
system.cpu10.dtb.write_accesses                   875                       # DTB write accesses
system.cpu10.dtb.write_acv                          9                       # DTB write access violations
system.cpu10.dtb.write_hits                     19889                       # DTB write hits
system.cpu10.dtb.write_misses                      38                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0        145792                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       145792                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 17226.447710                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 14226.447710                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0            144635                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        144635                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     19931000                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.007936                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0            1157                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         1157                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency     16460000                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.007936                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses          1157                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs               120.789110                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0         145792                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       145792                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 17226.447710                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 14226.447710                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0             144635                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         144635                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      19931000                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.007936                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0             1157                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         1157                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency     16460000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.007936                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses           1157                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0        145792                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       145792                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 17226.447710                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 14226.447710                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0            144635                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total        144635                       # number of overall hits
system.cpu10.icache.overall_miss_latency     19931000                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.007936                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0            1157                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total         1157                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency     16460000                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.007936                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses          1157                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                 1157                       # number of replacements
system.cpu10.icache.sampled_refs                 1157                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu10.icache.total_refs                 139753                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.966143                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses                 26607                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                     26482                       # ITB hits
system.cpu10.itb.fetch_misses                     125                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::wripir                   1      0.22%      0.22% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  58     12.58%     12.80% # number of callpals executed
system.cpu10.kern.callpal::tbi                      4      0.87%     13.67% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 273     59.22%     72.89% # number of callpals executed
system.cpu10.kern.callpal::rdps                    21      4.56%     77.44% # number of callpals executed
system.cpu10.kern.callpal::rti                     94     20.39%     97.83% # number of callpals executed
system.cpu10.kern.callpal::callsys                  9      1.95%     99.78% # number of callpals executed
system.cpu10.kern.callpal::imb                      1      0.22%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  461                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      999                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                    149     37.82%     37.82% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    10      2.54%     40.36% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    17      4.31%     44.67% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   218     55.33%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                394                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     149     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     10      3.25%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     17      5.52%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    132     42.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 308                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             9702894000     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3201500      0.03%     99.40% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              10954500      0.11%     99.51% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              47442000      0.49%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         9764492000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.605505                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                67                      
system.cpu10.kern.mode_good::user                  67                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.440789                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel      17478896000     99.85%     99.85% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user           26056000      0.15%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu10.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu10.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu10.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    3                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.033857                       # Percentage of non-idle cycles
system.cpu10.numCycles                       19528984                       # number of cpu cycles simulated
system.cpu10.num_insts                         145406                       # Number of instructions executed
system.cpu10.num_refs                           52465                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0         1434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         1434                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0 16438.596491                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency 13438.596491                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0         1263                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total         1263                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency      2811000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.119247                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0          171                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency      2298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.119247                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses          171                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0         89272                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        89272                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 32429.506246                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency 29429.506246                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0             84229                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         84229                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency    163542000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.056490                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0            5043                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         5043                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency    148413000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.056490                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses          5043                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0         1420                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         1420                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0 42990.683230                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency 40806.962025                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0         1098                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total         1098                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     13843000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.226761                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0          322                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          322                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     12895000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.222535                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses          316                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0        92066                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        92066                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 54961.890452                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 51961.890452                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0            84745                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        84745                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    402376000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.079519                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0           7321                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         7321                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    380413000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.079519                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses         7321                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      5358000                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs                18.262858                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0         181338                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total       181338                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 45771.433193                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 42771.433193                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0             168974                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total         168974                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     565918000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.068182                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            12364                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        12364                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency    528826000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.068182                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          12364                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.859817                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          880.452890                       # Average occupied blocks per context
system.cpu11.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0        181338                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total       181338                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 45771.433193                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 42771.433193                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0            168974                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total        168974                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    565918000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.068182                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           12364                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        12364                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency    528826000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.068182                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         12364                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      5358000                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                11569                       # number of replacements
system.cpu11.dcache.sampled_refs                11569                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              879.452890                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                 211283                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                   7021                       # number of writebacks
system.cpu11.dtb.data_accesses                  49579                       # DTB accesses
system.cpu11.dtb.data_acv                           5                       # DTB access violations
system.cpu11.dtb.data_hits                     183690                       # DTB hits
system.cpu11.dtb.data_misses                      477                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                  34064                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                      90238                       # DTB read hits
system.cpu11.dtb.read_misses                      371                       # DTB read misses
system.cpu11.dtb.write_accesses                 15515                       # DTB write accesses
system.cpu11.dtb.write_acv                          5                       # DTB write access violations
system.cpu11.dtb.write_hits                     93452                       # DTB write hits
system.cpu11.dtb.write_misses                     106                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0        473505                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       473505                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 20697.955595                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 17697.955595                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0            468956                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        468956                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     94155000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.009607                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            4549                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         4549                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     80508000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.009607                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          4549                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs               131.030570                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0         473505                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       473505                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 20697.955595                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 17697.955595                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0             468956                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         468956                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      94155000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.009607                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             4549                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         4549                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     80508000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.009607                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           4549                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 0.998285                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          511.122055                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0        473505                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       473505                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 20697.955595                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 17697.955595                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0            468956                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total        468956                       # number of overall hits
system.cpu11.icache.overall_miss_latency     94155000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.009607                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            4549                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         4549                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     80508000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.009607                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          4549                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 4547                       # number of replacements
system.cpu11.icache.sampled_refs                 4547                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              511.122055                       # Cycle average of tags in use
system.cpu11.icache.total_refs                 595796                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle         2444404774000                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.861780                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses                165594                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                    165442                       # ITB hits
system.cpu11.itb.fetch_misses                     152                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::wripir                  15      1.94%      1.94% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  53      6.84%      8.77% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 543     70.06%     78.84% # number of callpals executed
system.cpu11.kern.callpal::rdps                    21      2.71%     81.55% # number of callpals executed
system.cpu11.kern.callpal::wrusp                    1      0.13%     81.68% # number of callpals executed
system.cpu11.kern.callpal::rti                    125     16.13%     97.81% # number of callpals executed
system.cpu11.kern.callpal::callsys                 15      1.94%     99.74% # number of callpals executed
system.cpu11.kern.callpal::imb                      2      0.26%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  775                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                     1435                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     23                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                    303     43.66%     43.66% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    10      1.44%     45.10% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    16      2.31%     47.41% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   365     52.59%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                694                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     301     49.18%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     10      1.63%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     16      2.61%     53.43% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    285     46.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 612                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             9944108000     99.05%     99.05% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3575000      0.04%     99.09% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              10220000      0.10%     99.19% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              81449000      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        10039352000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                0.993399                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.780822                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                96                      
system.cpu11.kern.mode_good::user                  97                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel             177                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.542373                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel      18358764000     98.29%     98.29% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user          319604000      1.71%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu11.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu11.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu11.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu11.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu11.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu11.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu11.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                   12                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.138220                       # Percentage of non-idle cycles
system.cpu11.numCycles                       20080672                       # number of cpu cycles simulated
system.cpu11.num_insts                         473022                       # Number of instructions executed
system.cpu11.num_refs                          185028                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0 14885.714286                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency 11885.714286                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0           81                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           81                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency       521000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.301724                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0           35                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency       416000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.301724                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses           35                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0          6520                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         6520                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 13331.896552                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency 10331.896552                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0              6288                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          6288                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency      3093000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.035583                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0             232                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          232                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency      2397000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.035583                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses           232                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          110                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0 16157.894737                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency 14055.555556                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0           53                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency       921000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.518182                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0           57                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency       759000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.490909                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses           54                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0         3332                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         3332                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 44923.076923                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 41923.076923                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0             3280                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         3280                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency      2336000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.015606                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0             52                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency      2180000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.015606                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses           52                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      3503500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs                 7.303226                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0           9852                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         9852                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 19116.197183                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency 16116.197183                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0               9568                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           9568                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency       5429000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.028827                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0              284                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          284                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency      4577000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.028827                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses            284                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.871584                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          892.501861                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0          9852                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         9852                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 19116.197183                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency 16116.197183                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0              9568                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total          9568                       # number of overall hits
system.cpu12.dcache.overall_miss_latency      5429000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.028827                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0             284                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total          284                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency      4577000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.028827                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses           284                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      3503500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                  155                       # number of replacements
system.cpu12.dcache.sampled_refs                  155                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              891.501861                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                   1132                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                     43                       # number of writebacks
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_hits                      10104                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_hits                       6636                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_hits                      3468                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0         31921                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        31921                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 20886.363636                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 17886.363636                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0             31789                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         31789                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency      2757000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.004135                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0             132                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency      2361000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.004135                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses           132                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs                85.424242                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0          31921                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        31921                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 20886.363636                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 17886.363636                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0              31789                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          31789                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency       2757000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.004135                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0              132                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          132                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency      2361000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.004135                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses            132                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0         31921                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        31921                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 20886.363636                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 17886.363636                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0             31789                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total         31789                       # number of overall hits
system.cpu12.icache.overall_miss_latency      2757000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.004135                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0             132                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total          132                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency      2361000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.004135                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses           132                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                  132                       # number of replacements
system.cpu12.icache.sampled_refs                  132                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu12.icache.total_refs                  11276                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.994284                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses                  3628                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                      3628                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::swpipl                 166     78.30%     78.30% # number of callpals executed
system.cpu12.kern.callpal::rdps                    20      9.43%     87.74% # number of callpals executed
system.cpu12.kern.callpal::rti                     26     12.26%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  212                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                      238                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                     64     29.36%     29.36% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    10      4.59%     33.94% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    16      7.34%     41.28% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   128     58.72%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                218                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                      64     46.38%     46.38% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     10      7.25%     53.62% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     16     11.59%     65.22% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                     48     34.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 138                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             9731785500     99.67%     99.67% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2856500      0.03%     99.70% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              10259000      0.11%     99.81% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              18930000      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         9763831000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.375000                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.not_idle_fraction               0.005716                       # Percentage of non-idle cycles
system.cpu12.numCycles                       19527662                       # number of cpu cycles simulated
system.cpu12.num_insts                          31921                       # Number of instructions executed
system.cpu12.num_refs                           10166                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          137                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0 11052.631579                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  8052.631579                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0           99                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency       420000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.277372                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency       306000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.277372                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0          4936                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         4936                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 25417.218543                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 22417.218543                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0              4785                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          4785                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency      3838000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.030592                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0             151                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency      3385000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.030592                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses           151                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          124                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 12176.470588                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency 11785.714286                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0           56                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           56                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency       828000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.548387                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0           68                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency       660000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.451613                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses           56                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0         2692                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2692                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 54484.848485                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 51484.848485                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0             2659                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2659                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency      1798000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.012259                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0             33                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency      1699000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.012259                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses           33                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency      3465500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               151.642857                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0           7628                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         7628                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 30630.434783                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 27630.434783                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0               7444                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           7444                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency       5636000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.024122                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0              184                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          184                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency      5084000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.024122                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses            184                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.730775                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          748.313597                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0          7628                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         7628                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 30630.434783                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 27630.434783                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0              7444                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total          7444                       # number of overall hits
system.cpu13.dcache.overall_miss_latency      5636000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.024122                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0             184                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total          184                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency      5084000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.024122                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses           184                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency      3465500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                   42                       # number of replacements
system.cpu13.dcache.sampled_refs                   42                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              746.313597                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                   6369                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                     22                       # number of writebacks
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_hits                       7915                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                       5073                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_hits                      2842                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0         22245                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        22245                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0        30080                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency        27080                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0             22195                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         22195                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency      1504000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.002248                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0              50                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency      1354000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.002248                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses            50                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs                66.244898                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0          22245                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        22245                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0        30080                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency        27080                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0              22195                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          22195                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency       1504000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.002248                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0               50                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency      1354000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.002248                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses             50                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.985827                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          504.743293                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0         22245                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        22245                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0        30080                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency        27080                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0             22195                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total         22195                       # number of overall hits
system.cpu13.icache.overall_miss_latency      1504000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.002248                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0              50                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total           50                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency      1354000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.002248                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses            50                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                   49                       # number of replacements
system.cpu13.icache.sampled_refs                   49                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              504.743293                       # Cycle average of tags in use
system.cpu13.icache.total_refs                   3246                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.995639                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses                  3538                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                      3538                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::swpipl                 156     77.23%     77.23% # number of callpals executed
system.cpu13.kern.callpal::rdps                    20      9.90%     87.13% # number of callpals executed
system.cpu13.kern.callpal::rti                     26     12.87%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  202                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                      228                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                     61     29.33%     29.33% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    10      4.81%     34.13% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    16      7.69%     41.83% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   121     58.17%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                208                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                      61     46.21%     46.21% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     10      7.58%     53.79% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     16     12.12%     65.91% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                     45     34.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 132                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             9734105500     99.68%     99.68% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               2835500      0.03%     99.71% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              10813000      0.11%     99.82% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              17840000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         9765594000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.371901                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.not_idle_fraction               0.004361                       # Percentage of non-idle cycles
system.cpu13.numCycles                       19531188                       # number of cpu cycles simulated
system.cpu13.num_insts                          22245                       # Number of instructions executed
system.cpu13.num_refs                            7975                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0 11763.157895                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  8763.157895                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0           88                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           88                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency       447000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.301587                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0           38                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency       333000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.301587                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses           38                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0          4931                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         4931                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0        22250                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency        19250                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0              4799                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          4799                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency      2937000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.026769                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0             132                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          132                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency      2541000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.026769                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses           132                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          115                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0 23546.666667                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency 21527.777778                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0           40                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency      1766000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.652174                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0           75                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency      1550000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.626087                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses           72                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0         2744                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         2744                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 53172.413793                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 50172.413793                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0             2686                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         2686                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency      3084000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.021137                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0             58                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           58                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency      2910000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.021137                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses           58                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency      3427500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs              7882.107143                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0           7675                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         7675                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 31689.473684                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 28689.473684                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0               7485                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           7485                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency       6021000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.024756                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0              190                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          190                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency      5451000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.024756                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses            190                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.856289                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          876.840327                       # Average occupied blocks per context
system.cpu14.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0          7675                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         7675                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 31689.473684                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 28689.473684                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0              7485                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total          7485                       # number of overall hits
system.cpu14.dcache.overall_miss_latency      6021000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.024756                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0             190                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total          190                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency      5451000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.024756                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses           190                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency      3427500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                   56                       # number of replacements
system.cpu14.dcache.sampled_refs                   56                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              875.840327                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                 441398                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                     23                       # number of writebacks
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_hits                       7942                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_hits                       5057                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_hits                      2885                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0         22425                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        22425                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 18228.070175                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 15228.070175                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0             22368                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         22368                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency      1039000                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.002542                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0              57                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency       868000                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses            57                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs               394.333333                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0          22425                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        22425                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 18228.070175                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 15228.070175                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0              22368                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          22368                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency       1039000                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.002542                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0               57                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           57                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency       868000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.002542                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses             57                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0         22425                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        22425                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 18228.070175                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 15228.070175                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0             22368                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total         22368                       # number of overall hits
system.cpu14.icache.overall_miss_latency      1039000                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.002542                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0              57                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total           57                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency       868000                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.002542                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses            57                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                   57                       # number of replacements
system.cpu14.icache.sampled_refs                   57                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu14.icache.total_refs                  22477                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.995532                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses                  3628                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                      3628                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::swpipl                 166     78.30%     78.30% # number of callpals executed
system.cpu14.kern.callpal::rdps                    20      9.43%     87.74% # number of callpals executed
system.cpu14.kern.callpal::rti                     26     12.26%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  212                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                      238                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                     66     30.28%     30.28% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    10      4.59%     34.86% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    16      7.34%     42.20% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   126     57.80%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                218                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                      66     46.48%     46.48% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     10      7.04%     53.52% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     16     11.27%     64.79% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                     50     35.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 142                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             9730589500     99.66%     99.66% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               2782500      0.03%     99.69% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              12700000      0.13%     99.82% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              17579000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         9763651000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.396825                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel              26                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.not_idle_fraction               0.004468                       # Percentage of non-idle cycles
system.cpu14.numCycles                       19527302                       # number of cpu cycles simulated
system.cpu14.num_insts                          22425                       # Number of instructions executed
system.cpu14.num_refs                            8006                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0 12925.170068                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  9925.170068                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0          639                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          639                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency      1900000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.187023                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0          147                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency      1459000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.187023                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses          147                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0         35843                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        35843                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 18049.792531                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 15049.792531                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0             33433                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         33433                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency     43500000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.067238                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0            2410                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         2410                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency     36270000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.067238                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses          2410                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0          770                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          770                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0 40507.042254                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency 37939.501779                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0          486                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          486                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     11504000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.368831                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0          284                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          284                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     10661000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.364935                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses          281                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0        28651                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        28651                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 53830.985915                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 50830.985915                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0            26308                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        26308                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    126126000                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.081777                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0           2343                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         2343                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    119097000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.081777                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses         2343                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      3441500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs                17.677187                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0          64494                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        64494                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 35688.196928                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 32688.196928                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0              59741                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          59741                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     169626000                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.073697                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0             4753                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         4753                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    155367000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.073697                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses           4753                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.942023                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          964.631992                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0         64494                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        64494                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 35688.196928                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 32688.196928                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0             59741                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total         59741                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    169626000                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.073697                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0            4753                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total         4753                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    155367000                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.073697                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses          4753                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      3441500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                 4309                       # number of replacements
system.cpu15.dcache.sampled_refs                 4309                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              964.631992                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                  76171                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   2839                       # number of writebacks
system.cpu15.dtb.data_accesses                   5826                       # DTB accesses
system.cpu15.dtb.data_acv                           7                       # DTB access violations
system.cpu15.dtb.data_hits                      65946                       # DTB hits
system.cpu15.dtb.data_misses                       96                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                   3783                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                      36521                       # DTB read hits
system.cpu15.dtb.read_misses                       82                       # DTB read misses
system.cpu15.dtb.write_accesses                  2043                       # DTB write accesses
system.cpu15.dtb.write_acv                          7                       # DTB write access violations
system.cpu15.dtb.write_hits                     29425                       # DTB write hits
system.cpu15.dtb.write_misses                      14                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0        181543                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       181543                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 21921.940928                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 18921.940928                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0            179173                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        179173                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency     51955000                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.013055                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            2370                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         2370                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency     44845000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.013055                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          2370                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               118.729422                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0         181543                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       181543                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 21921.940928                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 18921.940928                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0             179173                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         179173                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency      51955000                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.013055                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             2370                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         2370                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency     44845000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.013055                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           2370                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.999992                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          511.995996                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0        181543                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       181543                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 21921.940928                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 18921.940928                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0            179173                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total        179173                       # number of overall hits
system.cpu15.icache.overall_miss_latency     51955000                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.013055                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            2370                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         2370                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency     44845000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.013055                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          2370                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 2369                       # number of replacements
system.cpu15.icache.sampled_refs                 2369                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              511.995996                       # Cycle average of tags in use
system.cpu15.icache.total_refs                 281270                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.949985                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses                 29418                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                     29334                       # ITB hits
system.cpu15.itb.fetch_misses                      84                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                   1      0.15%      0.15% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  12      1.85%      2.01% # number of callpals executed
system.cpu15.kern.callpal::tbi                      1      0.15%      2.16% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 566     87.48%     89.64% # number of callpals executed
system.cpu15.kern.callpal::rdps                    20      3.09%     92.74% # number of callpals executed
system.cpu15.kern.callpal::rdusp                    1      0.15%     92.89% # number of callpals executed
system.cpu15.kern.callpal::rti                     40      6.18%     99.07% # number of callpals executed
system.cpu15.kern.callpal::callsys                  6      0.93%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  647                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                      860                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     27                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    250     39.56%     39.56% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    10      1.58%     41.14% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    30      4.75%     45.89% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   342     54.11%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                632                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     250     46.47%     46.47% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     10      1.86%     48.33% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     30      5.58%     53.90% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    248     46.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 538                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             9173128500     98.72%     98.72% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               3016500      0.03%     98.76% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              17889000      0.19%     98.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              97736000      1.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total         9291770000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.725146                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel                15                      
system.cpu15.kern.mode_good::user                  14                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel              53                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                14                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.283019                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel        356841000     86.82%     86.82% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user           54167000     13.18%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu15.kern.syscall::2                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.050015                       # Percentage of non-idle cycles
system.cpu15.numCycles                       18581540                       # number of cpu cycles simulated
system.cpu15.num_insts                         181441                       # Number of instructions executed
system.cpu15.num_refs                           66373                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                      no_value                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                         0                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                  1000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                  6519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                   637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                   275                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                   235                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                   190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                 6625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                   14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                    8                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                    2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                 1866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19178                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  997339.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  152989.645651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  1565682.103611                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  4280427.038627                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  3626689.090909                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  4243997.872340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  4841453.883495                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  5249155.263158                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  5088466.836735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  5088466.836735                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 1021864.241803                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 150541.811321                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 71238535.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 124667437.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14    498669750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 534479.903537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40004.197518                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency            997339500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                    1000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                    6519                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                     637                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                     275                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                     235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                     190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                   6625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                     14                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                      8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                      2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                   1866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19178                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       767200500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0       19.178000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1        2.941862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2       30.106750                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3       82.309013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4       69.738182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5       81.608511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6       93.097087                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7      100.936842                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8       97.846939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9       97.846939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10      19.649590                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11       2.894792                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12    1369.857143                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13    2397.250000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14           9589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15      10.277599                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 19178                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                    3006                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                   16721                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                    3608                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                    1799                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                    1897                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                    1710                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                    1546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                    1365                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                    1345                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                    1222                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   2663                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                   9418                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                    190                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                     72                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                     94                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                   4166                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               50822                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    1065584.507042                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    196102.903059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    831390.109890                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3    4788386.075949                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    16447065.217391                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    5646007.462687                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    3261056.034483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7    31523541.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    21015694.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    54040357.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   898533.254157                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   128144.478320                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12   12202661.290323                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   17194659.090909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   25218833.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   486224.293059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40004.002761                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        2651                       # number of ReadReq hits
system.l2.ReadReq_hits::1                       14792                       # number of ReadReq hits
system.l2.ReadReq_hits::2                        3153                       # number of ReadReq hits
system.l2.ReadReq_hits::3                        1720                       # number of ReadReq hits
system.l2.ReadReq_hits::4                        1874                       # number of ReadReq hits
system.l2.ReadReq_hits::5                        1643                       # number of ReadReq hits
system.l2.ReadReq_hits::6                        1430                       # number of ReadReq hits
system.l2.ReadReq_hits::7                        1353                       # number of ReadReq hits
system.l2.ReadReq_hits::8                        1327                       # number of ReadReq hits
system.l2.ReadReq_hits::9                        1215                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       2242                       # number of ReadReq hits
system.l2.ReadReq_hits::11                       6466                       # number of ReadReq hits
system.l2.ReadReq_hits::12                        159                       # number of ReadReq hits
system.l2.ReadReq_hits::13                         50                       # number of ReadReq hits
system.l2.ReadReq_hits::14                         79                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       3388                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   43542                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              378282500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.118097                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.115364                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.126109                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.043913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.012124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.039181                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.075032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.008791                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.013383                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.005728                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.158092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.313442                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.163158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.305556                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.159574                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.186750                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                       355                       # number of ReadReq misses
system.l2.ReadReq_misses::1                      1929                       # number of ReadReq misses
system.l2.ReadReq_misses::2                       455                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        79                       # number of ReadReq misses
system.l2.ReadReq_misses::4                        23                       # number of ReadReq misses
system.l2.ReadReq_misses::5                        67                       # number of ReadReq misses
system.l2.ReadReq_misses::6                       116                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        12                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        18                       # number of ReadReq misses
system.l2.ReadReq_misses::9                         7                       # number of ReadReq misses
system.l2.ReadReq_misses::10                      421                       # number of ReadReq misses
system.l2.ReadReq_misses::11                     2952                       # number of ReadReq misses
system.l2.ReadReq_misses::12                       31                       # number of ReadReq misses
system.l2.ReadReq_misses::13                       22                       # number of ReadReq misses
system.l2.ReadReq_misses::14                       15                       # number of ReadReq misses
system.l2.ReadReq_misses::15                      778                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7280                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         289829000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          2.410180                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          0.433287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          2.008038                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          4.027237                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          3.819188                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          4.236842                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          4.686287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          5.307692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          5.386617                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          5.928805                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         2.720616                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         0.769272                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12        38.131579                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13       100.625000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14        77.074468                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         1.739078                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    7245                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     26642000                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  316                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                 1461                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                  697                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                  385                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  380                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  391                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                  367                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  343                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  346                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                  300                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 211                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                 784                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                  36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                  32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                  78                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                 570                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6697                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 683688.291139                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 147875.085558                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 309964.849354                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 561157.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 568540.789474                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 552546.035806                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 588679.836512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 629870.262391                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 624408.959538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 720151.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 1023912.322275                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 275568.239796                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 6001263.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 6751421.875000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 2769814.102564                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 379027.192982                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40011.348365                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           216045500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    316                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                   1461                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                    697                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                    385                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    380                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    391                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                    367                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    343                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    346                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                    300                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   211                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                   784                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                    36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                    32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                    78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                   570                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6697                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      267956000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      21.193038                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1       4.583847                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2       9.608321                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      17.394805                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      17.623684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      17.127877                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      18.247956                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      19.524781                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      19.355491                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      22.323333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     31.739336                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11      8.542092                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12    186.027778                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13    209.281250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     85.858974                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15     11.749123                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                 6697                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency     91207000                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 23745                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23745                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     23745                       # number of Writeback hits
system.l2.Writeback_hits::total                 23745                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           3.643438                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                     4006                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                    23240                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                     4245                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     2032                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     2172                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     1945                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     1752                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     1555                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     1541                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     1418                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    3639                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                   16043                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                     204                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                      80                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                      96                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                    6032                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70000                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     1015219.188192                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     162834.043561                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     1259727.106227                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     4409044.871795                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     4616181.208054                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     4555039.735099                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     4272118.012422                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     6810009.900990                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     6428140.186916                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     6776463.054187                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    984697.208304                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    143638.091260                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    30569377.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    45854066.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    80918941.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    520280.635401                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40004.144117                       # average overall mshr miss latency
system.l2.demand_hits::0                         2651                       # number of demand (read+write) hits
system.l2.demand_hits::1                        14792                       # number of demand (read+write) hits
system.l2.demand_hits::2                         3153                       # number of demand (read+write) hits
system.l2.demand_hits::3                         1720                       # number of demand (read+write) hits
system.l2.demand_hits::4                         1874                       # number of demand (read+write) hits
system.l2.demand_hits::5                         1643                       # number of demand (read+write) hits
system.l2.demand_hits::6                         1430                       # number of demand (read+write) hits
system.l2.demand_hits::7                         1353                       # number of demand (read+write) hits
system.l2.demand_hits::8                         1327                       # number of demand (read+write) hits
system.l2.demand_hits::9                         1215                       # number of demand (read+write) hits
system.l2.demand_hits::10                        2242                       # number of demand (read+write) hits
system.l2.demand_hits::11                        6466                       # number of demand (read+write) hits
system.l2.demand_hits::12                         159                       # number of demand (read+write) hits
system.l2.demand_hits::13                          50                       # number of demand (read+write) hits
system.l2.demand_hits::14                          79                       # number of demand (read+write) hits
system.l2.demand_hits::15                        3388                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    43542                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1375622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.338243                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.363511                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.257244                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.153543                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.137201                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.155270                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.183790                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.129904                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.138871                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.143159                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.383897                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.596958                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.220588                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.375000                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.177083                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.438329                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                       1355                       # number of demand (read+write) misses
system.l2.demand_misses::1                       8448                       # number of demand (read+write) misses
system.l2.demand_misses::2                       1092                       # number of demand (read+write) misses
system.l2.demand_misses::3                        312                       # number of demand (read+write) misses
system.l2.demand_misses::4                        298                       # number of demand (read+write) misses
system.l2.demand_misses::5                        302                       # number of demand (read+write) misses
system.l2.demand_misses::6                        322                       # number of demand (read+write) misses
system.l2.demand_misses::7                        202                       # number of demand (read+write) misses
system.l2.demand_misses::8                        214                       # number of demand (read+write) misses
system.l2.demand_misses::9                        203                       # number of demand (read+write) misses
system.l2.demand_misses::10                      1397                       # number of demand (read+write) misses
system.l2.demand_misses::11                      9577                       # number of demand (read+write) misses
system.l2.demand_misses::12                        45                       # number of demand (read+write) misses
system.l2.demand_misses::13                        30                       # number of demand (read+write) misses
system.l2.demand_misses::14                        17                       # number of demand (read+write) misses
system.l2.demand_misses::15                      2644                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26458                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1057029500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0           6.595856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1           1.136962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2           6.224499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3          13.003445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4          12.165285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5          13.585090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          15.081621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          16.992283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          17.146658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          18.633992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10          7.261061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11          1.647011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12        129.524510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13        330.287500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14        275.239583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15          4.380471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    26423                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.014947                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.025661                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.026920                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.016778                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.004198                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.016015                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.005741                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.011701                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.002473                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.001113                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.015514                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.008806                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.013694                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.002094                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.002822                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.046374                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.341287                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    489.792721                       # Average occupied blocks per context
system.l2.occ_blocks::1                    840.845370                       # Average occupied blocks per context
system.l2.occ_blocks::2                    882.117949                       # Average occupied blocks per context
system.l2.occ_blocks::3                    549.788941                       # Average occupied blocks per context
system.l2.occ_blocks::4                    137.568257                       # Average occupied blocks per context
system.l2.occ_blocks::5                    524.768455                       # Average occupied blocks per context
system.l2.occ_blocks::6                    188.106339                       # Average occupied blocks per context
system.l2.occ_blocks::7                    383.412133                       # Average occupied blocks per context
system.l2.occ_blocks::8                     81.041655                       # Average occupied blocks per context
system.l2.occ_blocks::9                     36.484016                       # Average occupied blocks per context
system.l2.occ_blocks::10                   508.364175                       # Average occupied blocks per context
system.l2.occ_blocks::11                   288.558092                       # Average occupied blocks per context
system.l2.occ_blocks::12                   448.734368                       # Average occupied blocks per context
system.l2.occ_blocks::13                    68.600662                       # Average occupied blocks per context
system.l2.occ_blocks::14                    92.460888                       # Average occupied blocks per context
system.l2.occ_blocks::15                  1519.587187                       # Average occupied blocks per context
system.l2.occ_blocks::16                 11183.295075                       # Average occupied blocks per context
system.l2.overall_accesses::0                    4006                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                   23240                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                    4245                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    2032                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    2172                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    1945                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    1752                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    1555                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    1541                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    1418                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   3639                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                  16043                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                    204                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                     80                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                     96                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                   6032                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70000                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    1015219.188192                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    162834.043561                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    1259727.106227                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    4409044.871795                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    4616181.208054                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    4555039.735099                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    4272118.012422                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    6810009.900990                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    6428140.186916                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    6776463.054187                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   984697.208304                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   143638.091260                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   30569377.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   45854066.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   80918941.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   520280.635401                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40004.144117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        2651                       # number of overall hits
system.l2.overall_hits::1                       14792                       # number of overall hits
system.l2.overall_hits::2                        3153                       # number of overall hits
system.l2.overall_hits::3                        1720                       # number of overall hits
system.l2.overall_hits::4                        1874                       # number of overall hits
system.l2.overall_hits::5                        1643                       # number of overall hits
system.l2.overall_hits::6                        1430                       # number of overall hits
system.l2.overall_hits::7                        1353                       # number of overall hits
system.l2.overall_hits::8                        1327                       # number of overall hits
system.l2.overall_hits::9                        1215                       # number of overall hits
system.l2.overall_hits::10                       2242                       # number of overall hits
system.l2.overall_hits::11                       6466                       # number of overall hits
system.l2.overall_hits::12                        159                       # number of overall hits
system.l2.overall_hits::13                         50                       # number of overall hits
system.l2.overall_hits::14                         79                       # number of overall hits
system.l2.overall_hits::15                       3388                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   43542                       # number of overall hits
system.l2.overall_miss_latency             1375622000                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.338243                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.363511                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.257244                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.153543                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.137201                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.155270                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.183790                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.129904                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.138871                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.143159                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.383897                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.596958                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.220588                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.177083                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.438329                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                      1355                       # number of overall misses
system.l2.overall_misses::1                      8448                       # number of overall misses
system.l2.overall_misses::2                      1092                       # number of overall misses
system.l2.overall_misses::3                       312                       # number of overall misses
system.l2.overall_misses::4                       298                       # number of overall misses
system.l2.overall_misses::5                       302                       # number of overall misses
system.l2.overall_misses::6                       322                       # number of overall misses
system.l2.overall_misses::7                       202                       # number of overall misses
system.l2.overall_misses::8                       214                       # number of overall misses
system.l2.overall_misses::9                       203                       # number of overall misses
system.l2.overall_misses::10                     1397                       # number of overall misses
system.l2.overall_misses::11                     9577                       # number of overall misses
system.l2.overall_misses::12                       45                       # number of overall misses
system.l2.overall_misses::13                       30                       # number of overall misses
system.l2.overall_misses::14                       17                       # number of overall misses
system.l2.overall_misses::15                     2644                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 26458                       # number of overall misses
system.l2.overall_mshr_hits                        35                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1057029500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0          6.595856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1          1.136962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2          6.224499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3         13.003445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4         12.165285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5         13.585090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         15.081621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         16.992283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         17.146658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         18.633992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10         7.261061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11         1.647011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12       129.524510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13       330.287500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14       275.239583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15         4.380471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   26423                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    117849000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          17349                       # number of replacements
system.l2.sampled_refs                          17349                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18223.526282                       # Cycle average of tags in use
system.l2.total_refs                            63210                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            10535                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
host_inst_rate                                5059759                       # Simulator instruction rate (inst/s)
host_mem_usage                                 389708                       # Number of bytes of host memory used
host_seconds                                    60.41                       # Real time elapsed on the host
host_tick_rate                              161195994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   305675627                       # Number of instructions simulated
sim_seconds                                  0.009738                       # Number of seconds simulated
sim_ticks                                  9738385000                       # Number of ticks simulated
system.cpu00.dcache.LoadLockedReq_accesses::0         4589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         4589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::0  5537.505972                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency  2537.505972                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_hits::0          403                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          403                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_miss_latency     23180000                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_rate::0     0.912181                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_misses::0         4186                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         4186                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency     10622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::0     0.912181                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_misses         4186                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.ReadReq_accesses::0       1573511                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1573511                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_avg_miss_latency::0 10706.597504                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency  7706.597504                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu00.dcache.ReadReq_hits::0           1567342                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total       1567342                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_miss_latency     66049000                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_rate::0     0.003921                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_misses::0            6169                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         6169                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_mshr_miss_latency     47542000                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::0     0.003921                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_misses          6169                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_uncacheable_latency     24941500                       # number of ReadReq MSHR uncacheable cycles
system.cpu00.dcache.StoreCondReq_accesses::0         4512                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         4512                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_avg_miss_latency::0  5708.756195                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency  2722.261651                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_hits::0          275                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          275                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_miss_latency     24188000                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_rate::0     0.939051                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_misses::0         4237                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         4237                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_mshr_miss_latency     11507000                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::0     0.936835                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_misses         4227                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.WriteReq_accesses::0       125883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       125883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_avg_miss_latency::0 10104.077010                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency  7104.077010                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu00.dcache.WriteReq_hits::0           117053                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       117053                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_miss_latency     89219000                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_rate::0     0.070144                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_misses::0           8830                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         8830                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_mshr_miss_latency     62729000                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_rate::0     0.070144                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_misses         8830                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_uncacheable_latency     14630500                       # number of WriteReq MSHR uncacheable cycles
system.cpu00.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_refs              1119.410675                       # Average number of references to valid blocks.
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.demand_accesses::0        1699394                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1699394                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_avg_miss_latency::0 10351.890126                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency  7351.890126                       # average overall mshr miss latency
system.cpu00.dcache.demand_hits::0            1684395                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1684395                       # number of demand (read+write) hits
system.cpu00.dcache.demand_miss_latency     155268000                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_rate::0      0.008826                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.dcache.demand_misses::0            14999                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        14999                       # number of demand (read+write) misses
system.cpu00.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_miss_latency    110271000                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_rate::0     0.008826                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_misses          14999                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.dcache.occ_%::0                 0.731424                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_%::1                -0.003053                       # Average percentage of cache occupancy
system.cpu00.dcache.occ_blocks::0          748.977907                       # Average occupied blocks per context
system.cpu00.dcache.occ_blocks::1           -3.125890                       # Average occupied blocks per context
system.cpu00.dcache.overall_accesses::0       1699394                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1699394                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_avg_miss_latency::0 10351.890126                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency  7351.890126                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu00.dcache.overall_hits::0           1684395                       # number of overall hits
system.cpu00.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1684395                       # number of overall hits
system.cpu00.dcache.overall_miss_latency    155268000                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_rate::0     0.008826                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.dcache.overall_misses::0           14999                       # number of overall misses
system.cpu00.dcache.overall_misses::1               0                       # number of overall misses
system.cpu00.dcache.overall_misses::total        14999                       # number of overall misses
system.cpu00.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_miss_latency    110271000                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_rate::0     0.008826                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_misses         14999                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_uncacheable_latency     39572000                       # number of overall MSHR uncacheable cycles
system.cpu00.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.dcache.replacements                  668                       # number of replacements
system.cpu00.dcache.sampled_refs                 1349                       # Sample count of references to valid blocks.
system.cpu00.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.dcache.tagsinuse              745.852017                       # Cycle average of tags in use
system.cpu00.dcache.total_refs                1510085                       # Total number of references to valid blocks.
system.cpu00.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.writebacks                    360                       # number of writebacks
system.cpu00.dtb.data_accesses                1683274                       # DTB accesses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_hits                    1708772                       # DTB hits
system.cpu00.dtb.data_misses                       21                       # DTB misses
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.read_accesses                1562199                       # DTB read accesses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_hits                    1578263                       # DTB read hits
system.cpu00.dtb.read_misses                       19                       # DTB read misses
system.cpu00.dtb.write_accesses                121075                       # DTB write accesses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_hits                    130509                       # DTB write hits
system.cpu00.dtb.write_misses                       2                       # DTB write misses
system.cpu00.icache.ReadReq_accesses::0       3489348                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      3489348                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_avg_miss_latency::0 18900.505051                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency 15900.505051                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_hits::0           3488358                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       3488358                       # number of ReadReq hits
system.cpu00.icache.ReadReq_miss_latency     18711500                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_rate::0     0.000284                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_misses::0             990                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          990                       # number of ReadReq misses
system.cpu00.icache.ReadReq_mshr_miss_latency     15741500                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::0     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_misses           990                       # number of ReadReq MSHR misses
system.cpu00.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu00.icache.avg_refs              2405.563915                       # Average number of references to valid blocks.
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.demand_accesses::0        3489348                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      3489348                       # number of demand (read+write) accesses
system.cpu00.icache.demand_avg_miss_latency::0 18900.505051                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency 15900.505051                       # average overall mshr miss latency
system.cpu00.icache.demand_hits::0            3488358                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        3488358                       # number of demand (read+write) hits
system.cpu00.icache.demand_miss_latency      18711500                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_rate::0      0.000284                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu00.icache.demand_misses::0              990                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          990                       # number of demand (read+write) misses
system.cpu00.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_miss_latency     15741500                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_rate::0     0.000284                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_misses            990                       # number of demand (read+write) MSHR misses
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu00.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu00.icache.overall_accesses::0       3489348                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      3489348                       # number of overall (read+write) accesses
system.cpu00.icache.overall_avg_miss_latency::0 18900.505051                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency 15900.505051                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu00.icache.overall_hits::0           3488358                       # number of overall hits
system.cpu00.icache.overall_hits::1                 0                       # number of overall hits
system.cpu00.icache.overall_hits::total       3488358                       # number of overall hits
system.cpu00.icache.overall_miss_latency     18711500                       # number of overall miss cycles
system.cpu00.icache.overall_miss_rate::0     0.000284                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu00.icache.overall_misses::0             990                       # number of overall misses
system.cpu00.icache.overall_misses::1               0                       # number of overall misses
system.cpu00.icache.overall_misses::total          990                       # number of overall misses
system.cpu00.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_miss_latency     15741500                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_rate::0     0.000284                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_misses           990                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu00.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu00.icache.replacements                  990                       # number of replacements
system.cpu00.icache.sampled_refs                 1502                       # Sample count of references to valid blocks.
system.cpu00.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu00.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu00.icache.total_refs                3613157                       # Total number of references to valid blocks.
system.cpu00.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.writebacks                      0                       # number of writebacks
system.cpu00.idle_fraction                   0.441879                       # Percentage of idle cycles
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.fetch_accesses               3415979                       # ITB accesses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_hits                   3415966                       # ITB hits
system.cpu00.itb.fetch_misses                      13                       # ITB misses
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.callpal::swpctx                   2      0.41%      0.41% # number of callpals executed
system.cpu00.kern.callpal::swpipl                 409     83.30%     83.71% # number of callpals executed
system.cpu00.kern.callpal::rdps                    24      4.89%     88.59% # number of callpals executed
system.cpu00.kern.callpal::rti                     41      8.35%     96.95% # number of callpals executed
system.cpu00.kern.callpal::callsys                  1      0.20%     97.15% # number of callpals executed
system.cpu00.kern.callpal::rdunique                14      2.85%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  491                       # number of callpals executed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.hwrei                      564                       # number of hwrei instructions executed
system.cpu00.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu00.kern.ipl_count::0                    166     33.95%     33.95% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                     4      0.82%     34.76% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    10      2.04%     36.81% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    25      5.11%     41.92% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   284     58.08%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                489                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     166     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                      4      1.09%     46.45% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     10      2.73%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     25      6.83%     56.01% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    161     43.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 366                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0             9629046500     98.59%     98.59% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               2239000      0.02%     98.61% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               3881000      0.04%     98.65% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              14789500      0.15%     98.80% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             117089000      1.20%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total         9767045000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.566901                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.mode_good::kernel                27                      
system.cpu00.kern.mode_good::user                  27                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch::kernel              43                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch_good::kernel     0.627907                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      10261151000     66.17%     66.17% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user         5247142000     33.83%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.not_idle_fraction               0.558121                       # Percentage of non-idle cycles
system.cpu00.numCycles                       19534090                       # number of cpu cycles simulated
system.cpu00.num_insts                        3489327                       # Number of instructions executed
system.cpu00.num_refs                         1708927                       # Number of memory references
system.cpu01.dcache.LoadLockedReq_accesses::0         4409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total         4409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::0  5591.552676                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency  2591.552676                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_hits::0          242                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          242                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_miss_latency     23300000                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_rate::0     0.945112                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_misses::0         4167                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         4167                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency     10799000                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::0     0.945112                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_misses         4167                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.ReadReq_accesses::0       1603937                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      1603937                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_avg_miss_latency::0  9965.410344                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency  6965.410344                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_hits::0           1597808                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       1597808                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_miss_latency     61078000                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_rate::0     0.003821                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_misses::0            6129                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         6129                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_mshr_miss_latency     42691000                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::0     0.003821                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_misses          6129                       # number of ReadReq MSHR misses
system.cpu01.dcache.StoreCondReq_accesses::0         4395                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total         4395                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_avg_miss_latency::0  5538.900785                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency  2548.141087                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_hits::0          192                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          192                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_miss_latency     23280000                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_rate::0     0.956314                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_misses::0         4203                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         4203                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_mshr_miss_latency     10692000                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::0     0.954721                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_misses         4196                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.WriteReq_accesses::0       122282                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       122282                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_avg_miss_latency::0  8897.637795                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency  5897.637795                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu01.dcache.WriteReq_hits::0           113519                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total       113519                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_miss_latency     77970000                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_rate::0     0.071662                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_misses::0           8763                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         8763                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_mshr_miss_latency     51681000                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_rate::0     0.071662                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_misses         8763                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_uncacheable_latency      4943500                       # number of WriteReq MSHR uncacheable cycles
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_refs              1104.822014                       # Average number of references to valid blocks.
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.demand_accesses::0        1726219                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1726219                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_avg_miss_latency::0  9337.093742                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency  6337.093742                       # average overall mshr miss latency
system.cpu01.dcache.demand_hits::0            1711327                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        1711327                       # number of demand (read+write) hits
system.cpu01.dcache.demand_miss_latency     139048000                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_rate::0      0.008627                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.dcache.demand_misses::0            14892                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total        14892                       # number of demand (read+write) misses
system.cpu01.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_miss_latency     94372000                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_rate::0     0.008627                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_misses          14892                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dcache.occ_%::0                 0.727481                       # Average percentage of cache occupancy
system.cpu01.dcache.occ_blocks::0          744.940780                       # Average occupied blocks per context
system.cpu01.dcache.overall_accesses::0       1726219                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1726219                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_avg_miss_latency::0  9337.093742                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency  6337.093742                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu01.dcache.overall_hits::0           1711327                       # number of overall hits
system.cpu01.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu01.dcache.overall_hits::total       1711327                       # number of overall hits
system.cpu01.dcache.overall_miss_latency    139048000                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_rate::0     0.008627                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.dcache.overall_misses::0           14892                       # number of overall misses
system.cpu01.dcache.overall_misses::1               0                       # number of overall misses
system.cpu01.dcache.overall_misses::total        14892                       # number of overall misses
system.cpu01.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_miss_latency     94372000                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_rate::0     0.008627                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_misses         14892                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_uncacheable_latency      4943500                       # number of overall MSHR uncacheable cycles
system.cpu01.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.dcache.replacements                  751                       # number of replacements
system.cpu01.dcache.sampled_refs                 1281                       # Sample count of references to valid blocks.
system.cpu01.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.dcache.tagsinuse              744.940780                       # Cycle average of tags in use
system.cpu01.dcache.total_refs                1415277                       # Total number of references to valid blocks.
system.cpu01.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.writebacks                    350                       # number of writebacks
system.cpu01.dtb.data_accesses                1721220                       # DTB accesses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_hits                    1735024                       # DTB hits
system.cpu01.dtb.data_misses                       21                       # DTB misses
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.read_accesses                1600122                       # DTB read accesses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_hits                    1608316                       # DTB read hits
system.cpu01.dtb.read_misses                       19                       # DTB read misses
system.cpu01.dtb.write_accesses                121098                       # DTB write accesses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_hits                    126708                       # DTB write hits
system.cpu01.dtb.write_misses                       2                       # DTB write misses
system.cpu01.icache.ReadReq_accesses::0       3524627                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      3524627                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_avg_miss_latency::0 17210.492228                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency 14210.492228                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_hits::0           3523855                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       3523855                       # number of ReadReq hits
system.cpu01.icache.ReadReq_miss_latency     13286500                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_rate::0     0.000219                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_misses::0             772                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          772                       # number of ReadReq misses
system.cpu01.icache.ReadReq_mshr_miss_latency     10970500                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::0     0.000219                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_misses           772                       # number of ReadReq MSHR misses
system.cpu01.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu01.icache.avg_refs              2776.139408                       # Average number of references to valid blocks.
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.demand_accesses::0        3524627                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      3524627                       # number of demand (read+write) accesses
system.cpu01.icache.demand_avg_miss_latency::0 17210.492228                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency 14210.492228                       # average overall mshr miss latency
system.cpu01.icache.demand_hits::0            3523855                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        3523855                       # number of demand (read+write) hits
system.cpu01.icache.demand_miss_latency      13286500                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_rate::0      0.000219                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu01.icache.demand_misses::0              772                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          772                       # number of demand (read+write) misses
system.cpu01.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_miss_latency     10970500                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_rate::0     0.000219                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_misses            772                       # number of demand (read+write) MSHR misses
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu01.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu01.icache.overall_accesses::0       3524627                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      3524627                       # number of overall (read+write) accesses
system.cpu01.icache.overall_avg_miss_latency::0 17210.492228                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency 14210.492228                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu01.icache.overall_hits::0           3523855                       # number of overall hits
system.cpu01.icache.overall_hits::1                 0                       # number of overall hits
system.cpu01.icache.overall_hits::total       3523855                       # number of overall hits
system.cpu01.icache.overall_miss_latency     13286500                       # number of overall miss cycles
system.cpu01.icache.overall_miss_rate::0     0.000219                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu01.icache.overall_misses::0             772                       # number of overall misses
system.cpu01.icache.overall_misses::1               0                       # number of overall misses
system.cpu01.icache.overall_misses::total          772                       # number of overall misses
system.cpu01.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_miss_latency     10970500                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_rate::0     0.000219                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_misses           772                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu01.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu01.icache.replacements                  772                       # number of replacements
system.cpu01.icache.sampled_refs                 1284                       # Sample count of references to valid blocks.
system.cpu01.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu01.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu01.icache.total_refs                3564563                       # Total number of references to valid blocks.
system.cpu01.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.writebacks                      0                       # number of writebacks
system.cpu01.idle_fraction                   0.441431                       # Percentage of idle cycles
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.fetch_accesses               3489717                       # ITB accesses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_hits                   3489704                       # ITB hits
system.cpu01.itb.fetch_misses                      13                       # ITB misses
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.callpal::swpctx                   2      0.69%      0.69% # number of callpals executed
system.cpu01.kern.callpal::swpipl                 215     74.39%     75.09% # number of callpals executed
system.cpu01.kern.callpal::rdps                    20      6.92%     82.01% # number of callpals executed
system.cpu01.kern.callpal::rti                     37     12.80%     94.81% # number of callpals executed
system.cpu01.kern.callpal::callsys                  1      0.35%     95.16% # number of callpals executed
system.cpu01.kern.callpal::rdunique                14      4.84%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  289                       # number of callpals executed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.hwrei                      358                       # number of hwrei instructions executed
system.cpu01.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu01.kern.ipl_count::0                     84     29.27%     29.27% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    10      3.48%     32.75% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    25      8.71%     41.46% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   168     58.54%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                287                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                      84     42.64%     42.64% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     10      5.08%     47.72% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     25     12.69%     60.41% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                     78     39.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 197                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0             9703672500     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               4104500      0.04%     99.42% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              14972000      0.15%     99.58% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              41346000      0.42%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total         9764095000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.464286                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.mode_good::kernel                28                      
system.cpu01.kern.mode_good::user                  27                      
system.cpu01.kern.mode_good::idle                   1                      
system.cpu01.kern.mode_switch::kernel              28                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                27                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                11                       # number of protection mode switches
system.cpu01.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.090909                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     2.090909                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel         69253000      0.86%      0.86% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user         5350552000     66.12%     66.98% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle         2671867000     33.02%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.not_idle_fraction               0.558569                       # Percentage of non-idle cycles
system.cpu01.numCycles                       19528190                       # number of cpu cycles simulated
system.cpu01.num_insts                        3524606                       # Number of instructions executed
system.cpu01.num_refs                         1735171                       # Number of memory references
system.cpu02.dcache.LoadLockedReq_accesses::0         4937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         4937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::0  5528.184217                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency  2528.184217                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_hits::0          768                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total          768                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_miss_latency     23047000                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_rate::0     0.844440                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_misses::0         4169                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         4169                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency     10540000                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::0     0.844440                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_misses         4169                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.ReadReq_accesses::0       1641821                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      1641821                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_avg_miss_latency::0  9681.242079                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency  6681.242079                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_hits::0           1635509                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       1635509                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_miss_latency     61108000                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_rate::0     0.003845                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_misses::0            6312                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         6312                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_mshr_miss_latency     42172000                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::0     0.003845                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_misses          6312                       # number of ReadReq MSHR misses
system.cpu02.dcache.StoreCondReq_accesses::0         4921                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         4921                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_avg_miss_latency::0  5534.867173                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency  2551.986676                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_hits::0          705                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total          705                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_miss_latency     23335000                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_rate::0     0.856736                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_misses::0         4216                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         4216                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_mshr_miss_latency     10726000                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::0     0.854095                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_misses         4203                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.WriteReq_accesses::0       122246                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       122246                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_avg_miss_latency::0  9058.067831                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency  6058.067831                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu02.dcache.WriteReq_hits::0           113489                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       113489                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_miss_latency     79321500                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_rate::0     0.071634                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_misses::0           8757                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         8757                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_mshr_miss_latency     53050500                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_rate::0     0.071634                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_misses         8757                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_uncacheable_latency      4985000                       # number of WriteReq MSHR uncacheable cycles
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_refs               260.603190                       # Average number of references to valid blocks.
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.demand_accesses::0        1764067                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1764067                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_avg_miss_latency::0  9319.098812                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency  6319.098812                       # average overall mshr miss latency
system.cpu02.dcache.demand_hits::0            1748998                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1748998                       # number of demand (read+write) hits
system.cpu02.dcache.demand_miss_latency     140429500                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_rate::0      0.008542                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.dcache.demand_misses::0            15069                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        15069                       # number of demand (read+write) misses
system.cpu02.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_miss_latency     95222500                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_rate::0     0.008542                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_misses          15069                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dcache.occ_%::0                 0.560630                       # Average percentage of cache occupancy
system.cpu02.dcache.occ_blocks::0          574.085619                       # Average occupied blocks per context
system.cpu02.dcache.overall_accesses::0       1764067                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1764067                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_avg_miss_latency::0  9319.098812                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency  6319.098812                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu02.dcache.overall_hits::0           1748998                       # number of overall hits
system.cpu02.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1748998                       # number of overall hits
system.cpu02.dcache.overall_miss_latency    140429500                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_rate::0     0.008542                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.dcache.overall_misses::0           15069                       # number of overall misses
system.cpu02.dcache.overall_misses::1               0                       # number of overall misses
system.cpu02.dcache.overall_misses::total        15069                       # number of overall misses
system.cpu02.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_miss_latency     95222500                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_rate::0     0.008542                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_misses         15069                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_uncacheable_latency      4985000                       # number of overall MSHR uncacheable cycles
system.cpu02.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.dcache.replacements                  437                       # number of replacements
system.cpu02.dcache.sampled_refs                 1003                       # Sample count of references to valid blocks.
system.cpu02.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.dcache.tagsinuse              574.085619                       # Cycle average of tags in use
system.cpu02.dcache.total_refs                 261385                       # Total number of references to valid blocks.
system.cpu02.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.writebacks                    169                       # number of writebacks
system.cpu02.dtb.data_accesses                1759767                       # DTB accesses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_hits                    1773927                       # DTB hits
system.cpu02.dtb.data_misses                       21                       # DTB misses
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.read_accesses                1638165                       # DTB read accesses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_hits                    1646728                       # DTB read hits
system.cpu02.dtb.read_misses                       19                       # DTB read misses
system.cpu02.dtb.write_accesses                121602                       # DTB write accesses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_hits                    127199                       # DTB write hits
system.cpu02.dtb.write_misses                       2                       # DTB write misses
system.cpu02.icache.ReadReq_accesses::0       3602601                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      3602601                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_avg_miss_latency::0 16755.244755                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency 13755.244755                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_hits::0           3601886                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       3601886                       # number of ReadReq hits
system.cpu02.icache.ReadReq_miss_latency     11980000                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_rate::0     0.000198                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_misses::0             715                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          715                       # number of ReadReq misses
system.cpu02.icache.ReadReq_mshr_miss_latency      9835000                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::0     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_misses           715                       # number of ReadReq MSHR misses
system.cpu02.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu02.icache.avg_refs              3133.889976                       # Average number of references to valid blocks.
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.demand_accesses::0        3602601                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      3602601                       # number of demand (read+write) accesses
system.cpu02.icache.demand_avg_miss_latency::0 16755.244755                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency 13755.244755                       # average overall mshr miss latency
system.cpu02.icache.demand_hits::0            3601886                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        3601886                       # number of demand (read+write) hits
system.cpu02.icache.demand_miss_latency      11980000                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_rate::0      0.000198                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu02.icache.demand_misses::0              715                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          715                       # number of demand (read+write) misses
system.cpu02.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_miss_latency      9835000                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_rate::0     0.000198                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_misses            715                       # number of demand (read+write) MSHR misses
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu02.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu02.icache.overall_accesses::0       3602601                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      3602601                       # number of overall (read+write) accesses
system.cpu02.icache.overall_avg_miss_latency::0 16755.244755                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency 13755.244755                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu02.icache.overall_hits::0           3601886                       # number of overall hits
system.cpu02.icache.overall_hits::1                 0                       # number of overall hits
system.cpu02.icache.overall_hits::total       3601886                       # number of overall hits
system.cpu02.icache.overall_miss_latency     11980000                       # number of overall miss cycles
system.cpu02.icache.overall_miss_rate::0     0.000198                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu02.icache.overall_misses::0             715                       # number of overall misses
system.cpu02.icache.overall_misses::1               0                       # number of overall misses
system.cpu02.icache.overall_misses::total          715                       # number of overall misses
system.cpu02.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_miss_latency      9835000                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_rate::0     0.000198                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_misses           715                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu02.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu02.icache.replacements                  715                       # number of replacements
system.cpu02.icache.sampled_refs                 1227                       # Sample count of references to valid blocks.
system.cpu02.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu02.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu02.icache.total_refs                3845283                       # Total number of references to valid blocks.
system.cpu02.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.writebacks                      0                       # number of writebacks
system.cpu02.idle_fraction                   0.429451                       # Percentage of idle cycles
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.fetch_accesses               3566710                       # ITB accesses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_hits                   3566697                       # ITB hits
system.cpu02.itb.fetch_misses                      13                       # ITB misses
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.callpal::swpctx                   2      0.72%      0.72% # number of callpals executed
system.cpu02.kern.callpal::swpipl                 204     73.38%     74.10% # number of callpals executed
system.cpu02.kern.callpal::rdps                    20      7.19%     81.29% # number of callpals executed
system.cpu02.kern.callpal::rti                     37     13.31%     94.60% # number of callpals executed
system.cpu02.kern.callpal::callsys                  1      0.36%     94.96% # number of callpals executed
system.cpu02.kern.callpal::rdunique                14      5.04%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                  278                       # number of callpals executed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.hwrei                      347                       # number of hwrei instructions executed
system.cpu02.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu02.kern.ipl_count::0                     80     28.99%     28.99% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    10      3.62%     32.61% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    25      9.06%     41.67% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                   161     58.33%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                276                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                      80     42.55%     42.55% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     10      5.32%     47.87% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     25     13.30%     61.17% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                     73     38.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                 188                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0             9702962000     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4260500      0.04%     99.42% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              15032500      0.15%     99.57% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              41946000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total         9764201000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.453416                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.mode_good::kernel                26                      
system.cpu02.kern.mode_good::user                  26                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                26                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch_good::kernel     0.666667                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       3573478000     39.54%     39.54% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user         5465266000     60.46%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu02.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                    1                       # number of syscalls executed
system.cpu02.not_idle_fraction               0.570549                       # Percentage of non-idle cycles
system.cpu02.numCycles                       19528402                       # number of cpu cycles simulated
system.cpu02.num_insts                        3602580                       # Number of instructions executed
system.cpu02.num_refs                         1774070                       # Number of memory references
system.cpu03.dcache.LoadLockedReq_accesses::0         4408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total         4408                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::0  5519.078474                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency  2519.078474                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_hits::0          241                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          241                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_miss_latency     22998000                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_rate::0     0.945327                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_misses::0         4167                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         4167                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency     10497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::0     0.945327                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_misses         4167                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.ReadReq_accesses::0       1654542                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      1654542                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_avg_miss_latency::0  8957.069901                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency  5957.069901                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_hits::0           1648276                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       1648276                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_miss_latency     56125000                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_rate::0     0.003787                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_misses::0            6266                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         6266                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_mshr_miss_latency     37327000                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::0     0.003787                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_misses          6266                       # number of ReadReq MSHR misses
system.cpu03.dcache.StoreCondReq_accesses::0         4392                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total         4392                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_avg_miss_latency::0  5530.054645                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency  2544.545021                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_hits::0          183                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          183                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_miss_latency     23276000                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_rate::0     0.958333                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_misses::0         4209                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         4209                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_mshr_miss_latency     10682000                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::0     0.955829                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_misses         4198                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.WriteReq_accesses::0       122229                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       122229                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_avg_miss_latency::0  8534.648370                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency  5534.648370                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu03.dcache.WriteReq_hits::0           113484                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total       113484                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_miss_latency     74635500                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_rate::0     0.071546                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_misses::0           8745                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         8745                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_mshr_miss_latency     48400500                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_rate::0     0.071546                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_misses         8745                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_uncacheable_latency      5021500                       # number of WriteReq MSHR uncacheable cycles
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_refs              1603.265025                       # Average number of references to valid blocks.
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.demand_accesses::0        1776771                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1776771                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_avg_miss_latency::0  8710.978616                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency  5710.978616                       # average overall mshr miss latency
system.cpu03.dcache.demand_hits::0            1761760                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1761760                       # number of demand (read+write) hits
system.cpu03.dcache.demand_miss_latency     130760500                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_rate::0      0.008448                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.dcache.demand_misses::0            15011                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total        15011                       # number of demand (read+write) misses
system.cpu03.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_miss_latency     85727500                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_rate::0     0.008448                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_misses          15011                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dcache.occ_%::0                 0.571289                       # Average percentage of cache occupancy
system.cpu03.dcache.occ_blocks::0          585.000336                       # Average occupied blocks per context
system.cpu03.dcache.overall_accesses::0       1776771                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1776771                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_avg_miss_latency::0  8710.978616                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency  5710.978616                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu03.dcache.overall_hits::0           1761760                       # number of overall hits
system.cpu03.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1761760                       # number of overall hits
system.cpu03.dcache.overall_miss_latency    130760500                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_rate::0     0.008448                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.dcache.overall_misses::0           15011                       # number of overall misses
system.cpu03.dcache.overall_misses::1               0                       # number of overall misses
system.cpu03.dcache.overall_misses::total        15011                       # number of overall misses
system.cpu03.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_miss_latency     85727500                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_rate::0     0.008448                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_misses         15011                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_uncacheable_latency      5021500                       # number of overall MSHR uncacheable cycles
system.cpu03.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.dcache.replacements                  431                       # number of replacements
system.cpu03.dcache.sampled_refs                 1015                       # Sample count of references to valid blocks.
system.cpu03.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.dcache.tagsinuse              585.000336                       # Cycle average of tags in use
system.cpu03.dcache.total_refs                1627314                       # Total number of references to valid blocks.
system.cpu03.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.writebacks                    183                       # number of writebacks
system.cpu03.dtb.data_accesses                1771917                       # DTB accesses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_hits                    1785572                       # DTB hits
system.cpu03.dtb.data_misses                       21                       # DTB misses
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.read_accesses                1650829                       # DTB read accesses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_hits                    1658920                       # DTB read hits
system.cpu03.dtb.read_misses                       19                       # DTB read misses
system.cpu03.dtb.write_accesses                121088                       # DTB write accesses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_hits                    126652                       # DTB write hits
system.cpu03.dtb.write_misses                       2                       # DTB write misses
system.cpu03.icache.ReadReq_accesses::0       3625373                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      3625373                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_avg_miss_latency::0 16604.105572                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency 13604.105572                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_hits::0           3624691                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       3624691                       # number of ReadReq hits
system.cpu03.icache.ReadReq_miss_latency     11324000                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_rate::0     0.000188                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_misses::0             682                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          682                       # number of ReadReq misses
system.cpu03.icache.ReadReq_mshr_miss_latency      9278000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::0     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_misses           682                       # number of ReadReq MSHR misses
system.cpu03.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu03.icache.avg_refs              4298.784757                       # Average number of references to valid blocks.
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.demand_accesses::0        3625373                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      3625373                       # number of demand (read+write) accesses
system.cpu03.icache.demand_avg_miss_latency::0 16604.105572                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency 13604.105572                       # average overall mshr miss latency
system.cpu03.icache.demand_hits::0            3624691                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        3624691                       # number of demand (read+write) hits
system.cpu03.icache.demand_miss_latency      11324000                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_rate::0      0.000188                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu03.icache.demand_misses::0              682                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          682                       # number of demand (read+write) misses
system.cpu03.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_miss_latency      9278000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_rate::0     0.000188                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_misses            682                       # number of demand (read+write) MSHR misses
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu03.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu03.icache.overall_accesses::0       3625373                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      3625373                       # number of overall (read+write) accesses
system.cpu03.icache.overall_avg_miss_latency::0 16604.105572                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency 13604.105572                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu03.icache.overall_hits::0           3624691                       # number of overall hits
system.cpu03.icache.overall_hits::1                 0                       # number of overall hits
system.cpu03.icache.overall_hits::total       3624691                       # number of overall hits
system.cpu03.icache.overall_miss_latency     11324000                       # number of overall miss cycles
system.cpu03.icache.overall_miss_rate::0     0.000188                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu03.icache.overall_misses::0             682                       # number of overall misses
system.cpu03.icache.overall_misses::1               0                       # number of overall misses
system.cpu03.icache.overall_misses::total          682                       # number of overall misses
system.cpu03.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_miss_latency      9278000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_rate::0     0.000188                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_misses           682                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu03.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu03.icache.replacements                  682                       # number of replacements
system.cpu03.icache.sampled_refs                 1194                       # Sample count of references to valid blocks.
system.cpu03.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu03.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu03.icache.total_refs                5132749                       # Total number of references to valid blocks.
system.cpu03.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.writebacks                      0                       # number of writebacks
system.cpu03.idle_fraction                   0.426975                       # Percentage of idle cycles
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.fetch_accesses               3591071                       # ITB accesses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_hits                   3591058                       # ITB hits
system.cpu03.itb.fetch_misses                      13                       # ITB misses
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.callpal::swpctx                   2      0.70%      0.70% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 211     74.04%     74.74% # number of callpals executed
system.cpu03.kern.callpal::rdps                    20      7.02%     81.75% # number of callpals executed
system.cpu03.kern.callpal::rti                     37     12.98%     94.74% # number of callpals executed
system.cpu03.kern.callpal::callsys                  1      0.35%     95.09% # number of callpals executed
system.cpu03.kern.callpal::rdunique                14      4.91%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  285                       # number of callpals executed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.hwrei                      354                       # number of hwrei instructions executed
system.cpu03.kern.inst.quiesce                     12                       # number of quiesce instructions executed
system.cpu03.kern.ipl_count::0                     84     29.68%     29.68% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    10      3.53%     33.22% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    25      8.83%     42.05% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   164     57.95%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                283                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      84     43.08%     43.08% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     10      5.13%     48.21% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     25     12.82%     61.03% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     76     38.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 195                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0             9709152500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4029500      0.04%     99.46% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              14750000      0.15%     99.61% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              38110000      0.39%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total         9766042000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.463415                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.mode_good::kernel                25                      
system.cpu03.kern.mode_good::user                  25                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                25                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch_good::kernel     0.641026                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       3617894000     39.71%     39.71% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user         5493460000     60.29%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.not_idle_fraction               0.573025                       # Percentage of non-idle cycles
system.cpu03.numCycles                       19532084                       # number of cpu cycles simulated
system.cpu03.num_insts                        3625352                       # Number of instructions executed
system.cpu03.num_refs                         1785718                       # Number of memory references
system.cpu04.dcache.LoadLockedReq_accesses::0         4382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         4382                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::0  5579.731028                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency  2579.731028                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_hits::0          218                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          218                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_miss_latency     23234000                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_rate::0     0.950251                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_misses::0         4164                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         4164                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency     10742000                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::0     0.950251                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_misses         4164                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.ReadReq_accesses::0       1666500                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1666500                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_avg_miss_latency::0  8852.530120                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency  5852.530120                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_hits::0           1660275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       1660275                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_miss_latency     55107000                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_rate::0     0.003735                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_misses::0            6225                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         6225                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_mshr_miss_latency     36432000                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::0     0.003735                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_misses          6225                       # number of ReadReq MSHR misses
system.cpu04.dcache.StoreCondReq_accesses::0         4371                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         4371                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_avg_miss_latency::0  5506.422455                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency  2512.979281                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_hits::0          167                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_miss_latency     23149000                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_rate::0     0.961794                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_misses::0         4204                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         4204                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_mshr_miss_latency     10552000                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::0     0.960650                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_misses         4199                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.WriteReq_accesses::0       122174                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       122174                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_avg_miss_latency::0  8627.671734                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency  5627.671734                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu04.dcache.WriteReq_hits::0           113425                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total       113425                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_miss_latency     75483500                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_rate::0     0.071611                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_misses::0           8749                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         8749                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_mshr_miss_latency     49236500                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_rate::0     0.071611                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_misses         8749                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_uncacheable_latency      4882000                       # number of WriteReq MSHR uncacheable cycles
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_refs               655.217561                       # Average number of references to valid blocks.
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.demand_accesses::0        1788674                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1788674                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_avg_miss_latency::0  8721.149993                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency  5721.149993                       # average overall mshr miss latency
system.cpu04.dcache.demand_hits::0            1773700                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1773700                       # number of demand (read+write) hits
system.cpu04.dcache.demand_miss_latency     130590500                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_rate::0      0.008372                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.dcache.demand_misses::0            14974                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        14974                       # number of demand (read+write) misses
system.cpu04.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_miss_latency     85668500                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_rate::0     0.008372                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_misses          14974                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dcache.occ_%::0                 0.601069                       # Average percentage of cache occupancy
system.cpu04.dcache.occ_blocks::0          615.494607                       # Average occupied blocks per context
system.cpu04.dcache.overall_accesses::0       1788674                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1788674                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_avg_miss_latency::0  8721.149993                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency  5721.149993                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu04.dcache.overall_hits::0           1773700                       # number of overall hits
system.cpu04.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1773700                       # number of overall hits
system.cpu04.dcache.overall_miss_latency    130590500                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_rate::0     0.008372                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.dcache.overall_misses::0           14974                       # number of overall misses
system.cpu04.dcache.overall_misses::1               0                       # number of overall misses
system.cpu04.dcache.overall_misses::total        14974                       # number of overall misses
system.cpu04.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_miss_latency     85668500                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_rate::0     0.008372                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_misses         14974                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_uncacheable_latency      4882000                       # number of overall MSHR uncacheable cycles
system.cpu04.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.dcache.replacements                  419                       # number of replacements
system.cpu04.dcache.sampled_refs                 1025                       # Sample count of references to valid blocks.
system.cpu04.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.dcache.tagsinuse              615.494607                       # Cycle average of tags in use
system.cpu04.dcache.total_refs                 671598                       # Total number of references to valid blocks.
system.cpu04.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.writebacks                    212                       # number of writebacks
system.cpu04.dtb.data_accesses                1783550                       # DTB accesses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_hits                    1797428                       # DTB hits
system.cpu04.dtb.data_misses                       21                       # DTB misses
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.read_accesses                1662478                       # DTB read accesses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_hits                    1670852                       # DTB read hits
system.cpu04.dtb.read_misses                       19                       # DTB read misses
system.cpu04.dtb.write_accesses                121072                       # DTB write accesses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_hits                    126576                       # DTB write hits
system.cpu04.dtb.write_misses                       2                       # DTB write misses
system.cpu04.icache.ReadReq_accesses::0       3648786                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      3648786                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_avg_miss_latency::0 17021.613833                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency 14021.613833                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_hits::0           3648092                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       3648092                       # number of ReadReq hits
system.cpu04.icache.ReadReq_miss_latency     11813000                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_rate::0     0.000190                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_misses::0             694                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          694                       # number of ReadReq misses
system.cpu04.icache.ReadReq_mshr_miss_latency      9731000                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::0     0.000190                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_misses           694                       # number of ReadReq MSHR misses
system.cpu04.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu04.icache.avg_refs              3371.165008                       # Average number of references to valid blocks.
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.demand_accesses::0        3648786                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      3648786                       # number of demand (read+write) accesses
system.cpu04.icache.demand_avg_miss_latency::0 17021.613833                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency 14021.613833                       # average overall mshr miss latency
system.cpu04.icache.demand_hits::0            3648092                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        3648092                       # number of demand (read+write) hits
system.cpu04.icache.demand_miss_latency      11813000                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_rate::0      0.000190                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu04.icache.demand_misses::0              694                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          694                       # number of demand (read+write) misses
system.cpu04.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_miss_latency      9731000                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_rate::0     0.000190                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_misses            694                       # number of demand (read+write) MSHR misses
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu04.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu04.icache.overall_accesses::0       3648786                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      3648786                       # number of overall (read+write) accesses
system.cpu04.icache.overall_avg_miss_latency::0 17021.613833                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency 14021.613833                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu04.icache.overall_hits::0           3648092                       # number of overall hits
system.cpu04.icache.overall_hits::1                 0                       # number of overall hits
system.cpu04.icache.overall_hits::total       3648092                       # number of overall hits
system.cpu04.icache.overall_miss_latency     11813000                       # number of overall miss cycles
system.cpu04.icache.overall_miss_rate::0     0.000190                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu04.icache.overall_misses::0             694                       # number of overall misses
system.cpu04.icache.overall_misses::1               0                       # number of overall misses
system.cpu04.icache.overall_misses::total          694                       # number of overall misses
system.cpu04.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_miss_latency      9731000                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_rate::0     0.000190                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_misses           694                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu04.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu04.icache.replacements                  694                       # number of replacements
system.cpu04.icache.sampled_refs                 1206                       # Sample count of references to valid blocks.
system.cpu04.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu04.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu04.icache.total_refs                4065625                       # Total number of references to valid blocks.
system.cpu04.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.writebacks                      0                       # number of writebacks
system.cpu04.idle_fraction                   0.423320                       # Percentage of idle cycles
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.fetch_accesses               3614254                       # ITB accesses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_hits                   3614241                       # ITB hits
system.cpu04.itb.fetch_misses                      13                       # ITB misses
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.callpal::swpctx                   2      0.72%      0.72% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 202     73.19%     73.91% # number of callpals executed
system.cpu04.kern.callpal::rdps                    20      7.25%     81.16% # number of callpals executed
system.cpu04.kern.callpal::rti                     37     13.41%     94.57% # number of callpals executed
system.cpu04.kern.callpal::callsys                  1      0.36%     94.93% # number of callpals executed
system.cpu04.kern.callpal::rdunique                14      5.07%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  276                       # number of callpals executed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.hwrei                      345                       # number of hwrei instructions executed
system.cpu04.kern.inst.quiesce                     13                       # number of quiesce instructions executed
system.cpu04.kern.ipl_count::0                     80     29.20%     29.20% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    10      3.65%     32.85% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    25      9.12%     41.97% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   159     58.03%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                274                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                      80     43.01%     43.01% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     10      5.38%     48.39% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     25     13.44%     61.83% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                     71     38.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 186                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0             9705462000     99.39%     99.39% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4039500      0.04%     99.43% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              15310500      0.16%     99.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              40037000      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total         9764849000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.446541                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.mode_good::kernel                24                      
system.cpu04.kern.mode_good::user                  24                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                24                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch_good::kernel     0.615385                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       3673430000     39.92%     39.92% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user         5528618000     60.08%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu04.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.not_idle_fraction               0.576680                       # Percentage of non-idle cycles
system.cpu04.numCycles                       19529698                       # number of cpu cycles simulated
system.cpu04.num_insts                        3648765                       # Number of instructions executed
system.cpu04.num_refs                         1797574                       # Number of memory references
system.cpu05.dcache.LoadLockedReq_accesses::0         4393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total         4393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::0  5575.575816                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency  2575.575816                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_hits::0          225                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          225                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_miss_latency     23239000                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_rate::0     0.948782                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_misses::0         4168                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         4168                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency     10735000                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::0     0.948782                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_misses         4168                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.ReadReq_accesses::0       1671242                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      1671242                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_avg_miss_latency::0  8920.134443                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency  5920.134443                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_hits::0           1664994                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       1664994                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_miss_latency     55733000                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_rate::0     0.003739                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_misses::0            6248                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         6248                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_mshr_miss_latency     36989000                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::0     0.003739                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_misses          6248                       # number of ReadReq MSHR misses
system.cpu05.dcache.StoreCondReq_accesses::0         4379                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total         4379                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_avg_miss_latency::0  5467.220903                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency  2488.078207                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_hits::0          169                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          169                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_miss_latency     23017000                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_rate::0     0.961407                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_misses::0         4210                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         4210                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_mshr_miss_latency     10435000                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::0     0.957753                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_misses         4194                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.WriteReq_accesses::0       122163                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       122163                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_avg_miss_latency::0  8613.205392                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency  5613.205392                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu05.dcache.WriteReq_hits::0           113409                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total       113409                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_miss_latency     75400000                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_rate::0     0.071658                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_misses::0           8754                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         8754                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_mshr_miss_latency     49138000                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_rate::0     0.071658                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_misses         8754                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_uncacheable_latency      4843500                       # number of WriteReq MSHR uncacheable cycles
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_refs               778.632673                       # Average number of references to valid blocks.
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.demand_accesses::0        1793405                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1793405                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_avg_miss_latency::0  8741.034529                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency  5741.034529                       # average overall mshr miss latency
system.cpu05.dcache.demand_hits::0            1778403                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1778403                       # number of demand (read+write) hits
system.cpu05.dcache.demand_miss_latency     131133000                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_rate::0      0.008365                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.dcache.demand_misses::0            15002                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total        15002                       # number of demand (read+write) misses
system.cpu05.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_miss_latency     86127000                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_rate::0     0.008365                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_misses          15002                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dcache.occ_%::0                 0.579776                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu05.dcache.occ_blocks::0          593.690739                       # Average occupied blocks per context
system.cpu05.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu05.dcache.overall_accesses::0       1793405                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1793405                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_avg_miss_latency::0  8741.034529                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency  5741.034529                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu05.dcache.overall_hits::0           1778403                       # number of overall hits
system.cpu05.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1778403                       # number of overall hits
system.cpu05.dcache.overall_miss_latency    131133000                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_rate::0     0.008365                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.dcache.overall_misses::0           15002                       # number of overall misses
system.cpu05.dcache.overall_misses::1               0                       # number of overall misses
system.cpu05.dcache.overall_misses::total        15002                       # number of overall misses
system.cpu05.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_miss_latency     86127000                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_rate::0     0.008365                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_misses         15002                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_uncacheable_latency      4843500                       # number of overall MSHR uncacheable cycles
system.cpu05.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.dcache.replacements                  398                       # number of replacements
system.cpu05.dcache.sampled_refs                 1010                       # Sample count of references to valid blocks.
system.cpu05.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.dcache.tagsinuse              592.690739                       # Cycle average of tags in use
system.cpu05.dcache.total_refs                 786419                       # Total number of references to valid blocks.
system.cpu05.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.writebacks                    188                       # number of writebacks
system.cpu05.dtb.data_accesses                1787758                       # DTB accesses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_hits                    1802178                       # DTB hits
system.cpu05.dtb.data_misses                       21                       # DTB misses
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.read_accesses                1666682                       # DTB read accesses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_hits                    1675605                       # DTB read hits
system.cpu05.dtb.read_misses                       19                       # DTB read misses
system.cpu05.dtb.write_accesses                121076                       # DTB write accesses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_hits                    126573                       # DTB write hits
system.cpu05.dtb.write_misses                       2                       # DTB write misses
system.cpu05.icache.ReadReq_accesses::0       3658122                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      3658122                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_avg_miss_latency::0 16830.472103                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency 13830.472103                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_hits::0           3657423                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       3657423                       # number of ReadReq hits
system.cpu05.icache.ReadReq_miss_latency     11764500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_rate::0     0.000191                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_misses::0             699                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          699                       # number of ReadReq misses
system.cpu05.icache.ReadReq_mshr_miss_latency      9667500                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::0     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_misses           699                       # number of ReadReq MSHR misses
system.cpu05.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu05.icache.avg_refs              3415.909166                       # Average number of references to valid blocks.
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.demand_accesses::0        3658122                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      3658122                       # number of demand (read+write) accesses
system.cpu05.icache.demand_avg_miss_latency::0 16830.472103                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency 13830.472103                       # average overall mshr miss latency
system.cpu05.icache.demand_hits::0            3657423                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        3657423                       # number of demand (read+write) hits
system.cpu05.icache.demand_miss_latency      11764500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_rate::0      0.000191                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu05.icache.demand_misses::0              699                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          699                       # number of demand (read+write) misses
system.cpu05.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_miss_latency      9667500                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_rate::0     0.000191                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_misses            699                       # number of demand (read+write) MSHR misses
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu05.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu05.icache.overall_accesses::0       3658122                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      3658122                       # number of overall (read+write) accesses
system.cpu05.icache.overall_avg_miss_latency::0 16830.472103                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency 13830.472103                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu05.icache.overall_hits::0           3657423                       # number of overall hits
system.cpu05.icache.overall_hits::1                 0                       # number of overall hits
system.cpu05.icache.overall_hits::total       3657423                       # number of overall hits
system.cpu05.icache.overall_miss_latency     11764500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_rate::0     0.000191                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu05.icache.overall_misses::0             699                       # number of overall misses
system.cpu05.icache.overall_misses::1               0                       # number of overall misses
system.cpu05.icache.overall_misses::total          699                       # number of overall misses
system.cpu05.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_miss_latency      9667500                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_rate::0     0.000191                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_misses           699                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu05.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu05.icache.replacements                  699                       # number of replacements
system.cpu05.icache.sampled_refs                 1211                       # Sample count of references to valid blocks.
system.cpu05.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu05.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu05.icache.total_refs                4136666                       # Total number of references to valid blocks.
system.cpu05.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.writebacks                      0                       # number of writebacks
system.cpu05.idle_fraction                   0.421844                       # Percentage of idle cycles
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.fetch_accesses               3622659                       # ITB accesses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_hits                   3622646                       # ITB hits
system.cpu05.itb.fetch_misses                      13                       # ITB misses
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.callpal::swpctx                   2      0.73%      0.73% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 201     73.09%     73.82% # number of callpals executed
system.cpu05.kern.callpal::rdps                    20      7.27%     81.09% # number of callpals executed
system.cpu05.kern.callpal::rti                     37     13.45%     94.55% # number of callpals executed
system.cpu05.kern.callpal::callsys                  1      0.36%     94.91% # number of callpals executed
system.cpu05.kern.callpal::rdunique                14      5.09%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  275                       # number of callpals executed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.hwrei                      344                       # number of hwrei instructions executed
system.cpu05.kern.inst.quiesce                     14                       # number of quiesce instructions executed
system.cpu05.kern.ipl_count::0                     80     29.30%     29.30% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    10      3.66%     32.97% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    25      9.16%     42.12% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   158     57.88%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                273                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      80     43.24%     43.24% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     10      5.41%     48.65% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     25     13.51%     62.16% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     70     37.84%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 185                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0             9704446500     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               3872500      0.04%     99.41% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              15333000      0.16%     99.57% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              42352000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total         9766004000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.443038                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.mode_good::kernel                23                      
system.cpu05.kern.mode_good::user                  23                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                23                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch_good::kernel     0.589744                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       3725672000     40.20%     40.20% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user         5541151000     59.80%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.not_idle_fraction               0.578156                       # Percentage of non-idle cycles
system.cpu05.numCycles                       19532008                       # number of cpu cycles simulated
system.cpu05.num_insts                        3658101                       # Number of instructions executed
system.cpu05.num_refs                         1802322                       # Number of memory references
system.cpu06.dcache.LoadLockedReq_accesses::0         4488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         4488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::0  5473.102786                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency  2473.102786                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_hits::0          324                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_miss_latency     22790000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_rate::0     0.927807                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_misses::0         4164                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         4164                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency     10298000                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::0     0.927807                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_misses         4164                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.ReadReq_accesses::0       1670678                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1670678                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_avg_miss_latency::0  9092.821583                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency  6092.821583                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_hits::0           1664451                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       1664451                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_miss_latency     56621000                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_rate::0     0.003727                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_misses::0            6227                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         6227                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_mshr_miss_latency     37940000                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::0     0.003727                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_misses          6227                       # number of ReadReq MSHR misses
system.cpu06.dcache.StoreCondReq_accesses::0         4473                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         4473                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_avg_miss_latency::0  5441.904762                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency  2449.690033                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_hits::0          273                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          273                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_miss_latency     22856000                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_rate::0     0.938967                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_misses::0         4200                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         4200                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_mshr_miss_latency     10274000                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::0     0.937626                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_misses         4194                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.WriteReq_accesses::0       122152                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       122152                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_avg_miss_latency::0  8561.549891                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency  5561.549891                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu06.dcache.WriteReq_hits::0           113403                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total       113403                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_miss_latency     74905000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_rate::0     0.071624                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_misses::0           8749                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         8749                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_mshr_miss_latency     48658000                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_rate::0     0.071624                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_misses         8749                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_uncacheable_latency      4713000                       # number of WriteReq MSHR uncacheable cycles
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_refs               549.883188                       # Average number of references to valid blocks.
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.demand_accesses::0        1792830                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1792830                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_avg_miss_latency::0  8782.451923                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency  5782.451923                       # average overall mshr miss latency
system.cpu06.dcache.demand_hits::0            1777854                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1777854                       # number of demand (read+write) hits
system.cpu06.dcache.demand_miss_latency     131526000                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_rate::0      0.008353                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.dcache.demand_misses::0            14976                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        14976                       # number of demand (read+write) misses
system.cpu06.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_miss_latency     86598000                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_rate::0     0.008353                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_misses          14976                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dcache.occ_%::0                 0.504956                       # Average percentage of cache occupancy
system.cpu06.dcache.occ_blocks::0          517.074476                       # Average occupied blocks per context
system.cpu06.dcache.overall_accesses::0       1792830                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1792830                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_avg_miss_latency::0  8782.451923                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency  5782.451923                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu06.dcache.overall_hits::0           1777854                       # number of overall hits
system.cpu06.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1777854                       # number of overall hits
system.cpu06.dcache.overall_miss_latency    131526000                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_rate::0     0.008353                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.dcache.overall_misses::0           14976                       # number of overall misses
system.cpu06.dcache.overall_misses::1               0                       # number of overall misses
system.cpu06.dcache.overall_misses::total        14976                       # number of overall misses
system.cpu06.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_miss_latency     86598000                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_rate::0     0.008353                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_misses         14976                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_uncacheable_latency      4713000                       # number of overall MSHR uncacheable cycles
system.cpu06.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.dcache.replacements                  436                       # number of replacements
system.cpu06.dcache.sampled_refs                  916                       # Sample count of references to valid blocks.
system.cpu06.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.dcache.tagsinuse              517.074476                       # Cycle average of tags in use
system.cpu06.dcache.total_refs                 503693                       # Total number of references to valid blocks.
system.cpu06.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.writebacks                    213                       # number of writebacks
system.cpu06.dtb.data_accesses                1787538                       # DTB accesses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_hits                    1801793                       # DTB hits
system.cpu06.dtb.data_misses                       21                       # DTB misses
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.read_accesses                1666363                       # DTB read accesses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_hits                    1675136                       # DTB read hits
system.cpu06.dtb.read_misses                       19                       # DTB read misses
system.cpu06.dtb.write_accesses                121175                       # DTB write accesses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_hits                    126657                       # DTB write hits
system.cpu06.dtb.write_misses                       2                       # DTB write misses
system.cpu06.icache.ReadReq_accesses::0       3657172                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      3657172                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_avg_miss_latency::0 16828.467153                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency 13828.467153                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_hits::0           3656487                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       3656487                       # number of ReadReq hits
system.cpu06.icache.ReadReq_miss_latency     11527500                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_rate::0     0.000187                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_misses::0             685                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          685                       # number of ReadReq misses
system.cpu06.icache.ReadReq_mshr_miss_latency      9472500                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::0     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_misses           685                       # number of ReadReq MSHR misses
system.cpu06.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu06.icache.avg_refs              3488.543860                       # Average number of references to valid blocks.
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.demand_accesses::0        3657172                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      3657172                       # number of demand (read+write) accesses
system.cpu06.icache.demand_avg_miss_latency::0 16828.467153                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency 13828.467153                       # average overall mshr miss latency
system.cpu06.icache.demand_hits::0            3656487                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        3656487                       # number of demand (read+write) hits
system.cpu06.icache.demand_miss_latency      11527500                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_rate::0      0.000187                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu06.icache.demand_misses::0              685                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          685                       # number of demand (read+write) misses
system.cpu06.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_miss_latency      9472500                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_rate::0     0.000187                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_misses            685                       # number of demand (read+write) MSHR misses
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu06.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu06.icache.overall_accesses::0       3657172                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      3657172                       # number of overall (read+write) accesses
system.cpu06.icache.overall_avg_miss_latency::0 16828.467153                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency 13828.467153                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu06.icache.overall_hits::0           3656487                       # number of overall hits
system.cpu06.icache.overall_hits::1                 0                       # number of overall hits
system.cpu06.icache.overall_hits::total       3656487                       # number of overall hits
system.cpu06.icache.overall_miss_latency     11527500                       # number of overall miss cycles
system.cpu06.icache.overall_miss_rate::0     0.000187                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu06.icache.overall_misses::0             685                       # number of overall misses
system.cpu06.icache.overall_misses::1               0                       # number of overall misses
system.cpu06.icache.overall_misses::total          685                       # number of overall misses
system.cpu06.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_miss_latency      9472500                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_rate::0     0.000187                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_misses           685                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu06.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu06.icache.replacements                  685                       # number of replacements
system.cpu06.icache.sampled_refs                 1197                       # Sample count of references to valid blocks.
system.cpu06.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu06.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu06.icache.total_refs                4175787                       # Total number of references to valid blocks.
system.cpu06.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.writebacks                      0                       # number of writebacks
system.cpu06.idle_fraction                   0.422036                       # Percentage of idle cycles
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.fetch_accesses               3622208                       # ITB accesses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_hits                   3622195                       # ITB hits
system.cpu06.itb.fetch_misses                      13                       # ITB misses
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.callpal::swpctx                   2      0.73%      0.73% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 200     72.99%     73.72% # number of callpals executed
system.cpu06.kern.callpal::rdps                    20      7.30%     81.02% # number of callpals executed
system.cpu06.kern.callpal::rti                     37     13.50%     94.53% # number of callpals executed
system.cpu06.kern.callpal::callsys                  1      0.36%     94.89% # number of callpals executed
system.cpu06.kern.callpal::rdunique                14      5.11%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  274                       # number of callpals executed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.hwrei                      343                       # number of hwrei instructions executed
system.cpu06.kern.inst.quiesce                     15                       # number of quiesce instructions executed
system.cpu06.kern.ipl_count::0                     80     29.41%     29.41% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    10      3.68%     33.09% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    25      9.19%     42.28% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   157     57.72%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                272                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                      80     43.48%     43.48% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     10      5.43%     48.91% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     25     13.59%     62.50% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                     69     37.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 184                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0             9706364000     99.40%     99.40% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               3696500      0.04%     99.44% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              15022500      0.15%     99.59% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              39903000      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total         9764986000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.439490                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.mode_good::kernel                22                      
system.cpu06.kern.mode_good::user                  22                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                22                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch_good::kernel     0.564103                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       3819982000     40.81%     40.81% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user         5541275000     59.19%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.not_idle_fraction               0.577964                       # Percentage of non-idle cycles
system.cpu06.numCycles                       19529972                       # number of cpu cycles simulated
system.cpu06.num_insts                        3657151                       # Number of instructions executed
system.cpu06.num_refs                         1801936                       # Number of memory references
system.cpu07.dcache.LoadLockedReq_accesses::0         4397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total         4397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::0  5613.042436                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency  2613.042436                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_hits::0          226                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          226                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_miss_latency     23412000                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_rate::0     0.948601                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_misses::0         4171                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         4171                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency     10899000                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::0     0.948601                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_misses         4171                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.ReadReq_accesses::0       1664253                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      1664253                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_avg_miss_latency::0  9161.034428                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency  6161.034428                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_hits::0           1657950                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       1657950                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_miss_latency     57742000                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_rate::0     0.003787                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_misses::0            6303                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         6303                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_mshr_miss_latency     38833000                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::0     0.003787                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_misses          6303                       # number of ReadReq MSHR misses
system.cpu07.dcache.StoreCondReq_accesses::0         4382                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total         4382                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_avg_miss_latency::0  5483.151400                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency  2501.428571                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_hits::0          168                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          168                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_miss_latency     23106000                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_rate::0     0.961661                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_misses::0         4214                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         4214                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_mshr_miss_latency     10506000                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::0     0.958466                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_misses         4200                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.WriteReq_accesses::0       122142                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       122142                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_avg_miss_latency::0  8684.883058                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency  5684.883058                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu07.dcache.WriteReq_hits::0           113377                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total       113377                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_miss_latency     76123000                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_rate::0     0.071761                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_misses::0           8765                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         8765                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_mshr_miss_latency     49828000                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_rate::0     0.071761                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_misses         8765                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_uncacheable_latency      4753500                       # number of WriteReq MSHR uncacheable cycles
system.cpu07.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_refs              1605.998247                       # Average number of references to valid blocks.
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.demand_accesses::0        1786395                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1786395                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_avg_miss_latency::0  8884.058933                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency  5884.058933                       # average overall mshr miss latency
system.cpu07.dcache.demand_hits::0            1771327                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1771327                       # number of demand (read+write) hits
system.cpu07.dcache.demand_miss_latency     133865000                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_rate::0      0.008435                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.dcache.demand_misses::0            15068                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total        15068                       # number of demand (read+write) misses
system.cpu07.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_miss_latency     88661000                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_rate::0     0.008435                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_misses          15068                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dcache.occ_%::0                 0.638951                       # Average percentage of cache occupancy
system.cpu07.dcache.occ_blocks::0          654.285469                       # Average occupied blocks per context
system.cpu07.dcache.overall_accesses::0       1786395                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1786395                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_avg_miss_latency::0  8884.058933                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency  5884.058933                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu07.dcache.overall_hits::0           1771327                       # number of overall hits
system.cpu07.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1771327                       # number of overall hits
system.cpu07.dcache.overall_miss_latency    133865000                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_rate::0     0.008435                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.dcache.overall_misses::0           15068                       # number of overall misses
system.cpu07.dcache.overall_misses::1               0                       # number of overall misses
system.cpu07.dcache.overall_misses::total        15068                       # number of overall misses
system.cpu07.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_miss_latency     88661000                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_rate::0     0.008435                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_misses         15068                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_uncacheable_latency      4753500                       # number of overall MSHR uncacheable cycles
system.cpu07.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.dcache.replacements                  449                       # number of replacements
system.cpu07.dcache.sampled_refs                 1141                       # Sample count of references to valid blocks.
system.cpu07.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.dcache.tagsinuse              654.285469                       # Cycle average of tags in use
system.cpu07.dcache.total_refs                1832444                       # Total number of references to valid blocks.
system.cpu07.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.writebacks                    246                       # number of writebacks
system.cpu07.dtb.data_accesses                1781518                       # DTB accesses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_hits                    1795175                       # DTB hits
system.cpu07.dtb.data_misses                       21                       # DTB misses
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.read_accesses                1660443                       # DTB read accesses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_hits                    1668620                       # DTB read hits
system.cpu07.dtb.read_misses                       19                       # DTB read misses
system.cpu07.dtb.write_accesses                121075                       # DTB write accesses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_hits                    126555                       # DTB write hits
system.cpu07.dtb.write_misses                       2                       # DTB write misses
system.cpu07.icache.ReadReq_accesses::0       3643804                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      3643804                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_avg_miss_latency::0 16642.020498                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency 13642.020498                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_hits::0           3643121                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       3643121                       # number of ReadReq hits
system.cpu07.icache.ReadReq_miss_latency     11366500                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_rate::0     0.000187                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_misses::0             683                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          683                       # number of ReadReq misses
system.cpu07.icache.ReadReq_mshr_miss_latency      9317500                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::0     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_misses           683                       # number of ReadReq MSHR misses
system.cpu07.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu07.icache.avg_refs              3544.253556                       # Average number of references to valid blocks.
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.demand_accesses::0        3643804                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      3643804                       # number of demand (read+write) accesses
system.cpu07.icache.demand_avg_miss_latency::0 16642.020498                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency 13642.020498                       # average overall mshr miss latency
system.cpu07.icache.demand_hits::0            3643121                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        3643121                       # number of demand (read+write) hits
system.cpu07.icache.demand_miss_latency      11366500                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_rate::0      0.000187                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu07.icache.demand_misses::0              683                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          683                       # number of demand (read+write) misses
system.cpu07.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_miss_latency      9317500                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_rate::0     0.000187                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_misses            683                       # number of demand (read+write) MSHR misses
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu07.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu07.icache.overall_accesses::0       3643804                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      3643804                       # number of overall (read+write) accesses
system.cpu07.icache.overall_avg_miss_latency::0 16642.020498                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency 13642.020498                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu07.icache.overall_hits::0           3643121                       # number of overall hits
system.cpu07.icache.overall_hits::1                 0                       # number of overall hits
system.cpu07.icache.overall_hits::total       3643121                       # number of overall hits
system.cpu07.icache.overall_miss_latency     11366500                       # number of overall miss cycles
system.cpu07.icache.overall_miss_rate::0     0.000187                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu07.icache.overall_misses::0             683                       # number of overall misses
system.cpu07.icache.overall_misses::1               0                       # number of overall misses
system.cpu07.icache.overall_misses::total          683                       # number of overall misses
system.cpu07.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_miss_latency      9317500                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_rate::0     0.000187                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_misses           683                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu07.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu07.icache.replacements                  683                       # number of replacements
system.cpu07.icache.sampled_refs                 1195                       # Sample count of references to valid blocks.
system.cpu07.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu07.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu07.icache.total_refs                4235383                       # Total number of references to valid blocks.
system.cpu07.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.writebacks                      0                       # number of writebacks
system.cpu07.idle_fraction                   0.423782                       # Percentage of idle cycles
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.fetch_accesses               3610157                       # ITB accesses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_hits                   3610144                       # ITB hits
system.cpu07.itb.fetch_misses                      13                       # ITB misses
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.callpal::swpctx                   2      0.73%      0.73% # number of callpals executed
system.cpu07.kern.callpal::swpipl                 199     72.89%     73.63% # number of callpals executed
system.cpu07.kern.callpal::rdps                    20      7.33%     80.95% # number of callpals executed
system.cpu07.kern.callpal::rti                     37     13.55%     94.51% # number of callpals executed
system.cpu07.kern.callpal::callsys                  1      0.37%     94.87% # number of callpals executed
system.cpu07.kern.callpal::rdunique                14      5.13%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  273                       # number of callpals executed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.hwrei                      342                       # number of hwrei instructions executed
system.cpu07.kern.inst.quiesce                     16                       # number of quiesce instructions executed
system.cpu07.kern.ipl_count::0                     80     29.52%     29.52% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    10      3.69%     33.21% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    25      9.23%     42.44% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   156     57.56%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                271                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                      80     43.72%     43.72% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     10      5.46%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     25     13.66%     62.84% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                     68     37.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 183                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0             9706388500     99.41%     99.41% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               3971500      0.04%     99.45% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              15164000      0.16%     99.60% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              38892000      0.40%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total         9764416000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.435897                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.mode_good::kernel                21                      
system.cpu07.kern.mode_good::user                  21                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                21                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch_good::kernel     0.538462                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel       3862427000     41.15%     41.15% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user         5523316000     58.85%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.not_idle_fraction               0.576218                       # Percentage of non-idle cycles
system.cpu07.numCycles                       19528832                       # number of cpu cycles simulated
system.cpu07.num_insts                        3643783                       # Number of instructions executed
system.cpu07.num_refs                         1795319                       # Number of memory references
system.cpu08.dcache.LoadLockedReq_accesses::0         4442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total         4442                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::0  5614.224138                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency  2614.224138                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_hits::0          266                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          266                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_miss_latency     23445000                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_rate::0     0.940117                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_misses::0         4176                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         4176                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency     10917000                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::0     0.940117                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_misses         4176                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.ReadReq_accesses::0       1656614                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1656614                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_avg_miss_latency::0  9254.119138                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency  6254.119138                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_hits::0           1650302                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       1650302                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_miss_latency     58412000                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_rate::0     0.003810                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_misses::0            6312                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         6312                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_mshr_miss_latency     39476000                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::0     0.003810                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_misses          6312                       # number of ReadReq MSHR misses
system.cpu08.dcache.StoreCondReq_accesses::0         4420                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total         4420                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_avg_miss_latency::0  5419.454330                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency  2438.809524                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_hits::0          205                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          205                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_miss_latency     22843000                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_rate::0     0.953620                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_misses::0         4215                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         4215                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_mshr_miss_latency     10243000                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::0     0.950226                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_misses         4200                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.WriteReq_accesses::0       122139                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       122139                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_avg_miss_latency::0  8523.096273                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency  5523.096273                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu08.dcache.WriteReq_hits::0           113393                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total       113393                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_miss_latency     74543000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_rate::0     0.071607                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_misses::0           8746                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         8746                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_mshr_miss_latency     48305000                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_rate::0     0.071607                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_misses         8746                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_uncacheable_latency      4673000                       # number of WriteReq MSHR uncacheable cycles
system.cpu08.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_refs               835.063046                       # Average number of references to valid blocks.
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.demand_accesses::0        1778753                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1778753                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_avg_miss_latency::0  8829.525833                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency  5829.525833                       # average overall mshr miss latency
system.cpu08.dcache.demand_hits::0            1763695                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1763695                       # number of demand (read+write) hits
system.cpu08.dcache.demand_miss_latency     132955000                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_rate::0      0.008465                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.dcache.demand_misses::0            15058                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total        15058                       # number of demand (read+write) misses
system.cpu08.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_miss_latency     87781000                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_rate::0     0.008465                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_misses          15058                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dcache.occ_%::0                 0.589878                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu08.dcache.occ_blocks::0          604.034791                       # Average occupied blocks per context
system.cpu08.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu08.dcache.overall_accesses::0       1778753                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1778753                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_avg_miss_latency::0  8829.525833                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency  5829.525833                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu08.dcache.overall_hits::0           1763695                       # number of overall hits
system.cpu08.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1763695                       # number of overall hits
system.cpu08.dcache.overall_miss_latency    132955000                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_rate::0     0.008465                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.dcache.overall_misses::0           15058                       # number of overall misses
system.cpu08.dcache.overall_misses::1               0                       # number of overall misses
system.cpu08.dcache.overall_misses::total        15058                       # number of overall misses
system.cpu08.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_miss_latency     87781000                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_rate::0     0.008465                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_misses         15058                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_uncacheable_latency      4673000                       # number of overall MSHR uncacheable cycles
system.cpu08.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.dcache.replacements                  436                       # number of replacements
system.cpu08.dcache.sampled_refs                 1031                       # Sample count of references to valid blocks.
system.cpu08.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.dcache.tagsinuse              602.034791                       # Cycle average of tags in use
system.cpu08.dcache.total_refs                 860950                       # Total number of references to valid blocks.
system.cpu08.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.writebacks                    231                       # number of writebacks
system.cpu08.dtb.data_accesses                1772646                       # DTB accesses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_hits                    1787616                       # DTB hits
system.cpu08.dtb.data_misses                       21                       # DTB misses
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.read_accesses                1651537                       # DTB read accesses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_hits                    1661026                       # DTB read hits
system.cpu08.dtb.read_misses                       19                       # DTB read misses
system.cpu08.dtb.write_accesses                121109                       # DTB write accesses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_hits                    126590                       # DTB write hits
system.cpu08.dtb.write_misses                       2                       # DTB write misses
system.cpu08.icache.ReadReq_accesses::0       3628559                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      3628559                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_avg_miss_latency::0 17309.523810                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency 14309.523810                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_hits::0           3627866                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       3627866                       # number of ReadReq hits
system.cpu08.icache.ReadReq_miss_latency     11995500                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_rate::0     0.000191                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_misses::0             693                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          693                       # number of ReadReq misses
system.cpu08.icache.ReadReq_mshr_miss_latency      9916500                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::0     0.000191                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_misses           693                       # number of ReadReq MSHR misses
system.cpu08.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu08.icache.avg_refs              4082.370954                       # Average number of references to valid blocks.
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.demand_accesses::0        3628559                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      3628559                       # number of demand (read+write) accesses
system.cpu08.icache.demand_avg_miss_latency::0 17309.523810                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency 14309.523810                       # average overall mshr miss latency
system.cpu08.icache.demand_hits::0            3627866                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        3627866                       # number of demand (read+write) hits
system.cpu08.icache.demand_miss_latency      11995500                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_rate::0      0.000191                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu08.icache.demand_misses::0              693                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          693                       # number of demand (read+write) misses
system.cpu08.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_miss_latency      9916500                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_rate::0     0.000191                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_misses            693                       # number of demand (read+write) MSHR misses
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu08.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu08.icache.overall_accesses::0       3628559                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      3628559                       # number of overall (read+write) accesses
system.cpu08.icache.overall_avg_miss_latency::0 17309.523810                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency 14309.523810                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu08.icache.overall_hits::0           3627866                       # number of overall hits
system.cpu08.icache.overall_hits::1                 0                       # number of overall hits
system.cpu08.icache.overall_hits::total       3627866                       # number of overall hits
system.cpu08.icache.overall_miss_latency     11995500                       # number of overall miss cycles
system.cpu08.icache.overall_miss_rate::0     0.000191                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu08.icache.overall_misses::0             693                       # number of overall misses
system.cpu08.icache.overall_misses::1               0                       # number of overall misses
system.cpu08.icache.overall_misses::total          693                       # number of overall misses
system.cpu08.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_miss_latency      9916500                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_rate::0     0.000191                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_misses           693                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu08.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu08.icache.replacements                  693                       # number of replacements
system.cpu08.icache.sampled_refs                 1205                       # Sample count of references to valid blocks.
system.cpu08.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu08.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu08.icache.total_refs                4919257                       # Total number of references to valid blocks.
system.cpu08.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.writebacks                      0                       # number of writebacks
system.cpu08.idle_fraction                   0.426184                       # Percentage of idle cycles
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.fetch_accesses               3592402                       # ITB accesses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_hits                   3592389                       # ITB hits
system.cpu08.itb.fetch_misses                      13                       # ITB misses
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.callpal::swpctx                   2      0.74%      0.74% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 198     72.79%     73.53% # number of callpals executed
system.cpu08.kern.callpal::rdps                    20      7.35%     80.88% # number of callpals executed
system.cpu08.kern.callpal::rti                     37     13.60%     94.49% # number of callpals executed
system.cpu08.kern.callpal::callsys                  1      0.37%     94.85% # number of callpals executed
system.cpu08.kern.callpal::rdunique                14      5.15%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  272                       # number of callpals executed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.hwrei                      341                       # number of hwrei instructions executed
system.cpu08.kern.inst.quiesce                     17                       # number of quiesce instructions executed
system.cpu08.kern.ipl_count::0                     80     29.63%     29.63% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    10      3.70%     33.33% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    25      9.26%     42.59% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   155     57.41%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                270                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                      80     43.96%     43.96% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     10      5.49%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     25     13.74%     63.19% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                     67     36.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 182                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0             9705716000     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               3805500      0.04%     99.42% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              14888500      0.15%     99.57% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              41624000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total         9766034000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.432258                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.mode_good::kernel                20                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch_good::kernel     0.512821                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel       3932908000     41.71%     41.71% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user         5496720000     58.29%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.not_idle_fraction               0.573816                       # Percentage of non-idle cycles
system.cpu08.numCycles                       19532068                       # number of cpu cycles simulated
system.cpu08.num_insts                        3628538                       # Number of instructions executed
system.cpu08.num_refs                         1787760                       # Number of memory references
system.cpu09.dcache.LoadLockedReq_accesses::0         4412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total         4412                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::0  5375.990396                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency  2375.990396                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_hits::0          247                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          247                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_miss_latency     22391000                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_rate::0     0.944016                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_misses::0         4165                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         4165                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency      9896000                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::0     0.944016                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_misses         4165                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.ReadReq_accesses::0       1648009                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      1648009                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_avg_miss_latency::0  9401.881078                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency  6401.881078                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_hits::0           1641736                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       1641736                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_miss_latency     58978000                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_rate::0     0.003806                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_misses::0            6273                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         6273                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_mshr_miss_latency     40159000                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::0     0.003806                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_misses          6273                       # number of ReadReq MSHR misses
system.cpu09.dcache.StoreCondReq_accesses::0         4401                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total         4401                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_avg_miss_latency::0  5504.275534                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency  2514.754879                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_hits::0          191                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          191                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_miss_latency     23173000                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_rate::0     0.956601                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_misses::0         4210                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         4210                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_mshr_miss_latency     10567000                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::0     0.954783                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_misses         4202                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.WriteReq_accesses::0       122135                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       122135                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_avg_miss_latency::0  8788.591372                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency  5788.591372                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu09.dcache.WriteReq_hits::0           113396                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total       113396                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_miss_latency     76803500                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_rate::0     0.071552                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_misses::0           8739                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         8739                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_mshr_miss_latency     50586500                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_rate::0     0.071552                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_misses         8739                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_uncacheable_latency      4546000                       # number of WriteReq MSHR uncacheable cycles
system.cpu09.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_refs              2223.024809                       # Average number of references to valid blocks.
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.demand_accesses::0        1770144                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1770144                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_avg_miss_latency::0  9044.864109                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency  6044.864109                       # average overall mshr miss latency
system.cpu09.dcache.demand_hits::0            1755132                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1755132                       # number of demand (read+write) hits
system.cpu09.dcache.demand_miss_latency     135781500                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_rate::0      0.008481                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.dcache.demand_misses::0            15012                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total        15012                       # number of demand (read+write) misses
system.cpu09.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_miss_latency     90745500                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_rate::0     0.008481                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_misses          15012                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dcache.occ_%::0                 0.563783                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu09.dcache.occ_blocks::0          577.313524                       # Average occupied blocks per context
system.cpu09.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu09.dcache.overall_accesses::0       1770144                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1770144                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_avg_miss_latency::0  9044.864109                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency  6044.864109                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu09.dcache.overall_hits::0           1755132                       # number of overall hits
system.cpu09.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1755132                       # number of overall hits
system.cpu09.dcache.overall_miss_latency    135781500                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_rate::0     0.008481                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.dcache.overall_misses::0           15012                       # number of overall misses
system.cpu09.dcache.overall_misses::1               0                       # number of overall misses
system.cpu09.dcache.overall_misses::total        15012                       # number of overall misses
system.cpu09.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_miss_latency     90745500                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_rate::0     0.008481                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_misses         15012                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_uncacheable_latency      4546000                       # number of overall MSHR uncacheable cycles
system.cpu09.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.dcache.replacements                  525                       # number of replacements
system.cpu09.dcache.sampled_refs                 1048                       # Sample count of references to valid blocks.
system.cpu09.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.dcache.tagsinuse              576.313524                       # Cycle average of tags in use
system.cpu09.dcache.total_refs                2329730                       # Total number of references to valid blocks.
system.cpu09.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.writebacks                    267                       # number of writebacks
system.cpu09.dtb.data_accesses                1765724                       # DTB accesses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_hits                    1778958                       # DTB hits
system.cpu09.dtb.data_misses                       21                       # DTB misses
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.read_accesses                1644628                       # DTB read accesses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_hits                    1652391                       # DTB read hits
system.cpu09.dtb.read_misses                       19                       # DTB read misses
system.cpu09.dtb.write_accesses                121096                       # DTB write accesses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_hits                    126567                       # DTB write hits
system.cpu09.dtb.write_misses                       2                       # DTB write misses
system.cpu09.icache.ReadReq_accesses::0       3611190                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      3611190                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_avg_miss_latency::0 16631.039531                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency 13631.039531                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_hits::0           3610507                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       3610507                       # number of ReadReq hits
system.cpu09.icache.ReadReq_miss_latency     11359000                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_rate::0     0.000189                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_misses::0             683                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          683                       # number of ReadReq misses
system.cpu09.icache.ReadReq_mshr_miss_latency      9310000                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::0     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_misses           683                       # number of ReadReq MSHR misses
system.cpu09.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu09.icache.avg_refs              3640.809205                       # Average number of references to valid blocks.
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.demand_accesses::0        3611190                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      3611190                       # number of demand (read+write) accesses
system.cpu09.icache.demand_avg_miss_latency::0 16631.039531                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency 13631.039531                       # average overall mshr miss latency
system.cpu09.icache.demand_hits::0            3610507                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        3610507                       # number of demand (read+write) hits
system.cpu09.icache.demand_miss_latency      11359000                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_rate::0      0.000189                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu09.icache.demand_misses::0              683                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          683                       # number of demand (read+write) misses
system.cpu09.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_miss_latency      9310000                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_rate::0     0.000189                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_misses            683                       # number of demand (read+write) MSHR misses
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu09.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu09.icache.overall_accesses::0       3611190                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      3611190                       # number of overall (read+write) accesses
system.cpu09.icache.overall_avg_miss_latency::0 16631.039531                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency 13631.039531                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu09.icache.overall_hits::0           3610507                       # number of overall hits
system.cpu09.icache.overall_hits::1                 0                       # number of overall hits
system.cpu09.icache.overall_hits::total       3610507                       # number of overall hits
system.cpu09.icache.overall_miss_latency     11359000                       # number of overall miss cycles
system.cpu09.icache.overall_miss_rate::0     0.000189                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu09.icache.overall_misses::0             683                       # number of overall misses
system.cpu09.icache.overall_misses::1               0                       # number of overall misses
system.cpu09.icache.overall_misses::total          683                       # number of overall misses
system.cpu09.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_miss_latency      9310000                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_rate::0     0.000189                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_misses           683                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu09.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu09.icache.replacements                  683                       # number of replacements
system.cpu09.icache.sampled_refs                 1195                       # Sample count of references to valid blocks.
system.cpu09.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu09.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu09.icache.total_refs                4350767                       # Total number of references to valid blocks.
system.cpu09.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.writebacks                      0                       # number of writebacks
system.cpu09.idle_fraction                   0.428713                       # Percentage of idle cycles
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.fetch_accesses               3578572                       # ITB accesses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_hits                   3578559                       # ITB hits
system.cpu09.itb.fetch_misses                      13                       # ITB misses
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.callpal::swpctx                   2      0.73%      0.73% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 200     72.99%     73.72% # number of callpals executed
system.cpu09.kern.callpal::rdps                    20      7.30%     81.02% # number of callpals executed
system.cpu09.kern.callpal::rti                     37     13.50%     94.53% # number of callpals executed
system.cpu09.kern.callpal::callsys                  1      0.36%     94.89% # number of callpals executed
system.cpu09.kern.callpal::rdunique                14      5.11%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  274                       # number of callpals executed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.hwrei                      343                       # number of hwrei instructions executed
system.cpu09.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu09.kern.ipl_count::0                     82     30.15%     30.15% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    10      3.68%     33.82% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    25      9.19%     43.01% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   155     56.99%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                272                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                      82     44.32%     44.32% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     10      5.41%     49.73% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     25     13.51%     63.24% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                     68     36.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 185                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0             9710759000     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               3331000      0.03%     99.47% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              15170000      0.16%     99.63% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              36277000      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total         9765537000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.438710                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.mode_good::kernel                18                      
system.cpu09.kern.mode_good::user                  18                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                18                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch_good::kernel     0.461538                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       3971508000     42.02%     42.02% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user         5479432000     57.98%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.not_idle_fraction               0.571287                       # Percentage of non-idle cycles
system.cpu09.numCycles                       19531074                       # number of cpu cycles simulated
system.cpu09.num_insts                        3611169                       # Number of instructions executed
system.cpu09.num_refs                         1779104                       # Number of memory references
system.cpu10.dcache.LoadLockedReq_accesses::0         6544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total         6544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::0  5565.144231                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency  2565.144231                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::0         2384                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total         2384                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_miss_latency     23151000                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_rate::0     0.635697                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_misses::0         4160                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         4160                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency     10671000                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::0     0.635697                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_misses         4160                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.ReadReq_accesses::0       1632270                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1632270                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_avg_miss_latency::0  9329.805996                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency  6329.805996                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_hits::0           1626033                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       1626033                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_miss_latency     58190000                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_rate::0     0.003821                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_misses::0            6237                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         6237                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_mshr_miss_latency     39479000                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::0     0.003821                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_misses          6237                       # number of ReadReq MSHR misses
system.cpu10.dcache.StoreCondReq_accesses::0         6535                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total         6535                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_avg_miss_latency::0  5578.009974                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency  2587.297812                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::0         2324                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total         2324                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_miss_latency     23489000                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_rate::0     0.644376                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_misses::0         4211                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         4211                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency     10877000                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::0     0.643305                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_misses         4204                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.WriteReq_accesses::0       122464                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       122464                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_avg_miss_latency::0  8783.604305                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency  5783.604305                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu10.dcache.WriteReq_hits::0           113730                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total       113730                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_miss_latency     76716000                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_rate::0     0.071319                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_misses::0           8734                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         8734                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_mshr_miss_latency     50514000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::0     0.071319                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_misses         8734                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_uncacheable_latency      4648500                       # number of WriteReq MSHR uncacheable cycles
system.cpu10.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_refs               427.143288                       # Average number of references to valid blocks.
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.demand_accesses::0        1754734                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1754734                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_avg_miss_latency::0  9011.154899                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency  6011.154899                       # average overall mshr miss latency
system.cpu10.dcache.demand_hits::0            1739763                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1739763                       # number of demand (read+write) hits
system.cpu10.dcache.demand_miss_latency     134906000                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_rate::0      0.008532                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.dcache.demand_misses::0            14971                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total        14971                       # number of demand (read+write) misses
system.cpu10.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_miss_latency     89993000                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::0     0.008532                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_misses          14971                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dcache.occ_%::0                 0.732458                       # Average percentage of cache occupancy
system.cpu10.dcache.occ_blocks::0          750.037194                       # Average occupied blocks per context
system.cpu10.dcache.overall_accesses::0       1754734                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1754734                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_avg_miss_latency::0  9011.154899                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency  6011.154899                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu10.dcache.overall_hits::0           1739763                       # number of overall hits
system.cpu10.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1739763                       # number of overall hits
system.cpu10.dcache.overall_miss_latency    134906000                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_rate::0     0.008532                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.dcache.overall_misses::0           14971                       # number of overall misses
system.cpu10.dcache.overall_misses::1               0                       # number of overall misses
system.cpu10.dcache.overall_misses::total        14971                       # number of overall misses
system.cpu10.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_miss_latency     89993000                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_rate::0     0.008532                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_misses         14971                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_uncacheable_latency      4648500                       # number of overall MSHR uncacheable cycles
system.cpu10.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.dcache.replacements                  639                       # number of replacements
system.cpu10.dcache.sampled_refs                 1326                       # Sample count of references to valid blocks.
system.cpu10.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.dcache.tagsinuse              750.037194                       # Cycle average of tags in use
system.cpu10.dcache.total_refs                 566392                       # Total number of references to valid blocks.
system.cpu10.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.writebacks                    333                       # number of writebacks
system.cpu10.dtb.data_accesses                1753459                       # DTB accesses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_hits                    1767814                       # DTB hits
system.cpu10.dtb.data_misses                       21                       # DTB misses
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.read_accesses                1630265                       # DTB read accesses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_hits                    1638784                       # DTB read hits
system.cpu10.dtb.read_misses                       19                       # DTB read misses
system.cpu10.dtb.write_accesses                123194                       # DTB write accesses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_hits                    129030                       # DTB write hits
system.cpu10.dtb.write_misses                       2                       # DTB write misses
system.cpu10.icache.ReadReq_accesses::0       3590671                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      3590671                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_avg_miss_latency::0 16073.952880                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency 13073.952880                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_hits::0           3589907                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       3589907                       # number of ReadReq hits
system.cpu10.icache.ReadReq_miss_latency     12280500                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_rate::0     0.000213                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_misses::0             764                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          764                       # number of ReadReq misses
system.cpu10.icache.ReadReq_mshr_miss_latency      9988500                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::0     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_misses           764                       # number of ReadReq MSHR misses
system.cpu10.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu10.icache.avg_refs              2854.537618                       # Average number of references to valid blocks.
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.demand_accesses::0        3590671                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      3590671                       # number of demand (read+write) accesses
system.cpu10.icache.demand_avg_miss_latency::0 16073.952880                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency 13073.952880                       # average overall mshr miss latency
system.cpu10.icache.demand_hits::0            3589907                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        3589907                       # number of demand (read+write) hits
system.cpu10.icache.demand_miss_latency      12280500                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_rate::0      0.000213                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu10.icache.demand_misses::0              764                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          764                       # number of demand (read+write) misses
system.cpu10.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_miss_latency      9988500                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::0     0.000213                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_misses            764                       # number of demand (read+write) MSHR misses
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu10.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu10.icache.overall_accesses::0       3590671                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      3590671                       # number of overall (read+write) accesses
system.cpu10.icache.overall_avg_miss_latency::0 16073.952880                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency 13073.952880                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu10.icache.overall_hits::0           3589907                       # number of overall hits
system.cpu10.icache.overall_hits::1                 0                       # number of overall hits
system.cpu10.icache.overall_hits::total       3589907                       # number of overall hits
system.cpu10.icache.overall_miss_latency     12280500                       # number of overall miss cycles
system.cpu10.icache.overall_miss_rate::0     0.000213                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu10.icache.overall_misses::0             764                       # number of overall misses
system.cpu10.icache.overall_misses::1               0                       # number of overall misses
system.cpu10.icache.overall_misses::total          764                       # number of overall misses
system.cpu10.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_miss_latency      9988500                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_rate::0     0.000213                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_misses           764                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu10.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu10.icache.replacements                  764                       # number of replacements
system.cpu10.icache.sampled_refs                 1276                       # Sample count of references to valid blocks.
system.cpu10.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu10.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu10.icache.total_refs                3642390                       # Total number of references to valid blocks.
system.cpu10.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.writebacks                      0                       # number of writebacks
system.cpu10.idle_fraction                   0.431842                       # Percentage of idle cycles
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.fetch_accesses               3554211                       # ITB accesses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_hits                   3554198                       # ITB hits
system.cpu10.itb.fetch_misses                      13                       # ITB misses
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.callpal::swpctx                   2      0.68%      0.68% # number of callpals executed
system.cpu10.kern.callpal::swpipl                 219     74.74%     75.43% # number of callpals executed
system.cpu10.kern.callpal::rdps                    20      6.83%     82.25% # number of callpals executed
system.cpu10.kern.callpal::rti                     37     12.63%     94.88% # number of callpals executed
system.cpu10.kern.callpal::callsys                  1      0.34%     95.22% # number of callpals executed
system.cpu10.kern.callpal::rdunique                14      4.78%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  293                       # number of callpals executed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.hwrei                      362                       # number of hwrei instructions executed
system.cpu10.kern.inst.quiesce                     20                       # number of quiesce instructions executed
system.cpu10.kern.ipl_count::0                     92     31.62%     31.62% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    10      3.44%     35.05% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    25      8.59%     43.64% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   164     56.36%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                291                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                      92     45.10%     45.10% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     10      4.90%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     25     12.25%     62.25% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                     77     37.75%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 204                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0             9706359500     99.40%     99.40% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3715000      0.04%     99.44% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              14987500      0.15%     99.59% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              40142000      0.41%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total         9765204000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.469512                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.mode_good::kernel                17                      
system.cpu10.kern.mode_good::user                  17                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch::kernel              39                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch_good::kernel     0.435897                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel       3135430000     36.54%     36.54% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user         5444338000     63.46%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      2                       # number of times the context was actually changed
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.not_idle_fraction               0.568158                       # Percentage of non-idle cycles
system.cpu10.numCycles                       19530408                       # number of cpu cycles simulated
system.cpu10.num_insts                        3590650                       # Number of instructions executed
system.cpu10.num_refs                         1767956                       # Number of memory references
system.cpu11.dcache.LoadLockedReq_accesses::0         5044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total         5044                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::0  5789.337717                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency  2789.337717                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::0          786                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          786                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_miss_latency     24651000                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_rate::0     0.844171                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_misses::0         4258                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         4258                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency     11877000                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::0     0.844171                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_misses         4258                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.ReadReq_accesses::0       1654284                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      1654284                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_avg_miss_latency::0 11595.777126                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency  8595.777126                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_hits::0           1645759                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       1645759                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_miss_latency     98854000                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_rate::0     0.005153                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_misses::0            8525                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         8525                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_mshr_miss_latency     73279000                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::0     0.005153                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_misses          8525                       # number of ReadReq MSHR misses
system.cpu11.dcache.StoreCondReq_accesses::0         5025                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total         5025                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_avg_miss_latency::0  7387.815413                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency  4394.539249                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::0          626                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          626                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_miss_latency     32499000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_rate::0     0.875423                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_misses::0         4399                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         4399                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency     19314000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::0     0.874627                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_misses         4395                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.WriteReq_accesses::0       148259                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       148259                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_avg_miss_latency::0 18270.082976                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency 15270.082976                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu11.dcache.WriteReq_hits::0           137292                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total       137292                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_miss_latency    200368000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_rate::0     0.073972                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_misses::0          10967                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        10967                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_mshr_miss_latency    167467000                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::0     0.073972                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_misses        10967                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_uncacheable_latency      4703500                       # number of WriteReq MSHR uncacheable cycles
system.cpu11.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_refs               226.961347                       # Average number of references to valid blocks.
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.demand_accesses::0        1802543                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1802543                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_avg_miss_latency::0 15351.015801                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency 12351.015801                       # average overall mshr miss latency
system.cpu11.dcache.demand_hits::0            1783051                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1783051                       # number of demand (read+write) hits
system.cpu11.dcache.demand_miss_latency     299222000                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_rate::0      0.010814                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.dcache.demand_misses::0            19492                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total        19492                       # number of demand (read+write) misses
system.cpu11.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_miss_latency    240746000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::0     0.010814                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_misses          19492                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dcache.occ_%::0                 0.810272                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu11.dcache.occ_blocks::0          829.718533                       # Average occupied blocks per context
system.cpu11.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu11.dcache.overall_accesses::0       1802543                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1802543                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_avg_miss_latency::0 15351.015801                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency 12351.015801                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu11.dcache.overall_hits::0           1783051                       # number of overall hits
system.cpu11.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1783051                       # number of overall hits
system.cpu11.dcache.overall_miss_latency    299222000                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_rate::0     0.010814                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.dcache.overall_misses::0           19492                       # number of overall misses
system.cpu11.dcache.overall_misses::1               0                       # number of overall misses
system.cpu11.dcache.overall_misses::total        19492                       # number of overall misses
system.cpu11.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_miss_latency    240746000                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_rate::0     0.010814                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_misses         19492                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_uncacheable_latency      4703500                       # number of overall MSHR uncacheable cycles
system.cpu11.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.dcache.replacements                 4907                       # number of replacements
system.cpu11.dcache.sampled_refs                 5614                       # Sample count of references to valid blocks.
system.cpu11.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.dcache.tagsinuse              828.718533                       # Cycle average of tags in use
system.cpu11.dcache.total_refs                1274161                       # Total number of references to valid blocks.
system.cpu11.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.writebacks                   3128                       # number of writebacks
system.cpu11.dtb.data_accesses                1743823                       # DTB accesses
system.cpu11.dtb.data_acv                           7                       # DTB access violations
system.cpu11.dtb.data_hits                    1812483                       # DTB hits
system.cpu11.dtb.data_misses                      117                       # DTB misses
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.read_accesses                1620522                       # DTB read accesses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_hits                    1659187                       # DTB read hits
system.cpu11.dtb.read_misses                      101                       # DTB read misses
system.cpu11.dtb.write_accesses                123301                       # DTB write accesses
system.cpu11.dtb.write_acv                          7                       # DTB write access violations
system.cpu11.dtb.write_hits                    153296                       # DTB write hits
system.cpu11.dtb.write_misses                      16                       # DTB write misses
system.cpu11.icache.ReadReq_accesses::0       3721120                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      3721120                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_avg_miss_latency::0 19680.987496                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency 16680.987496                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_hits::0           3718001                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       3718001                       # number of ReadReq hits
system.cpu11.icache.ReadReq_miss_latency     61385000                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_rate::0     0.000838                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_misses::0            3119                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         3119                       # number of ReadReq misses
system.cpu11.icache.ReadReq_mshr_miss_latency     52028000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::0     0.000838                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_misses          3119                       # number of ReadReq MSHR misses
system.cpu11.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu11.icache.avg_refs              1066.238017                       # Average number of references to valid blocks.
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.demand_accesses::0        3721120                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      3721120                       # number of demand (read+write) accesses
system.cpu11.icache.demand_avg_miss_latency::0 19680.987496                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency 16680.987496                       # average overall mshr miss latency
system.cpu11.icache.demand_hits::0            3718001                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        3718001                       # number of demand (read+write) hits
system.cpu11.icache.demand_miss_latency      61385000                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_rate::0      0.000838                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu11.icache.demand_misses::0             3119                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         3119                       # number of demand (read+write) misses
system.cpu11.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_miss_latency     52028000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::0     0.000838                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_misses           3119                       # number of demand (read+write) MSHR misses
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.occ_%::0                 1.000000                       # Average percentage of cache occupancy
system.cpu11.icache.occ_blocks::0          511.999870                       # Average occupied blocks per context
system.cpu11.icache.overall_accesses::0       3721120                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      3721120                       # number of overall (read+write) accesses
system.cpu11.icache.overall_avg_miss_latency::0 19680.987496                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency 16680.987496                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu11.icache.overall_hits::0           3718001                       # number of overall hits
system.cpu11.icache.overall_hits::1                 0                       # number of overall hits
system.cpu11.icache.overall_hits::total       3718001                       # number of overall hits
system.cpu11.icache.overall_miss_latency     61385000                       # number of overall miss cycles
system.cpu11.icache.overall_miss_rate::0     0.000838                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu11.icache.overall_misses::0            3119                       # number of overall misses
system.cpu11.icache.overall_misses::1               0                       # number of overall misses
system.cpu11.icache.overall_misses::total         3119                       # number of overall misses
system.cpu11.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_miss_latency     52028000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_rate::0     0.000838                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_misses          3119                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu11.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu11.icache.replacements                 3118                       # number of replacements
system.cpu11.icache.sampled_refs                 3630                       # Sample count of references to valid blocks.
system.cpu11.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu11.icache.tagsinuse              511.999870                       # Cycle average of tags in use
system.cpu11.icache.total_refs                3870444                       # Total number of references to valid blocks.
system.cpu11.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.writebacks                      0                       # number of writebacks
system.cpu11.idle_fraction                   0.391582                       # Percentage of idle cycles
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.fetch_accesses               3549032                       # ITB accesses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_hits                   3548935                       # ITB hits
system.cpu11.itb.fetch_misses                      97                       # ITB misses
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.callpal::wripir                   1      0.15%      0.15% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  14      2.11%      2.26% # number of callpals executed
system.cpu11.kern.callpal::tbi                      1      0.15%      2.41% # number of callpals executed
system.cpu11.kern.callpal::swpipl                 547     82.26%     84.66% # number of callpals executed
system.cpu11.kern.callpal::rdps                    20      3.01%     87.67% # number of callpals executed
system.cpu11.kern.callpal::rdusp                    1      0.15%     87.82% # number of callpals executed
system.cpu11.kern.callpal::rti                     54      8.12%     95.94% # number of callpals executed
system.cpu11.kern.callpal::callsys                 10      1.50%     97.44% # number of callpals executed
system.cpu11.kern.callpal::rdunique                17      2.56%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  665                       # number of callpals executed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.hwrei                      921                       # number of hwrei instructions executed
system.cpu11.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu11.kern.ipl_count::0                    255     40.09%     40.09% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    10      1.57%     41.67% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    25      3.93%     45.60% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   346     54.40%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                636                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     255     48.20%     48.20% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     10      1.89%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     25      4.73%     54.82% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    239     45.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 529                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0             9354731500     98.58%     98.58% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3918000      0.04%     98.62% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              16640500      0.18%     98.79% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             114568000      1.21%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total         9489858000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.690751                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.mode_good::kernel                34                      
system.cpu11.kern.mode_good::user                  33                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch::kernel              69                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                33                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch_good::kernel     0.492754                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel       1846874000     25.28%     25.28% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user         5457500000     74.72%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu11.kern.syscall::1                        1     50.00%     50.00% # number of syscalls executed
system.cpu11.kern.syscall::2                        1     50.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    2                       # number of syscalls executed
system.cpu11.not_idle_fraction               0.608418                       # Percentage of non-idle cycles
system.cpu11.numCycles                       18977748                       # number of cpu cycles simulated
system.cpu11.num_insts                        3720997                       # Number of instructions executed
system.cpu11.num_refs                         1812978                       # Number of memory references
system.cpu12.dcache.LoadLockedReq_accesses::0         4920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total         4920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::0  5624.436536                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency  2624.436536                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::0          705                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          705                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_miss_latency     23707000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_rate::0     0.856707                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_misses::0         4215                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         4215                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency     11062000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::0     0.856707                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_misses         4215                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.ReadReq_accesses::0       1633803                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1633803                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_avg_miss_latency::0 11162.958359                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency  8162.958359                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_hits::0           1625758                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       1625758                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_miss_latency     89806000                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_rate::0     0.004924                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_misses::0            8045                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         8045                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_mshr_miss_latency     65671000                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::0     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_misses          8045                       # number of ReadReq MSHR misses
system.cpu12.dcache.StoreCondReq_accesses::0         4908                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total         4908                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_avg_miss_latency::0  6298.030127                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency  3308.263695                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::0          593                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          593                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_miss_latency     27176000                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_rate::0     0.879177                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_misses::0         4315                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         4315                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency     14252000                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::0     0.877751                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_misses         4308                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.WriteReq_accesses::0       139940                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       139940                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_avg_miss_latency::0 14191.922259                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency 11191.922259                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu12.dcache.WriteReq_hits::0           130061                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total       130061                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_miss_latency    140202000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_rate::0     0.070595                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_misses::0           9879                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         9879                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_mshr_miss_latency    110565000                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::0     0.070595                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_misses         9879                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_uncacheable_latency      4865500                       # number of WriteReq MSHR uncacheable cycles
system.cpu12.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_refs               166.344286                       # Average number of references to valid blocks.
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.demand_accesses::0        1773743                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1773743                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_avg_miss_latency::0 12832.403481                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency  9832.403481                       # average overall mshr miss latency
system.cpu12.dcache.demand_hits::0            1755819                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1755819                       # number of demand (read+write) hits
system.cpu12.dcache.demand_miss_latency     230008000                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_rate::0      0.010105                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.dcache.demand_misses::0            17924                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total        17924                       # number of demand (read+write) misses
system.cpu12.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_miss_latency    176236000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::0     0.010105                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_misses          17924                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dcache.occ_%::0                 0.765121                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu12.dcache.occ_blocks::0          783.483671                       # Average occupied blocks per context
system.cpu12.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu12.dcache.overall_accesses::0       1773743                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1773743                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_avg_miss_latency::0 12832.403481                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency  9832.403481                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu12.dcache.overall_hits::0           1755819                       # number of overall hits
system.cpu12.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1755819                       # number of overall hits
system.cpu12.dcache.overall_miss_latency    230008000                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_rate::0     0.010105                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.dcache.overall_misses::0           17924                       # number of overall misses
system.cpu12.dcache.overall_misses::1               0                       # number of overall misses
system.cpu12.dcache.overall_misses::total        17924                       # number of overall misses
system.cpu12.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_miss_latency    176236000                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_rate::0     0.010105                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_misses         17924                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_uncacheable_latency      4865500                       # number of overall MSHR uncacheable cycles
system.cpu12.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.dcache.replacements                 3388                       # number of replacements
system.cpu12.dcache.sampled_refs                 4078                       # Sample count of references to valid blocks.
system.cpu12.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.dcache.tagsinuse              782.483671                       # Cycle average of tags in use
system.cpu12.dcache.total_refs                 678352                       # Total number of references to valid blocks.
system.cpu12.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.writebacks                   1493                       # number of writebacks
system.cpu12.dtb.data_accesses                1725240                       # DTB accesses
system.cpu12.dtb.data_acv                          21                       # DTB access violations
system.cpu12.dtb.data_hits                    1782899                       # DTB hits
system.cpu12.dtb.data_misses                      394                       # DTB misses
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.read_accesses                1603283                       # DTB read accesses
system.cpu12.dtb.read_acv                          12                       # DTB read access violations
system.cpu12.dtb.read_hits                    1638129                       # DTB read hits
system.cpu12.dtb.read_misses                      354                       # DTB read misses
system.cpu12.dtb.write_accesses                121957                       # DTB write accesses
system.cpu12.dtb.write_acv                          9                       # DTB write access violations
system.cpu12.dtb.write_hits                    144770                       # DTB write hits
system.cpu12.dtb.write_misses                      40                       # DTB write misses
system.cpu12.icache.ReadReq_accesses::0       3661030                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      3661030                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_avg_miss_latency::0 16482.935154                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency 13482.691370                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_hits::0           3658979                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       3658979                       # number of ReadReq hits
system.cpu12.icache.ReadReq_miss_latency     33806500                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_rate::0     0.000560                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_misses::0            2051                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         2051                       # number of ReadReq misses
system.cpu12.icache.ReadReq_mshr_miss_latency     27653000                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::0     0.000560                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_misses          2051                       # number of ReadReq MSHR misses
system.cpu12.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu12.icache.avg_refs              1450.121342                       # Average number of references to valid blocks.
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.demand_accesses::0        3661030                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      3661030                       # number of demand (read+write) accesses
system.cpu12.icache.demand_avg_miss_latency::0 16482.935154                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency 13482.691370                       # average overall mshr miss latency
system.cpu12.icache.demand_hits::0            3658979                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        3658979                       # number of demand (read+write) hits
system.cpu12.icache.demand_miss_latency      33806500                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_rate::0      0.000560                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu12.icache.demand_misses::0             2051                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         2051                       # number of demand (read+write) misses
system.cpu12.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_miss_latency     27653000                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::0     0.000560                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_misses           2051                       # number of demand (read+write) MSHR misses
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu12.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu12.icache.overall_accesses::0       3661030                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      3661030                       # number of overall (read+write) accesses
system.cpu12.icache.overall_avg_miss_latency::0 16482.935154                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency 13482.691370                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu12.icache.overall_hits::0           3658979                       # number of overall hits
system.cpu12.icache.overall_hits::1                 0                       # number of overall hits
system.cpu12.icache.overall_hits::total       3658979                       # number of overall hits
system.cpu12.icache.overall_miss_latency     33806500                       # number of overall miss cycles
system.cpu12.icache.overall_miss_rate::0     0.000560                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu12.icache.overall_misses::0            2051                       # number of overall misses
system.cpu12.icache.overall_misses::1               0                       # number of overall misses
system.cpu12.icache.overall_misses::total         2051                       # number of overall misses
system.cpu12.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_miss_latency     27653000                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_rate::0     0.000560                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_misses          2051                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu12.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu12.icache.replacements                 2051                       # number of replacements
system.cpu12.icache.sampled_refs                 2563                       # Sample count of references to valid blocks.
system.cpu12.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu12.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu12.icache.total_refs                3716661                       # Total number of references to valid blocks.
system.cpu12.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.writebacks                      0                       # number of writebacks
system.cpu12.idle_fraction                   0.411016                       # Percentage of idle cycles
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.fetch_accesses               3516184                       # ITB accesses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_hits                   3516040                       # ITB hits
system.cpu12.itb.fetch_misses                     144                       # ITB misses
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.callpal::wripir                   1      0.17%      0.17% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  62     10.53%     10.70% # number of callpals executed
system.cpu12.kern.callpal::tbi                      4      0.68%     11.38% # number of callpals executed
system.cpu12.kern.callpal::swpipl                 364     61.80%     73.17% # number of callpals executed
system.cpu12.kern.callpal::rdps                    21      3.57%     76.74% # number of callpals executed
system.cpu12.kern.callpal::rti                    108     18.34%     95.08% # number of callpals executed
system.cpu12.kern.callpal::callsys                 12      2.04%     97.11% # number of callpals executed
system.cpu12.kern.callpal::imb                      1      0.17%     97.28% # number of callpals executed
system.cpu12.kern.callpal::rdunique                16      2.72%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  589                       # number of callpals executed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.hwrei                     1185                       # number of hwrei instructions executed
system.cpu12.kern.inst.quiesce                     24                       # number of quiesce instructions executed
system.cpu12.kern.ipl_count::0                    194     38.11%     38.11% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    10      1.96%     40.08% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    28      5.50%     45.58% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   277     54.42%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                509                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     194     47.55%     47.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     10      2.45%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     28      6.86%     56.86% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    176     43.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 408                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0             9661991500     98.94%     98.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               3473000      0.04%     98.98% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              18547500      0.19%     99.17% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              81055000      0.83%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total         9765067000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.635379                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.mode_good::kernel                84                      
system.cpu12.kern.mode_good::user                  84                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch::kernel             170                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                84                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch_good::kernel     0.494118                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel      12919174000     70.60%     70.60% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user         5380339000     29.40%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     62                       # number of times the context was actually changed
system.cpu12.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu12.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu12.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu12.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    4                       # number of syscalls executed
system.cpu12.not_idle_fraction               0.588984                       # Percentage of non-idle cycles
system.cpu12.numCycles                       19530134                       # number of cpu cycles simulated
system.cpu12.num_insts                        3660615                       # Number of instructions executed
system.cpu12.num_refs                         1784203                       # Number of memory references
system.cpu13.dcache.LoadLockedReq_accesses::0         7328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total         7328                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::0  6371.540686                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency  3371.540686                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::0         2486                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total         2486                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_miss_latency     30851000                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_rate::0     0.660753                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_misses::0         4842                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         4842                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency     16325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::0     0.660753                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_misses         4842                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.ReadReq_accesses::0       1753963                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1753963                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_avg_miss_latency::0 14494.573548                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency 11494.573548                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_hits::0           1737654                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1737654                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_miss_latency    236392000                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_rate::0     0.009298                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_misses::0           16309                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        16309                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_mshr_miss_latency    187465000                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::0     0.009298                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_misses         16309                       # number of ReadReq MSHR misses
system.cpu13.dcache.StoreCondReq_accesses::0         7302                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total         7302                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_avg_miss_latency::0 11619.102417                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency  8634.722489                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::0         2088                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total         2088                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_miss_latency     60582000                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_rate::0     0.714051                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_misses::0         5214                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         5214                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency     44961000                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::0     0.713092                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_misses         5207                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.WriteReq_accesses::0       257479                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       257479                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_avg_miss_latency::0 34769.153073                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency 31769.153073                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu13.dcache.WriteReq_hits::0           237678                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       237678                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_miss_latency    688464000                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_rate::0     0.076903                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_misses::0          19801                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        19801                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_mshr_miss_latency    629061000                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::0     0.076903                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_misses        19801                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_uncacheable_latency     34988500                       # number of WriteReq MSHR uncacheable cycles
system.cpu13.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_refs               107.608804                       # Average number of references to valid blocks.
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.demand_accesses::0        2011442                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      2011442                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_avg_miss_latency::0 25612.184990                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency 22612.184990                       # average overall mshr miss latency
system.cpu13.dcache.demand_hits::0            1975332                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1975332                       # number of demand (read+write) hits
system.cpu13.dcache.demand_miss_latency     924856000                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_rate::0      0.017952                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.dcache.demand_misses::0            36110                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        36110                       # number of demand (read+write) misses
system.cpu13.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_miss_latency    816526000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::0     0.017952                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_misses          36110                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dcache.occ_%::0                 0.929635                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_%::1                -0.001953                       # Average percentage of cache occupancy
system.cpu13.dcache.occ_blocks::0          951.946686                       # Average occupied blocks per context
system.cpu13.dcache.occ_blocks::1                  -2                       # Average occupied blocks per context
system.cpu13.dcache.overall_accesses::0       2011442                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      2011442                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_avg_miss_latency::0 25612.184990                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency 22612.184990                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu13.dcache.overall_hits::0           1975332                       # number of overall hits
system.cpu13.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1975332                       # number of overall hits
system.cpu13.dcache.overall_miss_latency    924856000                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_rate::0     0.017952                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.dcache.overall_misses::0           36110                       # number of overall misses
system.cpu13.dcache.overall_misses::1               0                       # number of overall misses
system.cpu13.dcache.overall_misses::total        36110                       # number of overall misses
system.cpu13.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_miss_latency    816526000                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_rate::0     0.017952                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_misses         36110                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_uncacheable_latency     34988500                       # number of overall MSHR uncacheable cycles
system.cpu13.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.dcache.replacements                19914                       # number of replacements
system.cpu13.dcache.sampled_refs                20900                       # Sample count of references to valid blocks.
system.cpu13.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.dcache.tagsinuse              949.946686                       # Cycle average of tags in use
system.cpu13.dcache.total_refs                2249024                       # Total number of references to valid blocks.
system.cpu13.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.writebacks                  11721                       # number of writebacks
system.cpu13.dtb.data_accesses                1763342                       # DTB accesses
system.cpu13.dtb.data_acv                          10                       # DTB access violations
system.cpu13.dtb.data_hits                    2024884                       # DTB hits
system.cpu13.dtb.data_misses                      921                       # DTB misses
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.read_accesses                1622912                       # DTB read accesses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_hits                    1760160                       # DTB read hits
system.cpu13.dtb.read_misses                      742                       # DTB read misses
system.cpu13.dtb.write_accesses                140430                       # DTB write accesses
system.cpu13.dtb.write_acv                         10                       # DTB write access violations
system.cpu13.dtb.write_hits                    264724                       # DTB write hits
system.cpu13.dtb.write_misses                     179                       # DTB write misses
system.cpu13.icache.ReadReq_accesses::0       4445591                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      4445591                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_avg_miss_latency::0 19343.324988                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency 16343.324988                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_hits::0           4430812                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       4430812                       # number of ReadReq hits
system.cpu13.icache.ReadReq_miss_latency    285875000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_rate::0     0.003324                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_misses::0           14779                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total        14779                       # number of ReadReq misses
system.cpu13.icache.ReadReq_mshr_miss_latency    241538000                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::0     0.003324                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_misses         14779                       # number of ReadReq MSHR misses
system.cpu13.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu13.icache.avg_refs               361.644661                       # Average number of references to valid blocks.
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.demand_accesses::0        4445591                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      4445591                       # number of demand (read+write) accesses
system.cpu13.icache.demand_avg_miss_latency::0 19343.324988                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency 16343.324988                       # average overall mshr miss latency
system.cpu13.icache.demand_hits::0            4430812                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        4430812                       # number of demand (read+write) hits
system.cpu13.icache.demand_miss_latency     285875000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_rate::0      0.003324                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu13.icache.demand_misses::0            14779                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total        14779                       # number of demand (read+write) misses
system.cpu13.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_miss_latency    241538000                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::0     0.003324                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_misses          14779                       # number of demand (read+write) MSHR misses
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.occ_%::0                 0.999176                       # Average percentage of cache occupancy
system.cpu13.icache.occ_blocks::0          511.577897                       # Average occupied blocks per context
system.cpu13.icache.overall_accesses::0       4445591                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      4445591                       # number of overall (read+write) accesses
system.cpu13.icache.overall_avg_miss_latency::0 19343.324988                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency 16343.324988                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu13.icache.overall_hits::0           4430812                       # number of overall hits
system.cpu13.icache.overall_hits::1                 0                       # number of overall hits
system.cpu13.icache.overall_hits::total       4430812                       # number of overall hits
system.cpu13.icache.overall_miss_latency    285875000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_rate::0     0.003324                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu13.icache.overall_misses::0           14779                       # number of overall misses
system.cpu13.icache.overall_misses::1               0                       # number of overall misses
system.cpu13.icache.overall_misses::total        14779                       # number of overall misses
system.cpu13.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_miss_latency    241538000                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_rate::0     0.003324                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_misses         14779                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu13.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu13.icache.replacements                14772                       # number of replacements
system.cpu13.icache.sampled_refs                15284                       # Sample count of references to valid blocks.
system.cpu13.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu13.icache.tagsinuse              511.577897                       # Cycle average of tags in use
system.cpu13.icache.total_refs                5527377                       # Total number of references to valid blocks.
system.cpu13.icache.warmup_cycle         2446219836000                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.writebacks                      0                       # number of writebacks
system.cpu13.idle_fraction                   0.204340                       # Percentage of idle cycles
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.fetch_accesses               3658325                       # ITB accesses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_hits                   3657802                       # ITB hits
system.cpu13.itb.fetch_misses                     523                       # ITB misses
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.callpal::wripir                 257     10.69%     10.69% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  85      3.54%     14.23% # number of callpals executed
system.cpu13.kern.callpal::tbi                      4      0.17%     14.40% # number of callpals executed
system.cpu13.kern.callpal::swpipl                1569     65.29%     79.69% # number of callpals executed
system.cpu13.kern.callpal::rdps                    36      1.50%     81.19% # number of callpals executed
system.cpu13.kern.callpal::wrusp                    1      0.04%     81.23% # number of callpals executed
system.cpu13.kern.callpal::rdusp                    1      0.04%     81.27% # number of callpals executed
system.cpu13.kern.callpal::rti                    195      8.11%     89.39% # number of callpals executed
system.cpu13.kern.callpal::callsys                 97      4.04%     93.42% # number of callpals executed
system.cpu13.kern.callpal::rdunique               157      6.53%     99.96% # number of callpals executed
system.cpu13.kern.callpal::wrunique                 1      0.04%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 2403                       # number of callpals executed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.hwrei                     3876                       # number of hwrei instructions executed
system.cpu13.kern.inst.quiesce                      4                       # number of quiesce instructions executed
system.cpu13.kern.ipl_count::0                    823     46.16%     46.16% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    10      0.56%     46.72% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     9      0.50%     47.22% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   941     52.78%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               1783                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     821     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     10      0.60%     50.09% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      9      0.54%     50.63% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    819     49.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                1659                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0             9461786500     96.89%     96.89% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               4677500      0.05%     96.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               7057000      0.07%     97.01% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             291687000      2.99%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total         9765208000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                0.997570                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.870351                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.mode_good::kernel               186                      
system.cpu13.kern.mode_good::user                 186                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch::kernel             280                       # number of protection mode switches
system.cpu13.kern.mode_switch::user               186                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch_good::kernel     0.664286                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel      14245405000     71.43%     71.43% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user         5698556000     28.57%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     85                       # number of times the context was actually changed
system.cpu13.kern.syscall::1                        1      1.67%      1.67% # number of syscalls executed
system.cpu13.kern.syscall::2                        1      1.67%      3.33% # number of syscalls executed
system.cpu13.kern.syscall::3                        1      1.67%      5.00% # number of syscalls executed
system.cpu13.kern.syscall::4                        5      8.33%     13.33% # number of syscalls executed
system.cpu13.kern.syscall::17                       4      6.67%     20.00% # number of syscalls executed
system.cpu13.kern.syscall::54                       1      1.67%     21.67% # number of syscalls executed
system.cpu13.kern.syscall::71                      17     28.33%     50.00% # number of syscalls executed
system.cpu13.kern.syscall::73                      11     18.33%     68.33% # number of syscalls executed
system.cpu13.kern.syscall::74                      16     26.67%     95.00% # number of syscalls executed
system.cpu13.kern.syscall::144                      1      1.67%     96.67% # number of syscalls executed
system.cpu13.kern.syscall::256                      1      1.67%     98.33% # number of syscalls executed
system.cpu13.kern.syscall::257                      1      1.67%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                   60                       # number of syscalls executed
system.cpu13.not_idle_fraction               0.795660                       # Percentage of non-idle cycles
system.cpu13.numCycles                       19530416                       # number of cpu cycles simulated
system.cpu13.num_insts                        4444660                       # Number of instructions executed
system.cpu13.num_refs                         2027812                       # Number of memory references
system.cpu14.dcache.LoadLockedReq_accesses::0         5160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total         5160                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::0  5643.697891                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency  2643.697891                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::0         1082                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total         1082                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_miss_latency     23015000                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_rate::0     0.790310                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_misses::0         4078                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         4078                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency     10781000                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::0     0.790310                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_misses         4078                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.ReadReq_accesses::0       1456300                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1456300                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_avg_miss_latency::0 14494.110921                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency 11494.110921                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_hits::0           1447555                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       1447555                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_miss_latency    126751000                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_rate::0     0.006005                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_misses::0            8745                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         8745                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_mshr_miss_latency    100516000                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::0     0.006005                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_misses          8745                       # number of ReadReq MSHR misses
system.cpu14.dcache.StoreCondReq_accesses::0         5142                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total         5142                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_avg_miss_latency::0  6879.867047                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency  3902.810862                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::0          930                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          930                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_miss_latency     28978000                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_rate::0     0.819137                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_misses::0         4212                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         4212                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency     16384000                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::0     0.816414                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_misses         4198                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.WriteReq_accesses::0       177542                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       177542                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_avg_miss_latency::0 17003.937008                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency 14003.937008                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu14.dcache.WriteReq_hits::0           167636                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total       167636                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_miss_latency    168441000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_rate::0     0.055795                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_misses::0           9906                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         9906                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_mshr_miss_latency    138723000                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::0     0.055795                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_misses         9906                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_uncacheable_latency     17790500                       # number of WriteReq MSHR uncacheable cycles
system.cpu14.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_refs               305.277119                       # Average number of references to valid blocks.
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.demand_accesses::0        1633842                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1633842                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_avg_miss_latency::0 15827.140636                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency 12827.140636                       # average overall mshr miss latency
system.cpu14.dcache.demand_hits::0            1615191                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1615191                       # number of demand (read+write) hits
system.cpu14.dcache.demand_miss_latency     295192000                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_rate::0      0.011415                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.dcache.demand_misses::0            18651                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total        18651                       # number of demand (read+write) misses
system.cpu14.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_miss_latency    239239000                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::0     0.011415                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_misses          18651                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dcache.occ_%::0                 0.785212                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_%::1                -0.000977                       # Average percentage of cache occupancy
system.cpu14.dcache.occ_blocks::0          804.057565                       # Average occupied blocks per context
system.cpu14.dcache.occ_blocks::1                  -1                       # Average occupied blocks per context
system.cpu14.dcache.overall_accesses::0       1633842                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1633842                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_avg_miss_latency::0 15827.140636                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency 12827.140636                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu14.dcache.overall_hits::0           1615191                       # number of overall hits
system.cpu14.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1615191                       # number of overall hits
system.cpu14.dcache.overall_miss_latency    295192000                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_rate::0     0.011415                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.dcache.overall_misses::0           18651                       # number of overall misses
system.cpu14.dcache.overall_misses::1               0                       # number of overall misses
system.cpu14.dcache.overall_misses::total        18651                       # number of overall misses
system.cpu14.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_miss_latency    239239000                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_rate::0     0.011415                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_misses         18651                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_uncacheable_latency     17790500                       # number of overall MSHR uncacheable cycles
system.cpu14.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.dcache.replacements                 4881                       # number of replacements
system.cpu14.dcache.sampled_refs                 5734                       # Sample count of references to valid blocks.
system.cpu14.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.dcache.tagsinuse              803.057565                       # Cycle average of tags in use
system.cpu14.dcache.total_refs                1750459                       # Total number of references to valid blocks.
system.cpu14.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.writebacks                   1943                       # number of writebacks
system.cpu14.dtb.data_accesses                1564385                       # DTB accesses
system.cpu14.dtb.data_acv                          21                       # DTB access violations
system.cpu14.dtb.data_hits                    1643368                       # DTB hits
system.cpu14.dtb.data_misses                      454                       # DTB misses
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.read_accesses                1408996                       # DTB read accesses
system.cpu14.dtb.read_acv                          12                       # DTB read access violations
system.cpu14.dtb.read_hits                    1460782                       # DTB read hits
system.cpu14.dtb.read_misses                      407                       # DTB read misses
system.cpu14.dtb.write_accesses                155389                       # DTB write accesses
system.cpu14.dtb.write_acv                          9                       # DTB write access violations
system.cpu14.dtb.write_hits                    182586                       # DTB write hits
system.cpu14.dtb.write_misses                      47                       # DTB write misses
system.cpu14.icache.ReadReq_accesses::0       3665664                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      3665664                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_avg_miss_latency::0 20351.518362                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency 17351.518362                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_hits::0           3662832                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       3662832                       # number of ReadReq hits
system.cpu14.icache.ReadReq_miss_latency     57635500                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_rate::0     0.000773                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_misses::0            2832                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         2832                       # number of ReadReq misses
system.cpu14.icache.ReadReq_mshr_miss_latency     49139500                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::0     0.000773                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_misses          2832                       # number of ReadReq MSHR misses
system.cpu14.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu14.icache.avg_refs              1161.351077                       # Average number of references to valid blocks.
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.demand_accesses::0        3665664                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      3665664                       # number of demand (read+write) accesses
system.cpu14.icache.demand_avg_miss_latency::0 20351.518362                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency 17351.518362                       # average overall mshr miss latency
system.cpu14.icache.demand_hits::0            3662832                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        3662832                       # number of demand (read+write) hits
system.cpu14.icache.demand_miss_latency      57635500                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_rate::0      0.000773                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu14.icache.demand_misses::0             2832                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         2832                       # number of demand (read+write) misses
system.cpu14.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_miss_latency     49139500                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::0     0.000773                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_misses           2832                       # number of demand (read+write) MSHR misses
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.occ_%::0                        1                       # Average percentage of cache occupancy
system.cpu14.icache.occ_blocks::0                 512                       # Average occupied blocks per context
system.cpu14.icache.overall_accesses::0       3665664                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      3665664                       # number of overall (read+write) accesses
system.cpu14.icache.overall_avg_miss_latency::0 20351.518362                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency 17351.518362                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu14.icache.overall_hits::0           3662832                       # number of overall hits
system.cpu14.icache.overall_hits::1                 0                       # number of overall hits
system.cpu14.icache.overall_hits::total       3662832                       # number of overall hits
system.cpu14.icache.overall_miss_latency     57635500                       # number of overall miss cycles
system.cpu14.icache.overall_miss_rate::0     0.000773                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu14.icache.overall_misses::0            2832                       # number of overall misses
system.cpu14.icache.overall_misses::1               0                       # number of overall misses
system.cpu14.icache.overall_misses::total         2832                       # number of overall misses
system.cpu14.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_miss_latency     49139500                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_rate::0     0.000773                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_misses          2832                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu14.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu14.icache.replacements                 2832                       # number of replacements
system.cpu14.icache.sampled_refs                 3344                       # Sample count of references to valid blocks.
system.cpu14.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu14.icache.tagsinuse                     512                       # Cycle average of tags in use
system.cpu14.icache.total_refs                3883558                       # Total number of references to valid blocks.
system.cpu14.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.writebacks                      0                       # number of writebacks
system.cpu14.idle_fraction                   0.414385                       # Percentage of idle cycles
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.fetch_accesses               3447653                       # ITB accesses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_hits                   3447489                       # ITB hits
system.cpu14.itb.fetch_misses                     164                       # ITB misses
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.callpal::wripir                 110     13.58%     13.58% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  71      8.77%     22.35% # number of callpals executed
system.cpu14.kern.callpal::tbi                      4      0.49%     22.84% # number of callpals executed
system.cpu14.kern.callpal::swpipl                 439     54.20%     77.04% # number of callpals executed
system.cpu14.kern.callpal::rdps                    30      3.70%     80.74% # number of callpals executed
system.cpu14.kern.callpal::rti                    114     14.07%     94.81% # number of callpals executed
system.cpu14.kern.callpal::callsys                 16      1.98%     96.79% # number of callpals executed
system.cpu14.kern.callpal::imb                      1      0.12%     96.91% # number of callpals executed
system.cpu14.kern.callpal::rdunique                25      3.09%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  810                       # number of callpals executed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.hwrei                     1480                       # number of hwrei instructions executed
system.cpu14.kern.inst.quiesce                     11                       # number of quiesce instructions executed
system.cpu14.kern.ipl_count::0                    225     38.53%     38.53% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    10      1.71%     40.24% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    23      3.94%     44.18% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   326     55.82%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                584                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     225     46.97%     46.97% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     10      2.09%     49.06% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     23      4.80%     53.86% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    221     46.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 479                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0             9602994500     98.31%     98.31% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               3877000      0.04%     98.35% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              16471500      0.17%     98.52% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             144627000      1.48%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total         9767970000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.677914                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.mode_good::kernel               103                      
system.cpu14.kern.mode_good::user                 103                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch::kernel             185                       # number of protection mode switches
system.cpu14.kern.mode_switch::user               103                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch_good::kernel     0.556757                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel      14098547000     73.08%     73.08% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user         5192631000     26.92%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     71                       # number of times the context was actually changed
system.cpu14.kern.syscall::1                        1     25.00%     25.00% # number of syscalls executed
system.cpu14.kern.syscall::6                        1     25.00%     50.00% # number of syscalls executed
system.cpu14.kern.syscall::48                       1     25.00%     75.00% # number of syscalls executed
system.cpu14.kern.syscall::59                       1     25.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    4                       # number of syscalls executed
system.cpu14.not_idle_fraction               0.585615                       # Percentage of non-idle cycles
system.cpu14.numCycles                       19535940                       # number of cpu cycles simulated
system.cpu14.num_insts                        3665189                       # Number of instructions executed
system.cpu14.num_refs                         1644943                       # Number of memory references
system.cpu15.dcache.LoadLockedReq_accesses::0         5832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total         5832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::0  5742.890173                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency  2742.890173                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::0         1507                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total         1507                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_miss_latency     24838000                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_rate::0     0.741598                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_misses::0         4325                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         4325                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency     11863000                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::0     0.741598                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_misses         4325                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.ReadReq_accesses::0       1590391                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1590391                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_avg_miss_latency::0 21565.181669                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency 18565.181669                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_hits::0           1579437                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       1579437                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_miss_latency    236225000                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_rate::0     0.006888                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_misses::0           10954                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        10954                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_mshr_miss_latency    203363000                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::0     0.006888                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_misses         10954                       # number of ReadReq MSHR misses
system.cpu15.dcache.StoreCondReq_accesses::0         5813                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total         5813                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_avg_miss_latency::0  8254.297047                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency  5265.225066                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::0         1275                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total         1275                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_miss_latency     37458000                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_rate::0     0.780664                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_misses::0         4538                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         4538                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency     23862000                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::0     0.779632                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_misses         4532                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.WriteReq_accesses::0       214959                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       214959                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_avg_miss_latency::0 29991.732235                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency 26991.732235                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu15.dcache.WriteReq_hits::0           198691                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total       198691                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_miss_latency    487905500                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_rate::0     0.075680                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_misses::0          16268                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        16268                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_mshr_miss_latency    439101500                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::0     0.075680                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_misses        16268                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_uncacheable_latency      7304500                       # number of WriteReq MSHR uncacheable cycles
system.cpu15.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_refs               137.459829                       # Average number of references to valid blocks.
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.demand_accesses::0        1805350                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1805350                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_avg_miss_latency::0 26600.929395                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency 23600.929395                       # average overall mshr miss latency
system.cpu15.dcache.demand_hits::0            1778128                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1778128                       # number of demand (read+write) hits
system.cpu15.dcache.demand_miss_latency     724130500                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_rate::0      0.015079                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.dcache.demand_misses::0            27222                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total        27222                       # number of demand (read+write) misses
system.cpu15.dcache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_miss_latency    642464500                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::0     0.015079                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_misses          27222                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dcache.occ_%::0                 0.781318                       # Average percentage of cache occupancy
system.cpu15.dcache.occ_blocks::0          800.069749                       # Average occupied blocks per context
system.cpu15.dcache.overall_accesses::0       1805350                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1805350                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_avg_miss_latency::0 26600.929395                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency 23600.929395                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu15.dcache.overall_hits::0           1778128                       # number of overall hits
system.cpu15.dcache.overall_hits::1                 0                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1778128                       # number of overall hits
system.cpu15.dcache.overall_miss_latency    724130500                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_rate::0     0.015079                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.dcache.overall_misses::0           27222                       # number of overall misses
system.cpu15.dcache.overall_misses::1               0                       # number of overall misses
system.cpu15.dcache.overall_misses::total        27222                       # number of overall misses
system.cpu15.dcache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_miss_latency    642464500                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_rate::0     0.015079                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_misses         27222                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_uncacheable_latency      7304500                       # number of overall MSHR uncacheable cycles
system.cpu15.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.dcache.replacements                12157                       # number of replacements
system.cpu15.dcache.sampled_refs                13181                       # Sample count of references to valid blocks.
system.cpu15.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.dcache.tagsinuse              800.069749                       # Cycle average of tags in use
system.cpu15.dcache.total_refs                1811858                       # Total number of references to valid blocks.
system.cpu15.dcache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.writebacks                   7320                       # number of writebacks
system.cpu15.dtb.data_accesses                1659094                       # DTB accesses
system.cpu15.dtb.data_acv                           5                       # DTB access violations
system.cpu15.dtb.data_hits                    1816376                       # DTB hits
system.cpu15.dtb.data_misses                      526                       # DTB misses
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.read_accesses                1522454                       # DTB read accesses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_hits                    1595652                       # DTB read hits
system.cpu15.dtb.read_misses                      414                       # DTB read misses
system.cpu15.dtb.write_accesses                136640                       # DTB write accesses
system.cpu15.dtb.write_acv                          5                       # DTB write access violations
system.cpu15.dtb.write_hits                    220724                       # DTB write hits
system.cpu15.dtb.write_misses                     112                       # DTB write misses
system.cpu15.icache.ReadReq_accesses::0       3806747                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      3806747                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_avg_miss_latency::0 21517.589240                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency 18517.503018                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_hits::0           3800948                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       3800948                       # number of ReadReq hits
system.cpu15.icache.ReadReq_miss_latency    124780500                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_rate::0     0.001523                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_misses::0            5799                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         5799                       # number of ReadReq misses
system.cpu15.icache.ReadReq_mshr_miss_latency    107383000                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::0     0.001523                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_misses          5799                       # number of ReadReq MSHR misses
system.cpu15.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu15.icache.avg_refs               611.129973                       # Average number of references to valid blocks.
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.demand_accesses::0        3806747                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::1              0                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      3806747                       # number of demand (read+write) accesses
system.cpu15.icache.demand_avg_miss_latency::0 21517.589240                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency 18517.503018                       # average overall mshr miss latency
system.cpu15.icache.demand_hits::0            3800948                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::1                  0                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        3800948                       # number of demand (read+write) hits
system.cpu15.icache.demand_miss_latency     124780500                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_rate::0      0.001523                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::1      no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu15.icache.demand_misses::0             5799                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::1                0                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         5799                       # number of demand (read+write) misses
system.cpu15.icache.demand_mshr_hits                0                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_miss_latency    107383000                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::0     0.001523                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_misses           5799                       # number of demand (read+write) MSHR misses
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.mshr_cap_events                 0                       # number of times MSHR cap was activated
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.occ_%::0                 0.999922                       # Average percentage of cache occupancy
system.cpu15.icache.occ_blocks::0          511.960240                       # Average occupied blocks per context
system.cpu15.icache.overall_accesses::0       3806747                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::1             0                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      3806747                       # number of overall (read+write) accesses
system.cpu15.icache.overall_avg_miss_latency::0 21517.589240                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency 18517.503018                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu15.icache.overall_hits::0           3800948                       # number of overall hits
system.cpu15.icache.overall_hits::1                 0                       # number of overall hits
system.cpu15.icache.overall_hits::total       3800948                       # number of overall hits
system.cpu15.icache.overall_miss_latency    124780500                       # number of overall miss cycles
system.cpu15.icache.overall_miss_rate::0     0.001523                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::1     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu15.icache.overall_misses::0            5799                       # number of overall misses
system.cpu15.icache.overall_misses::1               0                       # number of overall misses
system.cpu15.icache.overall_misses::total         5799                       # number of overall misses
system.cpu15.icache.overall_mshr_hits               0                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_miss_latency    107383000                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_rate::0     0.001523                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_misses          5799                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu15.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu15.icache.replacements                 5798                       # number of replacements
system.cpu15.icache.sampled_refs                 6309                       # Sample count of references to valid blocks.
system.cpu15.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu15.icache.tagsinuse              511.960240                       # Cycle average of tags in use
system.cpu15.icache.total_refs                3855619                       # Total number of references to valid blocks.
system.cpu15.icache.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.writebacks                      0                       # number of writebacks
system.cpu15.idle_fraction                   0.332488                       # Percentage of idle cycles
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.fetch_accesses               3431192                       # ITB accesses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_hits                   3431012                       # ITB hits
system.cpu15.itb.fetch_misses                     180                       # ITB misses
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.callpal::wripir                  17      1.66%      1.66% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  65      6.35%      8.02% # number of callpals executed
system.cpu15.kern.callpal::swpipl                 726     70.97%     78.98% # number of callpals executed
system.cpu15.kern.callpal::rdps                    25      2.44%     81.43% # number of callpals executed
system.cpu15.kern.callpal::wrusp                    1      0.10%     81.52% # number of callpals executed
system.cpu15.kern.callpal::rti                    147     14.37%     95.89% # number of callpals executed
system.cpu15.kern.callpal::callsys                 21      2.05%     97.95% # number of callpals executed
system.cpu15.kern.callpal::imb                      2      0.20%     98.14% # number of callpals executed
system.cpu15.kern.callpal::rdunique                19      1.86%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 1023                       # number of callpals executed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.hwrei                     1773                       # number of hwrei instructions executed
system.cpu15.kern.inst.quiesce                     10                       # number of quiesce instructions executed
system.cpu15.kern.ipl_count::0                    376     41.23%     41.23% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    10      1.10%     42.32% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    50      5.48%     47.81% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   476     52.19%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                912                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     374     45.67%     45.67% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     10      1.22%     46.89% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     50      6.11%     52.99% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    385     47.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 819                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0             9795557000     97.81%     97.81% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4251500      0.04%     97.86% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              28707500      0.29%     98.14% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             186032000      1.86%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        10014548000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                0.994681                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.808824                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.mode_good::kernel               129                      
system.cpu15.kern.mode_good::user                 130                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch::kernel             211                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               130                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch_good::kernel     0.611374                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel      13544415000     71.68%     71.68% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user         5350895000     28.32%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     65                       # number of times the context was actually changed
system.cpu15.kern.syscall::1                        1      7.69%      7.69% # number of syscalls executed
system.cpu15.kern.syscall::3                        1      7.69%     15.38% # number of syscalls executed
system.cpu15.kern.syscall::6                        1      7.69%     23.08% # number of syscalls executed
system.cpu15.kern.syscall::17                       1      7.69%     30.77% # number of syscalls executed
system.cpu15.kern.syscall::33                       1      7.69%     38.46% # number of syscalls executed
system.cpu15.kern.syscall::45                       3     23.08%     61.54% # number of syscalls executed
system.cpu15.kern.syscall::71                       4     30.77%     92.31% # number of syscalls executed
system.cpu15.kern.syscall::74                       1      7.69%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                   13                       # number of syscalls executed
system.cpu15.not_idle_fraction               0.667512                       # Percentage of non-idle cycles
system.cpu15.numCycles                       20030978                       # number of cpu cycles simulated
system.cpu15.num_insts                        3806215                       # Number of instructions executed
system.cpu15.num_refs                         1817954                       # Number of memory references
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iocache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               0                       # number of demand (read+write) accesses
system.iocache.demand_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.demand_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.demand_miss_latency                  0                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 0                       # number of demand (read+write) misses
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.demand_mshr_miss_latency             0                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_rate::0      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1      no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total     no_value                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_misses                   0                       # number of demand (read+write) MSHR misses
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.occ_%::1                             1                       # Average percentage of cache occupancy
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              0                       # number of overall (read+write) accesses
system.iocache.overall_avg_miss_latency::0     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1     no_value                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total     no_value                       # average overall miss latency
system.iocache.overall_avg_mshr_miss_latency     no_value                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.overall_miss_latency                 0                       # number of overall miss cycles
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                    0                       # number of overall misses
system.iocache.overall_misses::total                0                       # number of overall misses
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.overall_mshr_miss_latency            0                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_rate::0     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total     no_value                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_misses                  0                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.replacements                         0                       # number of replacements
system.iocache.sampled_refs                        16                       # Sample count of references to valid blocks.
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.writebacks                           0                       # number of writebacks
system.l2.ReadExReq_accesses::0                   195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::1                   164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::2                   193                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::3                   195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::4                   196                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::5                   195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::6                   199                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::7                   195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::8                   189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::9                   180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::10                  191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::11                 2053                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::12                 1142                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::13                 9583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::14                 1449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::15                 6663                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22982                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::0  6128943.589744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::1  7287463.414634                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::2  6192455.958549                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::3  6128943.589744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::4  6097673.469388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::5  6128943.589744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::6  6005748.743719                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::7  6128943.589744                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::8  6323513.227513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::9  6639688.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::10 6257298.429319                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::11 582145.153434                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::12 1046535.901926                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::13 124715.016174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::14 824806.073154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::15 179370.253640                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::16          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total          inf                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 40003.437473                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency           1195144000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::0                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::1                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::2                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::3                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::4                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::5                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::6                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::7                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::8                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::9                    1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::10                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::11                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::12                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::13                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::14                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::15                   1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::0                     195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::1                     164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::2                     193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::3                     195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::4                     196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::5                     195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::6                     199                       # number of ReadExReq misses
system.l2.ReadExReq_misses::7                     195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::8                     189                       # number of ReadExReq misses
system.l2.ReadExReq_misses::9                     180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::10                    191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::11                   2053                       # number of ReadExReq misses
system.l2.ReadExReq_misses::12                   1142                       # number of ReadExReq misses
system.l2.ReadExReq_misses::13                   9583                       # number of ReadExReq misses
system.l2.ReadExReq_misses::14                   1449                       # number of ReadExReq misses
system.l2.ReadExReq_misses::15                   6663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22982                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency       919359000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::0      117.856410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::1      140.134146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::2      119.077720                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::3      117.856410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::4      117.255102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::5      117.856410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::6      115.487437                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::7      117.856410                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::8      121.597884                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::9      127.677778                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::10     120.324607                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::11      11.194350                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::12      20.124343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::13       2.398205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::14      15.860594                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::15       3.449197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::16            inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 22982                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses::0                    1278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::1                    1047                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::2                     937                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::3                     892                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::4                     904                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::5                     909                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::6                     881                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::7                     919                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::8                     909                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::9                     906                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::10                   1015                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::11                   5143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::12                   3691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::13                  24179                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::14                   6308                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::15                  10948                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               60866                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency::0    4300947.115385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::1    9128540.816327                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::2    27956156.250000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::3        37274875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::4    18637437.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::5    18637437.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::6    19447760.869565                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::7        22364925                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::8    13978078.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::9    17203788.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::10   31949892.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::11   691342.349304                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::12        1490995                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::13   163307.228916                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::14   403699.007220                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::15   128349.641320                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::16            inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  40004.095963                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_hits::0                        1174                       # number of ReadReq hits
system.l2.ReadReq_hits::1                         998                       # number of ReadReq hits
system.l2.ReadReq_hits::2                         921                       # number of ReadReq hits
system.l2.ReadReq_hits::3                         880                       # number of ReadReq hits
system.l2.ReadReq_hits::4                         880                       # number of ReadReq hits
system.l2.ReadReq_hits::5                         885                       # number of ReadReq hits
system.l2.ReadReq_hits::6                         858                       # number of ReadReq hits
system.l2.ReadReq_hits::7                         899                       # number of ReadReq hits
system.l2.ReadReq_hits::8                         877                       # number of ReadReq hits
system.l2.ReadReq_hits::9                         880                       # number of ReadReq hits
system.l2.ReadReq_hits::10                       1001                       # number of ReadReq hits
system.l2.ReadReq_hits::11                       4496                       # number of ReadReq hits
system.l2.ReadReq_hits::12                       3391                       # number of ReadReq hits
system.l2.ReadReq_hits::13                      21440                       # number of ReadReq hits
system.l2.ReadReq_hits::14                       5200                       # number of ReadReq hits
system.l2.ReadReq_hits::15                       7463                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   52243                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              447298500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate::0               0.081377                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::1               0.046800                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::2               0.017076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::3               0.013453                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::4               0.026549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::5               0.026403                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::6               0.026107                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::7               0.021763                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::8               0.035204                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::9               0.028698                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::10              0.013793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::11              0.125802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::12              0.081279                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::13              0.113280                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::14              0.175650                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::15              0.318323                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses::0                       104                       # number of ReadReq misses
system.l2.ReadReq_misses::1                        49                       # number of ReadReq misses
system.l2.ReadReq_misses::2                        16                       # number of ReadReq misses
system.l2.ReadReq_misses::3                        12                       # number of ReadReq misses
system.l2.ReadReq_misses::4                        24                       # number of ReadReq misses
system.l2.ReadReq_misses::5                        24                       # number of ReadReq misses
system.l2.ReadReq_misses::6                        23                       # number of ReadReq misses
system.l2.ReadReq_misses::7                        20                       # number of ReadReq misses
system.l2.ReadReq_misses::8                        32                       # number of ReadReq misses
system.l2.ReadReq_misses::9                        26                       # number of ReadReq misses
system.l2.ReadReq_misses::10                       14                       # number of ReadReq misses
system.l2.ReadReq_misses::11                      647                       # number of ReadReq misses
system.l2.ReadReq_misses::12                      300                       # number of ReadReq misses
system.l2.ReadReq_misses::13                     2739                       # number of ReadReq misses
system.l2.ReadReq_misses::14                     1108                       # number of ReadReq misses
system.l2.ReadReq_misses::15                     3485                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8623                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        78                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         341835000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::0          6.686228                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::1          8.161414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::2          9.119530                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::3          9.579596                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::4          9.452434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::5          9.400440                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::6          9.699205                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::7          9.298150                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::8          9.400440                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::9          9.431567                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::10         8.418719                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::11         1.661482                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::12         2.315091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::13         0.353406                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::14         1.354629                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::15         0.780508                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::16              inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total           inf                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    8545                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable_latency     22320500                       # number of ReadReq MSHR uncacheable cycles
system.l2.UpgradeReq_accesses::0                  683                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::1                  477                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::2                  478                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::3                  379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::4                  393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::5                  389                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::6                  375                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::7                  401                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::8                  377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::9                  439                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::10                 437                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::11                 942                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::12                 682                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::13                2535                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::14                 968                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::15                1538                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11493                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::0 383774.524158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::1 549513.626834                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::2 548364.016736                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::3 691604.221636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::4 666966.921120                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::5 673825.192802                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::6 698981.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::7 653660.847880                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::8 695273.209549                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::9 597079.726651                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::10 599812.356979                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::11 278256.900212                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::12 384337.243402                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::13 103399.605523                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::14 270783.057851                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::15 170427.828349                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::16          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total          inf                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40008.787958                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           262118000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::0                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::1                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::2                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::3                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::4                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::5                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::6                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::7                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::8                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::9                   1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::10                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::11                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::12                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::13                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::14                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::15                  1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::0                    683                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::1                    477                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::2                    478                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::3                    379                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::4                    393                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::5                    389                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::6                    375                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::7                    401                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::8                    377                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::9                    439                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::10                   437                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::11                   942                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::12                   682                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::13                  2535                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::14                   968                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::15                  1538                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              11493                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      459821000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::0      16.827233                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::1      24.094340                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::2      24.043933                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::3      30.324538                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::4      29.244275                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::5      29.544987                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::6      30.648000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::7      28.660848                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::8      30.485411                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::9      26.179954                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::10     26.299771                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::11     12.200637                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::12     16.851906                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::13      4.533728                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::14     11.872934                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::15      7.472692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::16           inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total          inf                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11493                       # number of UpgradeReq MSHR misses
system.l2.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable_latency    114199500                       # number of WriteReq MSHR uncacheable cycles
system.l2.Writeback_accesses::0                 28357                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             28357                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits::0                     28357                       # number of Writeback hits
system.l2.Writeback_hits::total                 28357                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                          13.726945                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses::0                     1473                       # number of demand (read+write) accesses
system.l2.demand_accesses::1                     1211                       # number of demand (read+write) accesses
system.l2.demand_accesses::2                     1130                       # number of demand (read+write) accesses
system.l2.demand_accesses::3                     1087                       # number of demand (read+write) accesses
system.l2.demand_accesses::4                     1100                       # number of demand (read+write) accesses
system.l2.demand_accesses::5                     1104                       # number of demand (read+write) accesses
system.l2.demand_accesses::6                     1080                       # number of demand (read+write) accesses
system.l2.demand_accesses::7                     1114                       # number of demand (read+write) accesses
system.l2.demand_accesses::8                     1098                       # number of demand (read+write) accesses
system.l2.demand_accesses::9                     1086                       # number of demand (read+write) accesses
system.l2.demand_accesses::10                    1206                       # number of demand (read+write) accesses
system.l2.demand_accesses::11                    7196                       # number of demand (read+write) accesses
system.l2.demand_accesses::12                    4833                       # number of demand (read+write) accesses
system.l2.demand_accesses::13                   33762                       # number of demand (read+write) accesses
system.l2.demand_accesses::14                    7757                       # number of demand (read+write) accesses
system.l2.demand_accesses::15                   17611                       # number of demand (read+write) accesses
system.l2.demand_accesses::16                       0                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83848                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::0     5493118.729097                       # average overall miss latency
system.l2.demand_avg_miss_latency::1     7710997.652582                       # average overall miss latency
system.l2.demand_avg_miss_latency::2     7858576.555024                       # average overall miss latency
system.l2.demand_avg_miss_latency::3     7934504.830918                       # average overall miss latency
system.l2.demand_avg_miss_latency::4     7465647.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::5     7499737.442922                       # average overall miss latency
system.l2.demand_avg_miss_latency::6     7398389.639640                       # average overall miss latency
system.l2.demand_avg_miss_latency::7     7639267.441860                       # average overall miss latency
system.l2.demand_avg_miss_latency::8     7431866.515837                       # average overall miss latency
system.l2.demand_avg_miss_latency::9     7973021.844660                       # average overall miss latency
system.l2.demand_avg_miss_latency::10    8011914.634146                       # average overall miss latency
system.l2.demand_avg_miss_latency::11    608312.037037                       # average overall miss latency
system.l2.demand_avg_miss_latency::12    1139003.120666                       # average overall miss latency
system.l2.demand_avg_miss_latency::13    133293.499432                       # average overall miss latency
system.l2.demand_avg_miss_latency::14    642331.834181                       # average overall miss latency
system.l2.demand_avg_miss_latency::15    161848.886480                       # average overall miss latency
system.l2.demand_avg_miss_latency::16             inf                       # average overall miss latency
system.l2.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   40003.615948                       # average overall mshr miss latency
system.l2.demand_hits::0                         1174                       # number of demand (read+write) hits
system.l2.demand_hits::1                          998                       # number of demand (read+write) hits
system.l2.demand_hits::2                          921                       # number of demand (read+write) hits
system.l2.demand_hits::3                          880                       # number of demand (read+write) hits
system.l2.demand_hits::4                          880                       # number of demand (read+write) hits
system.l2.demand_hits::5                          885                       # number of demand (read+write) hits
system.l2.demand_hits::6                          858                       # number of demand (read+write) hits
system.l2.demand_hits::7                          899                       # number of demand (read+write) hits
system.l2.demand_hits::8                          877                       # number of demand (read+write) hits
system.l2.demand_hits::9                          880                       # number of demand (read+write) hits
system.l2.demand_hits::10                        1001                       # number of demand (read+write) hits
system.l2.demand_hits::11                        4496                       # number of demand (read+write) hits
system.l2.demand_hits::12                        3391                       # number of demand (read+write) hits
system.l2.demand_hits::13                       21440                       # number of demand (read+write) hits
system.l2.demand_hits::14                        5200                       # number of demand (read+write) hits
system.l2.demand_hits::15                        7463                       # number of demand (read+write) hits
system.l2.demand_hits::16                           0                       # number of demand (read+write) hits
system.l2.demand_hits::total                    52243                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1642442500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::0                0.202987                       # miss rate for demand accesses
system.l2.demand_miss_rate::1                0.175888                       # miss rate for demand accesses
system.l2.demand_miss_rate::2                0.184956                       # miss rate for demand accesses
system.l2.demand_miss_rate::3                0.190432                       # miss rate for demand accesses
system.l2.demand_miss_rate::4                0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::5                0.198370                       # miss rate for demand accesses
system.l2.demand_miss_rate::6                0.205556                       # miss rate for demand accesses
system.l2.demand_miss_rate::7                0.192998                       # miss rate for demand accesses
system.l2.demand_miss_rate::8                0.201275                       # miss rate for demand accesses
system.l2.demand_miss_rate::9                0.189687                       # miss rate for demand accesses
system.l2.demand_miss_rate::10               0.169983                       # miss rate for demand accesses
system.l2.demand_miss_rate::11               0.375208                       # miss rate for demand accesses
system.l2.demand_miss_rate::12               0.298365                       # miss rate for demand accesses
system.l2.demand_miss_rate::13               0.364967                       # miss rate for demand accesses
system.l2.demand_miss_rate::14               0.329638                       # miss rate for demand accesses
system.l2.demand_miss_rate::15               0.576231                       # miss rate for demand accesses
system.l2.demand_miss_rate::16               no_value                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            no_value                       # miss rate for demand accesses
system.l2.demand_misses::0                        299                       # number of demand (read+write) misses
system.l2.demand_misses::1                        213                       # number of demand (read+write) misses
system.l2.demand_misses::2                        209                       # number of demand (read+write) misses
system.l2.demand_misses::3                        207                       # number of demand (read+write) misses
system.l2.demand_misses::4                        220                       # number of demand (read+write) misses
system.l2.demand_misses::5                        219                       # number of demand (read+write) misses
system.l2.demand_misses::6                        222                       # number of demand (read+write) misses
system.l2.demand_misses::7                        215                       # number of demand (read+write) misses
system.l2.demand_misses::8                        221                       # number of demand (read+write) misses
system.l2.demand_misses::9                        206                       # number of demand (read+write) misses
system.l2.demand_misses::10                       205                       # number of demand (read+write) misses
system.l2.demand_misses::11                      2700                       # number of demand (read+write) misses
system.l2.demand_misses::12                      1442                       # number of demand (read+write) misses
system.l2.demand_misses::13                     12322                       # number of demand (read+write) misses
system.l2.demand_misses::14                      2557                       # number of demand (read+write) misses
system.l2.demand_misses::15                     10148                       # number of demand (read+write) misses
system.l2.demand_misses::16                         0                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31605                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1261194000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::0          21.403259                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::1          26.033856                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::2          27.900000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::3          29.003680                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::4          28.660909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::5          28.557065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::6          29.191667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::7          28.300718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::8          28.713115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::9          29.030387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::10         26.141791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::11          4.381184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::12          6.523277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::13          0.933801                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::14          4.064329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::15          1.790188                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::16               inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total            inf                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    31527                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.010987                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.015750                       # Average percentage of cache occupancy
system.l2.occ_%::2                           0.019317                       # Average percentage of cache occupancy
system.l2.occ_%::3                           0.013253                       # Average percentage of cache occupancy
system.l2.occ_%::4                           0.003190                       # Average percentage of cache occupancy
system.l2.occ_%::5                           0.007233                       # Average percentage of cache occupancy
system.l2.occ_%::6                           0.003988                       # Average percentage of cache occupancy
system.l2.occ_%::7                           0.004592                       # Average percentage of cache occupancy
system.l2.occ_%::8                           0.001661                       # Average percentage of cache occupancy
system.l2.occ_%::9                           0.000569                       # Average percentage of cache occupancy
system.l2.occ_%::10                          0.007321                       # Average percentage of cache occupancy
system.l2.occ_%::11                          0.046297                       # Average percentage of cache occupancy
system.l2.occ_%::12                          0.009325                       # Average percentage of cache occupancy
system.l2.occ_%::13                          0.028564                       # Average percentage of cache occupancy
system.l2.occ_%::14                          0.008951                       # Average percentage of cache occupancy
system.l2.occ_%::15                          0.024225                       # Average percentage of cache occupancy
system.l2.occ_%::16                          0.350019                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    360.036081                       # Average occupied blocks per context
system.l2.occ_blocks::1                    516.082879                       # Average occupied blocks per context
system.l2.occ_blocks::2                    632.989896                       # Average occupied blocks per context
system.l2.occ_blocks::3                    434.283335                       # Average occupied blocks per context
system.l2.occ_blocks::4                    104.518285                       # Average occupied blocks per context
system.l2.occ_blocks::5                    236.995235                       # Average occupied blocks per context
system.l2.occ_blocks::6                    130.665071                       # Average occupied blocks per context
system.l2.occ_blocks::7                    150.475207                       # Average occupied blocks per context
system.l2.occ_blocks::8                     54.425437                       # Average occupied blocks per context
system.l2.occ_blocks::9                     18.636045                       # Average occupied blocks per context
system.l2.occ_blocks::10                   239.887108                       # Average occupied blocks per context
system.l2.occ_blocks::11                  1517.046486                       # Average occupied blocks per context
system.l2.occ_blocks::12                   305.571574                       # Average occupied blocks per context
system.l2.occ_blocks::13                   936.000183                       # Average occupied blocks per context
system.l2.occ_blocks::14                   293.295268                       # Average occupied blocks per context
system.l2.occ_blocks::15                   793.797713                       # Average occupied blocks per context
system.l2.occ_blocks::16                 11469.438092                       # Average occupied blocks per context
system.l2.overall_accesses::0                    1473                       # number of overall (read+write) accesses
system.l2.overall_accesses::1                    1211                       # number of overall (read+write) accesses
system.l2.overall_accesses::2                    1130                       # number of overall (read+write) accesses
system.l2.overall_accesses::3                    1087                       # number of overall (read+write) accesses
system.l2.overall_accesses::4                    1100                       # number of overall (read+write) accesses
system.l2.overall_accesses::5                    1104                       # number of overall (read+write) accesses
system.l2.overall_accesses::6                    1080                       # number of overall (read+write) accesses
system.l2.overall_accesses::7                    1114                       # number of overall (read+write) accesses
system.l2.overall_accesses::8                    1098                       # number of overall (read+write) accesses
system.l2.overall_accesses::9                    1086                       # number of overall (read+write) accesses
system.l2.overall_accesses::10                   1206                       # number of overall (read+write) accesses
system.l2.overall_accesses::11                   7196                       # number of overall (read+write) accesses
system.l2.overall_accesses::12                   4833                       # number of overall (read+write) accesses
system.l2.overall_accesses::13                  33762                       # number of overall (read+write) accesses
system.l2.overall_accesses::14                   7757                       # number of overall (read+write) accesses
system.l2.overall_accesses::15                  17611                       # number of overall (read+write) accesses
system.l2.overall_accesses::16                      0                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83848                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::0    5493118.729097                       # average overall miss latency
system.l2.overall_avg_miss_latency::1    7710997.652582                       # average overall miss latency
system.l2.overall_avg_miss_latency::2    7858576.555024                       # average overall miss latency
system.l2.overall_avg_miss_latency::3    7934504.830918                       # average overall miss latency
system.l2.overall_avg_miss_latency::4    7465647.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::5    7499737.442922                       # average overall miss latency
system.l2.overall_avg_miss_latency::6    7398389.639640                       # average overall miss latency
system.l2.overall_avg_miss_latency::7    7639267.441860                       # average overall miss latency
system.l2.overall_avg_miss_latency::8    7431866.515837                       # average overall miss latency
system.l2.overall_avg_miss_latency::9    7973021.844660                       # average overall miss latency
system.l2.overall_avg_miss_latency::10   8011914.634146                       # average overall miss latency
system.l2.overall_avg_miss_latency::11   608312.037037                       # average overall miss latency
system.l2.overall_avg_miss_latency::12   1139003.120666                       # average overall miss latency
system.l2.overall_avg_miss_latency::13   133293.499432                       # average overall miss latency
system.l2.overall_avg_miss_latency::14   642331.834181                       # average overall miss latency
system.l2.overall_avg_miss_latency::15   161848.886480                       # average overall miss latency
system.l2.overall_avg_miss_latency::16            inf                       # average overall miss latency
system.l2.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  40003.615948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.l2.overall_hits::0                        1174                       # number of overall hits
system.l2.overall_hits::1                         998                       # number of overall hits
system.l2.overall_hits::2                         921                       # number of overall hits
system.l2.overall_hits::3                         880                       # number of overall hits
system.l2.overall_hits::4                         880                       # number of overall hits
system.l2.overall_hits::5                         885                       # number of overall hits
system.l2.overall_hits::6                         858                       # number of overall hits
system.l2.overall_hits::7                         899                       # number of overall hits
system.l2.overall_hits::8                         877                       # number of overall hits
system.l2.overall_hits::9                         880                       # number of overall hits
system.l2.overall_hits::10                       1001                       # number of overall hits
system.l2.overall_hits::11                       4496                       # number of overall hits
system.l2.overall_hits::12                       3391                       # number of overall hits
system.l2.overall_hits::13                      21440                       # number of overall hits
system.l2.overall_hits::14                       5200                       # number of overall hits
system.l2.overall_hits::15                       7463                       # number of overall hits
system.l2.overall_hits::16                          0                       # number of overall hits
system.l2.overall_hits::total                   52243                       # number of overall hits
system.l2.overall_miss_latency             1642442500                       # number of overall miss cycles
system.l2.overall_miss_rate::0               0.202987                       # miss rate for overall accesses
system.l2.overall_miss_rate::1               0.175888                       # miss rate for overall accesses
system.l2.overall_miss_rate::2               0.184956                       # miss rate for overall accesses
system.l2.overall_miss_rate::3               0.190432                       # miss rate for overall accesses
system.l2.overall_miss_rate::4               0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::5               0.198370                       # miss rate for overall accesses
system.l2.overall_miss_rate::6               0.205556                       # miss rate for overall accesses
system.l2.overall_miss_rate::7               0.192998                       # miss rate for overall accesses
system.l2.overall_miss_rate::8               0.201275                       # miss rate for overall accesses
system.l2.overall_miss_rate::9               0.189687                       # miss rate for overall accesses
system.l2.overall_miss_rate::10              0.169983                       # miss rate for overall accesses
system.l2.overall_miss_rate::11              0.375208                       # miss rate for overall accesses
system.l2.overall_miss_rate::12              0.298365                       # miss rate for overall accesses
system.l2.overall_miss_rate::13              0.364967                       # miss rate for overall accesses
system.l2.overall_miss_rate::14              0.329638                       # miss rate for overall accesses
system.l2.overall_miss_rate::15              0.576231                       # miss rate for overall accesses
system.l2.overall_miss_rate::16              no_value                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           no_value                       # miss rate for overall accesses
system.l2.overall_misses::0                       299                       # number of overall misses
system.l2.overall_misses::1                       213                       # number of overall misses
system.l2.overall_misses::2                       209                       # number of overall misses
system.l2.overall_misses::3                       207                       # number of overall misses
system.l2.overall_misses::4                       220                       # number of overall misses
system.l2.overall_misses::5                       219                       # number of overall misses
system.l2.overall_misses::6                       222                       # number of overall misses
system.l2.overall_misses::7                       215                       # number of overall misses
system.l2.overall_misses::8                       221                       # number of overall misses
system.l2.overall_misses::9                       206                       # number of overall misses
system.l2.overall_misses::10                      205                       # number of overall misses
system.l2.overall_misses::11                     2700                       # number of overall misses
system.l2.overall_misses::12                     1442                       # number of overall misses
system.l2.overall_misses::13                    12322                       # number of overall misses
system.l2.overall_misses::14                     2557                       # number of overall misses
system.l2.overall_misses::15                    10148                       # number of overall misses
system.l2.overall_misses::16                        0                       # number of overall misses
system.l2.overall_misses::total                 31605                       # number of overall misses
system.l2.overall_mshr_hits                        78                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1261194000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::0         21.403259                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::1         26.033856                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::2         27.900000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::3         29.003680                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::4         28.660909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::5         28.557065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::6         29.191667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::7         28.300718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::8         28.713115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::9         29.030387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::10        26.141791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::11         4.381184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::12         6.523277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::13         0.933801                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::14         4.064329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::15         1.790188                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::16              inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total           inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   31527                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency    136520000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.replacements                          20772                       # number of replacements
system.l2.sampled_refs                          39622                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      18194.143895                       # Cycle average of tags in use
system.l2.total_refs                           543889                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            12383                       # number of writebacks
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR

---------- End Simulation Statistics   ----------
