library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;
use WORK.constants.all;

entity SUM_GENERATOR is
	generic (N : natural := Numbit);
	port (
		A, B : in  std_logic_vector(N-1 downto 0);
		C_in : in  std_logic_vector(N/4-1 downto 0);
		O    : out std_logic_vector(N-1 downto 0);
		C_o  : out std_logic
	);
end SUM_GENERATOR;

architecture STRUCTURAL of SUM_GENERATOR is

	component MUX21_GENERIC
		Generic (N: integer:= numBit;
			 DELAY_MUX: Time:= tp_mux);
		Port (	A:	In	std_logic_vector(N-1 downto 0) ;
			B:	In	std_logic_vector(N-1 downto 0);
			SEL:	In	std_logic;
			Y:	Out	std_logic_vector(N-1 downto 0));
	end component;

	signal carry    : std_logic_vector(N/4-1 downto 0);
	signal carry_out: std_logic_vector(0 downto 0);

begin


	---- RIPPLE CARRY ADDERS
	csa_block_gen: for i in 0 to N/4-1 generate

		carry_in_0_i: CARRY_SELECT_BLOCK generic map (N => 4)
					  	 port map (
							A   =>   A(i*4+3 downto i*4),
							B   =>   B(i*4+3 downto i*4),
							Ci  =>   C_in(i),
							S   =>   O(i*4+3 downto i*4),
							Co  =>   carry(i)
					  	 );
	end generate;
	
	
	---- CARRY OUT
					 
	C_o <= carry(N/4-1);

end architecture;
