// Seed: 3739131403
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wor id_3,
    output wire id_4,
    input tri0 id_5,
    output tri id_6,
    input wand id_7,
    output supply1 id_8,
    output wand id_9
);
  assign id_9 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    input uwire id_3,
    input uwire id_4,
    output wire id_5,
    output wand id_6,
    input tri0 id_7,
    output supply0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    input uwire id_16,
    input tri1 id_17,
    output wire id_18,
    output wor id_19,
    input wand id_20,
    output uwire id_21,
    input supply1 id_22,
    input supply0 id_23
);
  logic id_25;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_3,
      id_15,
      id_21,
      id_12,
      id_8,
      id_17,
      id_9,
      id_9
  );
  assign modCall_1.id_0 = 0;
endmodule
