
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 14.4 EDK_P.49d
* DO NOT EDIT.
*
* Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xbram.h"

/*
* The configuration table for devices
*/

XBram_Config XBram_ConfigTable[] =
{
	{
		XPAR_FSM_BUFFER_CTRL_DEVICE_ID,
		XPAR_FSM_BUFFER_CTRL_DATA_WIDTH,
		XPAR_FSM_BUFFER_CTRL_ECC,
		XPAR_FSM_BUFFER_CTRL_FAULT_INJECT,
		XPAR_FSM_BUFFER_CTRL_CE_FAILING_REGISTERS,
		0,
		XPAR_FSM_BUFFER_CTRL_UE_FAILING_REGISTERS,
		0,
		XPAR_FSM_BUFFER_CTRL_ECC_STATUS_REGISTERS,
		XPAR_FSM_BUFFER_CTRL_CE_COUNTER_WIDTH,
		XPAR_FSM_BUFFER_CTRL_ECC_ONOFF_REGISTER,
		XPAR_FSM_BUFFER_CTRL_ECC_ONOFF_RESET_VALUE,
		XPAR_FSM_BUFFER_CTRL_WRITE_ACCESS,
		XPAR_FSM_BUFFER_CTRL_S_AXI_BASEADDR,
		XPAR_FSM_BUFFER_CTRL_S_AXI_HIGHADDR
	},
	{
		XPAR_MAC_LOG_BRAM_CTRL_DEVICE_ID,
		XPAR_MAC_LOG_BRAM_CTRL_DATA_WIDTH,
		XPAR_MAC_LOG_BRAM_CTRL_ECC,
		XPAR_MAC_LOG_BRAM_CTRL_FAULT_INJECT,
		XPAR_MAC_LOG_BRAM_CTRL_CE_FAILING_REGISTERS,
		0,
		XPAR_MAC_LOG_BRAM_CTRL_UE_FAILING_REGISTERS,
		0,
		XPAR_MAC_LOG_BRAM_CTRL_ECC_STATUS_REGISTERS,
		XPAR_MAC_LOG_BRAM_CTRL_CE_COUNTER_WIDTH,
		XPAR_MAC_LOG_BRAM_CTRL_ECC_ONOFF_REGISTER,
		XPAR_MAC_LOG_BRAM_CTRL_ECC_ONOFF_RESET_VALUE,
		XPAR_MAC_LOG_BRAM_CTRL_WRITE_ACCESS,
		XPAR_MAC_LOG_BRAM_CTRL_S_AXI_BASEADDR,
		XPAR_MAC_LOG_BRAM_CTRL_S_AXI_HIGHADDR
	},
	{
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_DEVICE_ID,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_DATA_WIDTH,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_ECC,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_FAULT_INJECT,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_CE_FAILING_REGISTERS,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_CE_FAILING_REGISTERS,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_UE_FAILING_REGISTERS,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_UE_FAILING_REGISTERS,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_ECC_STATUS_REGISTERS,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_CE_COUNTER_WIDTH,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_ECC_ONOFF_REGISTER,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_ECC_ONOFF_RESET_VALUE,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_WRITE_ACCESS,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_BASEADDR,
		XPAR_MB_LOW_DLMB_BRAM_CNTLR_HIGHADDR
	},
	{
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_DEVICE_ID,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_DATA_WIDTH,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_ECC,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_FAULT_INJECT,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_CE_FAILING_REGISTERS,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_CE_FAILING_REGISTERS,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_UE_FAILING_REGISTERS,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_UE_FAILING_REGISTERS,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_ECC_STATUS_REGISTERS,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_CE_COUNTER_WIDTH,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_ECC_ONOFF_REGISTER,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_ECC_ONOFF_RESET_VALUE,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_WRITE_ACCESS,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_BASEADDR,
		XPAR_MB_LOW_ILMB_BRAM_CNTLR_HIGHADDR
	},
	{
		XPAR_PKT_BUFF_RX_BRAM_CTRL_DEVICE_ID,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_DATA_WIDTH,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_FAULT_INJECT,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_CE_FAILING_REGISTERS,
		0,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_UE_FAILING_REGISTERS,
		0,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC_STATUS_REGISTERS,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_CE_COUNTER_WIDTH,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC_ONOFF_REGISTER,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_ECC_ONOFF_RESET_VALUE,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_WRITE_ACCESS,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_S_AXI_BASEADDR,
		XPAR_PKT_BUFF_RX_BRAM_CTRL_S_AXI_HIGHADDR
	},
	{
		XPAR_PKT_BUFF_TX_BRAM_CTRL_DEVICE_ID,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_DATA_WIDTH,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_FAULT_INJECT,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_CE_FAILING_REGISTERS,
		0,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_UE_FAILING_REGISTERS,
		0,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC_STATUS_REGISTERS,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_CE_COUNTER_WIDTH,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC_ONOFF_REGISTER,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_ECC_ONOFF_RESET_VALUE,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_WRITE_ACCESS,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_S_AXI_BASEADDR,
		XPAR_PKT_BUFF_TX_BRAM_CTRL_S_AXI_HIGHADDR
	}
};


