// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_fuse_9x9_1x1_Pipeline_Conv1_ky (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        add_ln121_1,
        trunc_ln86_mid2,
        select_ln121,
        p_cast7_i_i,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0,
        p_cast8_i_i,
        p_cast9_i_i,
        p_cast10_i_i,
        p_cast11_i_i,
        p_cast12_i_i,
        p_cast13_i_i,
        p_cast14_i_i,
        zext_ln103,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0,
        p_smodpost_i_i,
        add51_837_i_i_out,
        add51_837_i_i_out_ap_vld,
        add51_736_i_i_out,
        add51_736_i_i_out_ap_vld,
        add51_635_i_i_out,
        add51_635_i_i_out_ap_vld,
        add51_534_i_i_out,
        add51_534_i_i_out_ap_vld,
        add51_433_i_i_out,
        add51_433_i_i_out_ap_vld,
        add51_332_i_i_out,
        add51_332_i_i_out_ap_vld,
        add51_231_i_i_out,
        add51_231_i_i_out_ap_vld,
        add51_130_i_i_out,
        add51_130_i_i_out_ap_vld,
        add5129_i_i_out,
        add5129_i_i_out_ap_vld,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0,
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0,
        grp_fu_3060_p_din0,
        grp_fu_3060_p_din1,
        grp_fu_3060_p_opcode,
        grp_fu_3060_p_dout0,
        grp_fu_3060_p_ce,
        grp_fu_3064_p_din0,
        grp_fu_3064_p_din1,
        grp_fu_3064_p_opcode,
        grp_fu_3064_p_dout0,
        grp_fu_3064_p_ce,
        grp_fu_3068_p_din0,
        grp_fu_3068_p_din1,
        grp_fu_3068_p_opcode,
        grp_fu_3068_p_dout0,
        grp_fu_3068_p_ce,
        grp_fu_3072_p_din0,
        grp_fu_3072_p_din1,
        grp_fu_3072_p_dout0,
        grp_fu_3072_p_ce,
        grp_fu_3076_p_din0,
        grp_fu_3076_p_din1,
        grp_fu_3076_p_dout0,
        grp_fu_3076_p_ce,
        grp_fu_3080_p_din0,
        grp_fu_3080_p_din1,
        grp_fu_3080_p_dout0,
        grp_fu_3080_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [10:0] add_ln121_1;
input  [5:0] trunc_ln86_mid2;
input  [2:0] select_ln121;
input  [7:0] p_cast7_i_i;
output  [9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0;
input  [7:0] p_cast8_i_i;
input  [7:0] p_cast9_i_i;
input  [7:0] p_cast10_i_i;
input  [7:0] p_cast11_i_i;
input  [7:0] p_cast12_i_i;
input  [7:0] p_cast13_i_i;
input  [7:0] p_cast14_i_i;
input  [7:0] zext_ln103;
output  [9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0;
output  [9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0;
input  [1:0] p_smodpost_i_i;
output  [31:0] add51_837_i_i_out;
output   add51_837_i_i_out_ap_vld;
output  [31:0] add51_736_i_i_out;
output   add51_736_i_i_out_ap_vld;
output  [31:0] add51_635_i_i_out;
output   add51_635_i_i_out_ap_vld;
output  [31:0] add51_534_i_i_out;
output   add51_534_i_i_out_ap_vld;
output  [31:0] add51_433_i_i_out;
output   add51_433_i_i_out_ap_vld;
output  [31:0] add51_332_i_i_out;
output   add51_332_i_i_out_ap_vld;
output  [31:0] add51_231_i_i_out;
output   add51_231_i_i_out_ap_vld;
output  [31:0] add51_130_i_i_out;
output   add51_130_i_i_out_ap_vld;
output  [31:0] add5129_i_i_out;
output   add5129_i_i_out_ap_vld;
output  [10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
output  [10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
output  [10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
output   srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
input  [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
output  [31:0] grp_fu_3060_p_din0;
output  [31:0] grp_fu_3060_p_din1;
output  [1:0] grp_fu_3060_p_opcode;
input  [31:0] grp_fu_3060_p_dout0;
output   grp_fu_3060_p_ce;
output  [31:0] grp_fu_3064_p_din0;
output  [31:0] grp_fu_3064_p_din1;
output  [1:0] grp_fu_3064_p_opcode;
input  [31:0] grp_fu_3064_p_dout0;
output   grp_fu_3064_p_ce;
output  [31:0] grp_fu_3068_p_din0;
output  [31:0] grp_fu_3068_p_din1;
output  [1:0] grp_fu_3068_p_opcode;
input  [31:0] grp_fu_3068_p_dout0;
output   grp_fu_3068_p_ce;
output  [31:0] grp_fu_3072_p_din0;
output  [31:0] grp_fu_3072_p_din1;
input  [31:0] grp_fu_3072_p_dout0;
output   grp_fu_3072_p_ce;
output  [31:0] grp_fu_3076_p_din0;
output  [31:0] grp_fu_3076_p_din1;
input  [31:0] grp_fu_3076_p_dout0;
output   grp_fu_3076_p_ce;
output  [31:0] grp_fu_3080_p_din0;
output  [31:0] grp_fu_3080_p_din1;
input  [31:0] grp_fu_3080_p_dout0;
output   grp_fu_3080_p_ce;

reg ap_idle;
reg[9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0;
reg[9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0;
reg[9:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0;
reg add51_837_i_i_out_ap_vld;
reg add51_736_i_i_out_ap_vld;
reg add51_635_i_i_out_ap_vld;
reg add51_534_i_i_out_ap_vld;
reg add51_433_i_i_out_ap_vld;
reg add51_332_i_i_out_ap_vld;
reg add51_231_i_i_out_ap_vld;
reg add51_130_i_i_out_ap_vld;
reg add5129_i_i_out_ap_vld;
reg[10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
reg[10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
reg[10:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
reg srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state6_pp0_stage2_iter1;
wire    ap_block_state9_pp0_stage2_iter2;
wire    ap_block_state12_pp0_stage2_iter3;
wire    ap_block_pp0_stage2_subdone;
reg   [0:0] icmp_ln114_reg_1259;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state10_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] p_smodpost_i_i_read_reg_1192;
wire   [9:0] zext_ln103_cast_fu_678_p1;
reg   [9:0] zext_ln103_cast_reg_1204;
wire   [9:0] p_cast14_i_i_cast_fu_682_p1;
reg   [9:0] p_cast14_i_i_cast_reg_1209;
wire   [9:0] p_cast13_i_i_cast_fu_686_p1;
reg   [9:0] p_cast13_i_i_cast_reg_1214;
wire   [9:0] p_cast12_i_i_cast_fu_690_p1;
reg   [9:0] p_cast12_i_i_cast_reg_1219;
wire   [9:0] p_cast11_i_i_cast_fu_694_p1;
reg   [9:0] p_cast11_i_i_cast_reg_1224;
wire   [9:0] p_cast10_i_i_cast_fu_698_p1;
reg   [9:0] p_cast10_i_i_cast_reg_1229;
wire   [9:0] p_cast9_i_i_cast_fu_702_p1;
reg   [9:0] p_cast9_i_i_cast_reg_1234;
wire   [9:0] p_cast8_i_i_cast_fu_706_p1;
reg   [9:0] p_cast8_i_i_cast_reg_1239;
wire   [9:0] p_cast7_i_i_cast_fu_710_p1;
reg   [9:0] p_cast7_i_i_cast_reg_1244;
wire   [6:0] select_ln121_cast_cast_fu_718_p1;
reg   [6:0] select_ln121_cast_cast_reg_1249;
reg   [3:0] ky_2_reg_1254;
wire   [0:0] icmp_ln114_fu_775_p2;
reg   [0:0] icmp_ln114_reg_1259_pp0_iter1_reg;
reg   [0:0] icmp_ln114_reg_1259_pp0_iter2_reg;
wire   [10:0] sub_ln121_fu_803_p2;
reg   [10:0] sub_ln121_reg_1263;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state5_pp0_stage1_iter1;
wire    ap_block_state8_pp0_stage1_iter2;
wire    ap_block_state11_pp0_stage1_iter3;
wire    ap_block_pp0_stage1_11001;
wire   [9:0] add_ln121_5_fu_876_p2;
reg   [9:0] add_ln121_5_reg_1299;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121_reg_1354;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125_reg_1359;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129_reg_1364;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_645_p5;
reg   [31:0] tmp_i_i_reg_1429;
wire   [31:0] grp_fu_656_p5;
reg   [31:0] tmp_8_i_i_reg_1434;
wire   [31:0] grp_fu_667_p5;
reg   [31:0] tmp_9_i_i_reg_1439;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133_reg_1444;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137_reg_1449;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141_reg_1454;
reg   [31:0] tmp_10_i_i_reg_1504;
reg   [31:0] tmp_11_i_i_reg_1509;
reg   [31:0] tmp_12_i_i_reg_1514;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145_reg_1519;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149_reg_1524;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153_reg_1529;
reg   [31:0] tmp_13_i_i_reg_1534;
reg   [31:0] tmp_14_i_i_reg_1539;
reg   [31:0] tmp_15_i_i_reg_1544;
reg   [31:0] mul_i_i_reg_1549;
reg   [31:0] mul_1_i_i_reg_1554;
reg   [31:0] mul_2_i_i_reg_1559;
reg   [31:0] mul_3_i_i_reg_1579;
reg   [31:0] mul_4_i_i_reg_1584;
reg   [31:0] mul_5_i_i_reg_1589;
reg   [31:0] mul_6_i_i_reg_1609;
reg   [31:0] mul_7_i_i_reg_1614;
reg   [31:0] mul_8_i_i_reg_1619;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln121_1_fu_809_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln121_2_fu_826_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln121_6_fu_887_p1;
wire   [63:0] zext_ln121_7_fu_899_p1;
wire   [63:0] zext_ln121_8_fu_911_p1;
wire   [63:0] zext_ln121_3_fu_923_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln121_9_fu_934_p1;
wire   [63:0] zext_ln121_10_fu_945_p1;
wire   [63:0] zext_ln121_11_fu_956_p1;
wire   [63:0] zext_ln121_12_fu_967_p1;
wire   [63:0] zext_ln121_13_fu_978_p1;
wire   [63:0] zext_ln121_14_fu_989_p1;
reg   [31:0] add5129_i_i_fu_122;
reg   [31:0] ap_sig_allocacmp_add5129_i_i_load;
wire    ap_loop_init;
reg   [31:0] add51_130_i_i_fu_126;
reg   [31:0] ap_sig_allocacmp_add51_130_i_i_load;
reg   [31:0] add51_231_i_i_fu_130;
reg   [31:0] ap_sig_allocacmp_add51_231_i_i_load;
reg   [31:0] add51_332_i_i_fu_134;
reg   [31:0] ap_sig_allocacmp_add51_332_i_i_load;
reg   [31:0] add51_433_i_i_fu_138;
reg   [31:0] ap_sig_allocacmp_add51_433_i_i_load;
reg   [31:0] add51_534_i_i_fu_142;
reg   [31:0] ap_sig_allocacmp_add51_534_i_i_load;
reg   [31:0] add51_635_i_i_fu_146;
reg   [31:0] ap_sig_allocacmp_add51_635_i_i_load;
reg   [31:0] add51_736_i_i_fu_150;
reg   [31:0] ap_sig_allocacmp_add51_736_i_i_load;
reg   [31:0] add51_837_i_i_fu_154;
reg   [31:0] ap_sig_allocacmp_add51_837_i_i_load;
reg   [3:0] ky_fu_158;
wire   [3:0] add_ln114_fu_781_p2;
reg   [3:0] ap_sig_allocacmp_ky_2;
wire    ap_block_pp0_stage2_01001;
reg   [31:0] grp_fu_621_p0;
reg   [31:0] grp_fu_621_p1;
reg   [31:0] grp_fu_625_p0;
reg   [31:0] grp_fu_625_p1;
reg   [31:0] grp_fu_629_p0;
reg   [31:0] grp_fu_629_p1;
reg   [31:0] grp_fu_633_p0;
reg   [31:0] grp_fu_633_p1;
reg   [31:0] grp_fu_637_p0;
reg   [31:0] grp_fu_637_p1;
reg   [31:0] grp_fu_641_p0;
reg   [31:0] grp_fu_641_p1;
wire  signed [4:0] select_ln121_cast_fu_714_p1;
wire   [10:0] zext_ln121_fu_787_p1;
wire   [10:0] add_ln121_fu_791_p2;
wire   [10:0] shl_ln121_fu_797_p2;
wire   [10:0] add_ln121_2_fu_821_p2;
wire   [3:0] tmp_fu_833_p2;
wire   [5:0] tmp_cast_fu_838_p1;
wire   [5:0] empty_fu_842_p2;
wire   [6:0] zext_ln121_4_fu_847_p1;
wire   [6:0] add_ln121_4_fu_851_p2;
wire   [7:0] p_shl2_fu_864_p3;
wire   [9:0] p_shl1_fu_856_p3;
wire   [9:0] zext_ln121_5_fu_872_p1;
wire   [9:0] add_ln121_6_fu_882_p2;
wire   [9:0] add_ln121_7_fu_894_p2;
wire   [9:0] add_ln121_8_fu_906_p2;
wire   [10:0] add_ln121_3_fu_918_p2;
wire   [9:0] add_ln121_9_fu_930_p2;
wire   [9:0] add_ln121_10_fu_941_p2;
wire   [9:0] add_ln121_11_fu_952_p2;
wire   [9:0] add_ln121_12_fu_963_p2;
wire   [9:0] add_ln121_13_fu_974_p2;
wire   [9:0] add_ln121_14_fu_985_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [2:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to3;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U316(
    .din0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0),
    .din1(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0),
    .din2(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0),
    .din3(p_smodpost_i_i),
    .dout(grp_fu_645_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U317(
    .din0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0),
    .din1(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0),
    .din2(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0),
    .din3(p_smodpost_i_i),
    .dout(grp_fu_656_p5)
);

srcnn_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U318(
    .din0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_q0),
    .din1(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_q0),
    .din2(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_q0),
    .din3(p_smodpost_i_i),
    .dout(grp_fu_667_p5)
);

srcnn_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add5129_i_i_fu_122 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add5129_i_i_fu_122 <= grp_fu_3060_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add51_130_i_i_fu_126 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add51_130_i_i_fu_126 <= grp_fu_3064_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            add51_231_i_i_fu_130 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            add51_231_i_i_fu_130 <= grp_fu_3068_p_dout0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_332_i_i_fu_134 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add51_332_i_i_fu_134 <= grp_fu_3060_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_433_i_i_fu_138 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add51_433_i_i_fu_138 <= grp_fu_3064_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_534_i_i_fu_142 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add51_534_i_i_fu_142 <= grp_fu_3068_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_635_i_i_fu_146 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_635_i_i_fu_146 <= grp_fu_3060_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_736_i_i_fu_150 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_736_i_i_fu_150 <= grp_fu_3064_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add51_837_i_i_fu_154 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_837_i_i_fu_154 <= grp_fu_3068_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln114_fu_775_p2 == 1'd0))) begin
            ky_fu_158 <= add_ln114_fu_781_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            ky_fu_158 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln121_5_reg_1299[9 : 1] <= add_ln121_5_fu_876_p2[9 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln114_reg_1259 <= icmp_ln114_fu_775_p2;
        icmp_ln114_reg_1259_pp0_iter1_reg <= icmp_ln114_reg_1259;
        icmp_ln114_reg_1259_pp0_iter2_reg <= icmp_ln114_reg_1259_pp0_iter1_reg;
        ky_2_reg_1254 <= ap_sig_allocacmp_ky_2;
        p_cast10_i_i_cast_reg_1229[7 : 0] <= p_cast10_i_i_cast_fu_698_p1[7 : 0];
        p_cast11_i_i_cast_reg_1224[7 : 0] <= p_cast11_i_i_cast_fu_694_p1[7 : 0];
        p_cast12_i_i_cast_reg_1219[7 : 0] <= p_cast12_i_i_cast_fu_690_p1[7 : 0];
        p_cast13_i_i_cast_reg_1214[7 : 0] <= p_cast13_i_i_cast_fu_686_p1[7 : 0];
        p_cast14_i_i_cast_reg_1209[7 : 0] <= p_cast14_i_i_cast_fu_682_p1[7 : 0];
        p_cast7_i_i_cast_reg_1244[7 : 0] <= p_cast7_i_i_cast_fu_710_p1[7 : 0];
        p_cast8_i_i_cast_reg_1239[7 : 0] <= p_cast8_i_i_cast_fu_706_p1[7 : 0];
        p_cast9_i_i_cast_reg_1234[7 : 0] <= p_cast9_i_i_cast_fu_702_p1[7 : 0];
        select_ln121_cast_cast_reg_1249[4 : 0] <= select_ln121_cast_cast_fu_718_p1[4 : 0];
        zext_ln103_cast_reg_1204[7 : 0] <= zext_ln103_cast_fu_678_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_1_i_i_reg_1554 <= grp_fu_3076_p_dout0;
        mul_2_i_i_reg_1559 <= grp_fu_3080_p_dout0;
        mul_i_i_reg_1549 <= grp_fu_3072_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_3_i_i_reg_1579 <= grp_fu_3072_p_dout0;
        mul_4_i_i_reg_1584 <= grp_fu_3076_p_dout0;
        mul_5_i_i_reg_1589 <= grp_fu_3080_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_6_i_i_reg_1609 <= grp_fu_3072_p_dout0;
        mul_7_i_i_reg_1614 <= grp_fu_3076_p_dout0;
        mul_8_i_i_reg_1619 <= grp_fu_3080_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121_reg_1354 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125_reg_1359 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129_reg_1364 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133_reg_1444 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137_reg_1449 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141_reg_1454 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
        tmp_8_i_i_reg_1434 <= grp_fu_656_p5;
        tmp_9_i_i_reg_1439 <= grp_fu_667_p5;
        tmp_i_i_reg_1429 <= grp_fu_645_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145_reg_1519 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149_reg_1524 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153_reg_1529 <= srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
        tmp_10_i_i_reg_1504 <= grp_fu_645_p5;
        tmp_11_i_i_reg_1509 <= grp_fu_656_p5;
        tmp_12_i_i_reg_1514 <= grp_fu_667_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln114_fu_775_p2 == 1'd0))) begin
        sub_ln121_reg_1263 <= sub_ln121_fu_803_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_13_i_i_reg_1534 <= grp_fu_645_p5;
        tmp_14_i_i_reg_1539 <= grp_fu_656_p5;
        tmp_15_i_i_reg_1544 <= grp_fu_667_p5;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln114_reg_1259_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add5129_i_i_out_ap_vld = 1'b1;
    end else begin
        add5129_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln114_reg_1259_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_130_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_130_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln114_reg_1259_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_231_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_231_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln114_reg_1259_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_332_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_332_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln114_reg_1259_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_433_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_433_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln114_reg_1259_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_534_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_534_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln114_reg_1259_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_635_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_635_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln114_reg_1259_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_736_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_736_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln114_reg_1259_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add51_837_i_i_out_ap_vld = 1'b1;
    end else begin
        add51_837_i_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln114_reg_1259 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add5129_i_i_load = grp_fu_3060_p_dout0;
    end else begin
        ap_sig_allocacmp_add5129_i_i_load = add5129_i_i_fu_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add51_130_i_i_load = grp_fu_3064_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_130_i_i_load = add51_130_i_i_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_add51_231_i_i_load = grp_fu_3068_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_231_i_i_load = add51_231_i_i_fu_130;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add51_332_i_i_load = grp_fu_3060_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_332_i_i_load = add51_332_i_i_fu_134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add51_433_i_i_load = grp_fu_3064_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_433_i_i_load = add51_433_i_i_fu_138;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_add51_534_i_i_load = grp_fu_3068_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_534_i_i_load = add51_534_i_i_fu_142;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add51_635_i_i_load = grp_fu_3060_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_635_i_i_load = add51_635_i_i_fu_146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add51_736_i_i_load = grp_fu_3064_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_736_i_i_load = add51_736_i_i_fu_150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add51_837_i_i_load = grp_fu_3068_p_dout0;
    end else begin
        ap_sig_allocacmp_add51_837_i_i_load = add51_837_i_i_fu_154;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_ky_2 = 4'd0;
    end else begin
        ap_sig_allocacmp_ky_2 = ky_fu_158;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_621_p0 = ap_sig_allocacmp_add51_635_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_621_p0 = ap_sig_allocacmp_add51_332_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_621_p0 = ap_sig_allocacmp_add5129_i_i_load;
        end else begin
            grp_fu_621_p0 = 'bx;
        end
    end else begin
        grp_fu_621_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_621_p1 = mul_6_i_i_reg_1609;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_621_p1 = mul_3_i_i_reg_1579;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_621_p1 = mul_i_i_reg_1549;
        end else begin
            grp_fu_621_p1 = 'bx;
        end
    end else begin
        grp_fu_621_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_625_p0 = ap_sig_allocacmp_add51_736_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_625_p0 = ap_sig_allocacmp_add51_433_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_625_p0 = ap_sig_allocacmp_add51_130_i_i_load;
        end else begin
            grp_fu_625_p0 = 'bx;
        end
    end else begin
        grp_fu_625_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_625_p1 = mul_7_i_i_reg_1614;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_625_p1 = mul_4_i_i_reg_1584;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_625_p1 = mul_1_i_i_reg_1554;
        end else begin
            grp_fu_625_p1 = 'bx;
        end
    end else begin
        grp_fu_625_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_629_p0 = ap_sig_allocacmp_add51_837_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_629_p0 = ap_sig_allocacmp_add51_534_i_i_load;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_629_p0 = ap_sig_allocacmp_add51_231_i_i_load;
        end else begin
            grp_fu_629_p0 = 'bx;
        end
    end else begin
        grp_fu_629_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_629_p1 = mul_8_i_i_reg_1619;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_629_p1 = mul_5_i_i_reg_1589;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_629_p1 = mul_2_i_i_reg_1559;
        end else begin
            grp_fu_629_p1 = 'bx;
        end
    end else begin
        grp_fu_629_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_633_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_145_reg_1519;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_633_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_133_reg_1444;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_633_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_121_reg_1354;
        end else begin
            grp_fu_633_p0 = 'bx;
        end
    end else begin
        grp_fu_633_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_633_p1 = tmp_13_i_i_reg_1534;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_633_p1 = tmp_10_i_i_reg_1504;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_633_p1 = tmp_i_i_reg_1429;
        end else begin
            grp_fu_633_p1 = 'bx;
        end
    end else begin
        grp_fu_633_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_637_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_149_reg_1524;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_637_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_137_reg_1449;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_637_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_125_reg_1359;
        end else begin
            grp_fu_637_p0 = 'bx;
        end
    end else begin
        grp_fu_637_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_637_p1 = tmp_14_i_i_reg_1539;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_637_p1 = tmp_11_i_i_reg_1509;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_637_p1 = tmp_8_i_i_reg_1434;
        end else begin
            grp_fu_637_p1 = 'bx;
        end
    end else begin
        grp_fu_637_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_641_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_153_reg_1529;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_641_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_141_reg_1454;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_641_p0 = srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_129_reg_1364;
        end else begin
            grp_fu_641_p0 = 'bx;
        end
    end else begin
        grp_fu_641_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_641_p1 = tmp_15_i_i_reg_1544;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_641_p1 = tmp_12_i_i_reg_1514;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            grp_fu_641_p1 = tmp_9_i_i_reg_1439;
        end else begin
            grp_fu_641_p1 = 'bx;
        end
    end else begin
        grp_fu_641_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = zext_ln121_3_fu_923_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = zext_ln121_2_fu_826_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = zext_ln121_1_fu_809_p1;
        end else begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = 'bx;
        end
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = zext_ln121_3_fu_923_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = zext_ln121_2_fu_826_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = zext_ln121_1_fu_809_p1;
        end else begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = 'bx;
        end
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = zext_ln121_3_fu_923_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = zext_ln121_2_fu_826_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = zext_ln121_1_fu_809_p1;
        end else begin
            srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = 'bx;
        end
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln121_14_fu_989_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln121_13_fu_978_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln121_12_fu_967_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln121_11_fu_956_p1;
    end else if (((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln121_10_fu_945_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln121_9_fu_934_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln121_8_fu_911_p1;
    end else if (((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln121_7_fu_899_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = zext_ln121_6_fu_887_p1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1192 == 
    2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd2)) | ((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd1)) | ((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd1)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln121_14_fu_989_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln121_13_fu_978_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln121_12_fu_967_p1;
    end else if (((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln121_11_fu_956_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln121_10_fu_945_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln121_9_fu_934_p1;
    end else if (((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln121_8_fu_911_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln121_7_fu_899_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = zext_ln121_6_fu_887_p1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1192 == 
    2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd2)) | ((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd1)) | ((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd1)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln121_14_fu_989_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln121_13_fu_978_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln121_12_fu_967_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln121_11_fu_956_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln121_10_fu_945_p1;
    end else if (((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln121_9_fu_934_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln121_8_fu_911_p1;
    end else if ((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd0))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln121_7_fu_899_p1;
    end else if (((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd1))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = zext_ln121_6_fu_887_p1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd2) & ~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd0)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1192 == 
    2'd1) & (icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd2)) | (~(p_smodpost_i_i_read_reg_1192 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd2)) | ((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_smodpost_i_i_read_reg_1192 == 2'd1)) | ((icmp_ln114_reg_1259 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (p_smodpost_i_i_read_reg_1192 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_smodpost_i_i_read_reg_1192 == 2'd1)))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 = 1'b1;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_float_float_32_5_5_float_float_255_255_int_inbuf_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add5129_i_i_out = add5129_i_i_fu_122;

assign add51_130_i_i_out = add51_130_i_i_fu_126;

assign add51_231_i_i_out = add51_231_i_i_fu_130;

assign add51_332_i_i_out = add51_332_i_i_fu_134;

assign add51_433_i_i_out = add51_433_i_i_fu_138;

assign add51_534_i_i_out = add51_534_i_i_fu_142;

assign add51_635_i_i_out = add51_635_i_i_fu_146;

assign add51_736_i_i_out = add51_736_i_i_fu_150;

assign add51_837_i_i_out = add51_837_i_i_fu_154;

assign add_ln114_fu_781_p2 = (ap_sig_allocacmp_ky_2 + 4'd1);

assign add_ln121_10_fu_941_p2 = (add_ln121_5_reg_1299 + p_cast11_i_i_cast_reg_1224);

assign add_ln121_11_fu_952_p2 = (add_ln121_5_reg_1299 + p_cast12_i_i_cast_reg_1219);

assign add_ln121_12_fu_963_p2 = (add_ln121_5_reg_1299 + p_cast13_i_i_cast_reg_1214);

assign add_ln121_13_fu_974_p2 = (add_ln121_5_reg_1299 + p_cast14_i_i_cast_reg_1209);

assign add_ln121_14_fu_985_p2 = (add_ln121_5_reg_1299 + zext_ln103_cast_reg_1204);

assign add_ln121_2_fu_821_p2 = (sub_ln121_reg_1263 + 11'd1);

assign add_ln121_3_fu_918_p2 = (sub_ln121_reg_1263 + 11'd2);

assign add_ln121_4_fu_851_p2 = (select_ln121_cast_cast_reg_1249 + zext_ln121_4_fu_847_p1);

assign add_ln121_5_fu_876_p2 = (p_shl1_fu_856_p3 + zext_ln121_5_fu_872_p1);

assign add_ln121_6_fu_882_p2 = (add_ln121_5_fu_876_p2 + p_cast7_i_i_cast_reg_1244);

assign add_ln121_7_fu_894_p2 = (add_ln121_5_fu_876_p2 + p_cast8_i_i_cast_reg_1239);

assign add_ln121_8_fu_906_p2 = (add_ln121_5_fu_876_p2 + p_cast9_i_i_cast_reg_1234);

assign add_ln121_9_fu_930_p2 = (add_ln121_5_reg_1299 + p_cast10_i_i_cast_reg_1229);

assign add_ln121_fu_791_p2 = (add_ln121_1 + zext_ln121_fu_787_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign empty_fu_842_p2 = (tmp_cast_fu_838_p1 + trunc_ln86_mid2);

assign grp_fu_3060_p_ce = 1'b1;

assign grp_fu_3060_p_din0 = grp_fu_621_p0;

assign grp_fu_3060_p_din1 = grp_fu_621_p1;

assign grp_fu_3060_p_opcode = 2'd0;

assign grp_fu_3064_p_ce = 1'b1;

assign grp_fu_3064_p_din0 = grp_fu_625_p0;

assign grp_fu_3064_p_din1 = grp_fu_625_p1;

assign grp_fu_3064_p_opcode = 2'd0;

assign grp_fu_3068_p_ce = 1'b1;

assign grp_fu_3068_p_din0 = grp_fu_629_p0;

assign grp_fu_3068_p_din1 = grp_fu_629_p1;

assign grp_fu_3068_p_opcode = 2'd0;

assign grp_fu_3072_p_ce = 1'b1;

assign grp_fu_3072_p_din0 = grp_fu_633_p0;

assign grp_fu_3072_p_din1 = grp_fu_633_p1;

assign grp_fu_3076_p_ce = 1'b1;

assign grp_fu_3076_p_din0 = grp_fu_637_p0;

assign grp_fu_3076_p_din1 = grp_fu_637_p1;

assign grp_fu_3080_p_ce = 1'b1;

assign grp_fu_3080_p_din0 = grp_fu_641_p0;

assign grp_fu_3080_p_din1 = grp_fu_641_p1;

assign icmp_ln114_fu_775_p2 = ((ap_sig_allocacmp_ky_2 == 4'd9) ? 1'b1 : 1'b0);

assign p_cast10_i_i_cast_fu_698_p1 = p_cast10_i_i;

assign p_cast11_i_i_cast_fu_694_p1 = p_cast11_i_i;

assign p_cast12_i_i_cast_fu_690_p1 = p_cast12_i_i;

assign p_cast13_i_i_cast_fu_686_p1 = p_cast13_i_i;

assign p_cast14_i_i_cast_fu_682_p1 = p_cast14_i_i;

assign p_cast7_i_i_cast_fu_710_p1 = p_cast7_i_i;

assign p_cast8_i_i_cast_fu_706_p1 = p_cast8_i_i;

assign p_cast9_i_i_cast_fu_702_p1 = p_cast9_i_i;

assign p_shl1_fu_856_p3 = {{add_ln121_4_fu_851_p2}, {3'd0}};

assign p_shl2_fu_864_p3 = {{add_ln121_4_fu_851_p2}, {1'd0}};

assign p_smodpost_i_i_read_reg_1192 = p_smodpost_i_i;

assign select_ln121_cast_cast_fu_718_p1 = $unsigned(select_ln121_cast_fu_714_p1);

assign select_ln121_cast_fu_714_p1 = $signed(select_ln121);

assign shl_ln121_fu_797_p2 = add_ln121_fu_791_p2 << 11'd2;

assign sub_ln121_fu_803_p2 = (shl_ln121_fu_797_p2 - add_ln121_fu_791_p2);

assign tmp_cast_fu_838_p1 = tmp_fu_833_p2;

assign tmp_fu_833_p2 = (ky_2_reg_1254 + 4'd2);

assign zext_ln103_cast_fu_678_p1 = zext_ln103;

assign zext_ln121_10_fu_945_p1 = add_ln121_10_fu_941_p2;

assign zext_ln121_11_fu_956_p1 = add_ln121_11_fu_952_p2;

assign zext_ln121_12_fu_967_p1 = add_ln121_12_fu_963_p2;

assign zext_ln121_13_fu_978_p1 = add_ln121_13_fu_974_p2;

assign zext_ln121_14_fu_989_p1 = add_ln121_14_fu_985_p2;

assign zext_ln121_1_fu_809_p1 = sub_ln121_fu_803_p2;

assign zext_ln121_2_fu_826_p1 = add_ln121_2_fu_821_p2;

assign zext_ln121_3_fu_923_p1 = add_ln121_3_fu_918_p2;

assign zext_ln121_4_fu_847_p1 = empty_fu_842_p2;

assign zext_ln121_5_fu_872_p1 = p_shl2_fu_864_p3;

assign zext_ln121_6_fu_887_p1 = add_ln121_6_fu_882_p2;

assign zext_ln121_7_fu_899_p1 = add_ln121_7_fu_894_p2;

assign zext_ln121_8_fu_911_p1 = add_ln121_8_fu_906_p2;

assign zext_ln121_9_fu_934_p1 = add_ln121_9_fu_930_p2;

assign zext_ln121_fu_787_p1 = ap_sig_allocacmp_ky_2;

always @ (posedge ap_clk) begin
    zext_ln103_cast_reg_1204[9:8] <= 2'b00;
    p_cast14_i_i_cast_reg_1209[9:8] <= 2'b00;
    p_cast13_i_i_cast_reg_1214[9:8] <= 2'b00;
    p_cast12_i_i_cast_reg_1219[9:8] <= 2'b00;
    p_cast11_i_i_cast_reg_1224[9:8] <= 2'b00;
    p_cast10_i_i_cast_reg_1229[9:8] <= 2'b00;
    p_cast9_i_i_cast_reg_1234[9:8] <= 2'b00;
    p_cast8_i_i_cast_reg_1239[9:8] <= 2'b00;
    p_cast7_i_i_cast_reg_1244[9:8] <= 2'b00;
    select_ln121_cast_cast_reg_1249[6:5] <= 2'b00;
    add_ln121_5_reg_1299[0] <= 1'b0;
end

endmodule //srcnn_fuse_9x9_1x1_Pipeline_Conv1_ky
