TRACE::2020-02-27.08:15:46::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:46::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:46::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:50::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:15:50::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:50::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:15:50::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-27.08:15:52::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-02-27.08:15:52::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_uTensor_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_uTensor_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_uTensor.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-02-27.08:15:52::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_uTensor_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_uTensor_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_uTensor.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_uTensor_1",
	"systems":	[{
			"systemName":	"eFPGA_uTensor_1",
			"systemDesc":	"eFPGA_uTensor_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_uTensor_1"
		}]
}
TRACE::2020-02-27.08:15:52::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-02-27.08:15:52::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-27.08:15:52::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-27.08:15:52::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-27.08:15:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:15:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:15:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:15:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:15:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:15:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:15:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:15:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:15:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:15:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:15:52::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-02-27.08:15:52::SCWPlatform::Generating the sources  .
TRACE::2020-02-27.08:15:52::SCWBDomain::Generating boot domain sources.
TRACE::2020-02-27.08:15:52::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-02-27.08:15:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:15:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:15:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:15:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:15:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:15:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:15:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:15:52::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-27.08:15:52::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:15:52::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:15:52::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:15:52::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:15:52::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:15:52::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:15:53::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-27.08:15:53::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-27.08:15:53::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-27.08:15:53::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-27.08:16:06::SCWPlatform::Generating sources Done.
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-02-27.08:16:06::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-02-27.08:16:06::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-02-27.08:16:06::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-27.08:16:06::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-27.08:16:06::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:16:06::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_uTensor_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_uTensor_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_uTensor.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_uTensor_1",
	"systems":	[{
			"systemName":	"eFPGA_uTensor_1",
			"systemDesc":	"eFPGA_uTensor_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_uTensor_1",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:06::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_uTensor_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_uTensor_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_uTensor.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_uTensor_1",
	"systems":	[{
			"systemName":	"eFPGA_uTensor_1",
			"systemDesc":	"eFPGA_uTensor_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_uTensor_1",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-27.08:16:06::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-27.08:16:06::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-27.08:16:06::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:06::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:06::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:06::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::mss does not exists at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::Creating sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::Adding the swdes entry, created swdb C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::updating the scw layer changes to swdes at   C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::Writing mss at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:06::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-27.08:16:06::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-02-27.08:16:06::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-02-27.08:16:06::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:06::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_uTensor_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_uTensor_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_uTensor.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_uTensor_1",
	"systems":	[{
			"systemName":	"eFPGA_uTensor_1",
			"systemDesc":	"eFPGA_uTensor_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_uTensor_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:07::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:07::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:07::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:07::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:07::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-27.08:16:07::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-02-27.08:16:10::SCWPlatform::Started generating the artifacts platform eFPGA_uTensor_1
TRACE::2020-02-27.08:16:10::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-27.08:16:10::SCWPlatform::Started generating the artifacts for system configuration eFPGA_uTensor_1
LOG::2020-02-27.08:16:10::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-27.08:16:10::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-27.08:16:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-27.08:16:10::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-02-27.08:16:10::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-27.08:16:10::SCWSystem::Not a boot domain 
LOG::2020-02-27.08:16:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-27.08:16:10::SCWDomain::Generating domain artifcats
TRACE::2020-02-27.08:16:10::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-27.08:16:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/export/eFPGA_uTensor_1/sw/eFPGA_uTensor_1/qemu/
TRACE::2020-02-27.08:16:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/export/eFPGA_uTensor_1/sw/eFPGA_uTensor_1/standalone_domain/qemu/
TRACE::2020-02-27.08:16:10::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-27.08:16:10::SCWMssOS::Could not open the swdb for C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-02-27.08:16:10::SCWMssOS::Could not open the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-02-27.08:16:10::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-27.08:16:10::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-27.08:16:10::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:16:10::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-27.08:16:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-27.08:16:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-27.08:16:10::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-02-27.08:16:10::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-27.08:16:10::SCWMssOS::Copying to export directory.
TRACE::2020-02-27.08:16:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-27.08:16:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-27.08:16:10::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-27.08:16:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-27.08:16:10::SCWSystem::Completed Processing the sysconfig eFPGA_uTensor_1
LOG::2020-02-27.08:16:10::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_uTensor_1
TRACE::2020-02-27.08:16:10::SCWPlatform::Started preparing the platform 
TRACE::2020-02-27.08:16:10::SCWSystem::Writing the bif file for system config eFPGA_uTensor_1
TRACE::2020-02-27.08:16:10::SCWSystem::dir created 
TRACE::2020-02-27.08:16:10::SCWSystem::Writing the bif 
TRACE::2020-02-27.08:16:10::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-27.08:16:10::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-27.08:16:10::SCWPlatform::Completed generating the platform
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_uTensor_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_uTensor_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_uTensor.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_uTensor_1",
	"systems":	[{
			"systemName":	"eFPGA_uTensor_1",
			"systemDesc":	"eFPGA_uTensor_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_uTensor_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f8f89f0aedca9324c2ed90b2fe2fcfa3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-27.08:16:10::SCWPlatform::updated the xpfm file.
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_uTensor_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_uTensor_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_uTensor.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_uTensor_1",
	"systems":	[{
			"systemName":	"eFPGA_uTensor_1",
			"systemDesc":	"eFPGA_uTensor_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_uTensor_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f8f89f0aedca9324c2ed90b2fe2fcfa3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_uTensor_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_uTensor_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_uTensor.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_uTensor_1",
	"systems":	[{
			"systemName":	"eFPGA_uTensor_1",
			"systemDesc":	"eFPGA_uTensor_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_uTensor_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f8f89f0aedca9324c2ed90b2fe2fcfa3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-02-27.08:16:11::SCWPlatform::Started generating the artifacts platform eFPGA_uTensor_1
TRACE::2020-02-27.08:16:11::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-27.08:16:11::SCWPlatform::Started generating the artifacts for system configuration eFPGA_uTensor_1
LOG::2020-02-27.08:16:11::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-27.08:16:11::SCWDomain::Generating domain artifcats
TRACE::2020-02-27.08:16:11::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-27.08:16:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/export/eFPGA_uTensor_1/sw/eFPGA_uTensor_1/qemu/
TRACE::2020-02-27.08:16:11::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/export/eFPGA_uTensor_1/sw/eFPGA_uTensor_1/standalone_domain/qemu/
TRACE::2020-02-27.08:16:11::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-27.08:16:11::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-27.08:16:11::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-27.08:16:11::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-02-27.08:16:11::SCWMssOS::skipping the bsp build ... 
TRACE::2020-02-27.08:16:11::SCWMssOS::Copying to export directory.
TRACE::2020-02-27.08:16:11::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-27.08:16:11::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-02-27.08:16:11::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-02-27.08:16:11::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-27.08:16:11::SCWSystem::Completed Processing the sysconfig eFPGA_uTensor_1
LOG::2020-02-27.08:16:11::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_uTensor_1
TRACE::2020-02-27.08:16:11::SCWPlatform::Started preparing the platform 
TRACE::2020-02-27.08:16:11::SCWSystem::Writing the bif file for system config eFPGA_uTensor_1
TRACE::2020-02-27.08:16:11::SCWSystem::dir created 
TRACE::2020-02-27.08:16:11::SCWSystem::Writing the bif 
TRACE::2020-02-27.08:16:11::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-27.08:16:11::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-27.08:16:11::SCWPlatform::Completed generating the platform
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:16:11::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:16:11::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:16:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-02-27.08:16:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:16:11::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:16:11::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:16:11::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_uTensor_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_uTensor_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_uTensor.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_uTensor_1",
	"systems":	[{
			"systemName":	"eFPGA_uTensor_1",
			"systemDesc":	"eFPGA_uTensor_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_uTensor_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f8f89f0aedca9324c2ed90b2fe2fcfa3",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-27.08:16:11::SCWPlatform::updated the xpfm file.
TRACE::2020-02-27.08:20:13::SCWPlatform::Clearing the existing platform
TRACE::2020-02-27.08:20:13::SCWSystem::Clearing the existing sysconfig
TRACE::2020-02-27.08:20:13::SCWBDomain::clearing the fsbl build
TRACE::2020-02-27.08:20:13::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:13::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:13::SCWSystem::Clearing the domains completed.
TRACE::2020-02-27.08:20:13::SCWPlatform::Clearing the opened hw db.
TRACE::2020-02-27.08:20:13::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:13::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:13::SCWPlatform:: Platform location is C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:13::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:13::SCWPlatform::Removing the HwDB with name C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:13::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:13::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:13::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:13::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:13::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWReader::Active system found as  eFPGA_uTensor_1
TRACE::2020-02-27.08:20:15::SCWReader::Handling sysconfig eFPGA_uTensor_1
TRACE::2020-02-27.08:20:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-27.08:20:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-27.08:20:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:15::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:15::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-27.08:20:15::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-27.08:20:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:20:15::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:15::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:15::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:15::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:15::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-02-27.08:20:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-27.08:20:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:15::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:15::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWReader::No isolation master present  
TRACE::2020-02-27.08:20:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-02-27.08:20:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-02-27.08:20:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:15::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:15::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-27.08:20:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:20:15::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-02-27.08:20:15::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:15::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:15::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWReader::No isolation master present  
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:15::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:15::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:15::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:15::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:15::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:15::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::In reload Mss file.
TRACE::2020-02-27.08:20:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-27.08:20:16::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-02-27.08:20:16::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-02-27.08:20:16::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-27.08:20:16::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-27.08:20:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:20:16::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::In reload Mss file.
TRACE::2020-02-27.08:20:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:16::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-02-27.08:20:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:20:16::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:16::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:16::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:16::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:16::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:16::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:16::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:16::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:19::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:19::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:19::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:19::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:19::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:19::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:19::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:19::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:19::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWMssOS::In reload Mss file.
TRACE::2020-02-27.08:20:24::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:24::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:24::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-02-27.08:20:24::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-02-27.08:20:24::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-02-27.08:20:24::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-27.08:20:24::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-02-27.08:20:24::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:20:24::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:24::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:24::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:24::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-02-27.08:20:24::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:24::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:24::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:24::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-02-27.08:20:24::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:24::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:24::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:24::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:24::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-02-27.08:20:24::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:24::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:26::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:26::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:26::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:26::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:26::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:26::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:26::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:26::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:26::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-02-27.08:20:26::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:26::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:26::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:26::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-02-27.08:20:26::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:20:26::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-02-27.08:20:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:36::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:36::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:36::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:36::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:36::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:36::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:36::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:36::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:36::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-02-27.08:20:36::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:37::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:37::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:37::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:37::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:37::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:37::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:37::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-02-27.08:20:37::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:37::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:37::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:37::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:37::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:37::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:37::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:37::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:37::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:37::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-02-27.08:20:37::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_0
TRACE::2020-02-27.08:20:51::SCWMssOS::Writing the mss file completed C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:20:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:20:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_uTensor_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_uTensor_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_uTensor.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_uTensor_1",
	"systems":	[{
			"systemName":	"eFPGA_uTensor_1",
			"systemDesc":	"eFPGA_uTensor_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_uTensor_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f8f89f0aedca9324c2ed90b2fe2fcfa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:20:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::In reload Mss file.
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:20:51::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-02-27.08:20:51::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:20:51::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:20:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:20:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:20:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:20:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:51::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:51::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:51::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:20:51::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:51::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:20:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:20:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:20:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:20:52::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:20:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:20:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:20:52::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:52::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:52::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:52::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-02-27.08:20:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:20:52::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:20:52::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-27.08:20:52::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-02-27.08:21:02::SCWPlatform::Started generating the artifacts platform eFPGA_uTensor_1
TRACE::2020-02-27.08:21:02::SCWPlatform::Sanity checking of platform is completed
LOG::2020-02-27.08:21:02::SCWPlatform::Started generating the artifacts for system configuration eFPGA_uTensor_1
LOG::2020-02-27.08:21:02::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-02-27.08:21:02::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-02-27.08:21:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-27.08:21:02::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-02-27.08:21:02::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:21:02::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:21:02::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:21:02::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:21:02::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:21:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:21:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:21:02::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:21:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:21:02::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:21:02::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:21:02::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:21:02::SCWBDomain::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-02-27.08:21:02::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-27.08:21:02::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-02-27.08:21:02::SCWBDomain::System Command Ran  C:&  cd  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl & make 
TRACE::2020-02-27.08:21:02::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-02-27.08:21:02::SCWBDomain::make[1]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-27.08:21:02::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-27.08:21:02::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-27.08:21:02::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-27.08:21:02::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:02::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cores
TRACE::2020-02-27.08:21:02::SCWBDomain::ightps_dcc_v1_6/src'

TRACE::2020-02-27.08:21:03::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresi
TRACE::2020-02-27.08:21:03::SCWBDomain::ghtps_dcc_v1_6/src'

TRACE::2020-02-27.08:21:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-27.08:21:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-27.08:21:03::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-27.08:21:03::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:03::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_c
TRACE::2020-02-27.08:21:03::SCWBDomain::ortexa9_v2_8/src'

TRACE::2020-02-27.08:21:03::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_co
TRACE::2020-02-27.08:21:03::SCWBDomain::rtexa9_v2_8/src'

TRACE::2020-02-27.08:21:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-27.08:21:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-27.08:21:03::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-27.08:21:03::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:03::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps
TRACE::2020-02-27.08:21:03::SCWBDomain::_v1_0/src'

TRACE::2020-02-27.08:21:03::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_
TRACE::2020-02-27.08:21:03::SCWBDomain::v1_0/src'

TRACE::2020-02-27.08:21:03::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-27.08:21:03::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:21:03::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:21:03::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:04::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcf
TRACE::2020-02-27.08:21:04::SCWBDomain::g_v3_5/src'

TRACE::2020-02-27.08:21:04::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg
TRACE::2020-02-27.08:21:04::SCWBDomain::_v3_5/src'

TRACE::2020-02-27.08:21:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-27.08:21:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-27.08:21:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-27.08:21:04::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:04::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps
TRACE::2020-02-27.08:21:04::SCWBDomain::_v2_5/src'

TRACE::2020-02-27.08:21:04::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_
TRACE::2020-02-27.08:21:04::SCWBDomain::v2_5/src'

TRACE::2020-02-27.08:21:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-27.08:21:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:21:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:21:04::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:04::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiop
TRACE::2020-02-27.08:21:04::SCWBDomain::s_v3_6/src'

TRACE::2020-02-27.08:21:05::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops
TRACE::2020-02-27.08:21:05::SCWBDomain::_v3_6/src'

TRACE::2020-02-27.08:21:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-27.08:21:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-27.08:21:05::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-27.08:21:05::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:05::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_
TRACE::2020-02-27.08:21:05::SCWBDomain::v4_5/src'

TRACE::2020-02-27.08:21:05::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v
TRACE::2020-02-27.08:21:05::SCWBDomain::4_5/src'

TRACE::2020-02-27.08:21:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-27.08:21:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:21:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:21:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:05::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps
TRACE::2020-02-27.08:21:05::SCWBDomain::_v3_10/src'

TRACE::2020-02-27.08:21:05::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_
TRACE::2020-02-27.08:21:05::SCWBDomain::v3_10/src'

TRACE::2020-02-27.08:21:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-27.08:21:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:21:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:21:05::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:06::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspip
TRACE::2020-02-27.08:21:06::SCWBDomain::s_v3_6/src'

TRACE::2020-02-27.08:21:06::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips
TRACE::2020-02-27.08:21:06::SCWBDomain::_v3_6/src'

TRACE::2020-02-27.08:21:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-27.08:21:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:21:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:21:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:06::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugi
TRACE::2020-02-27.08:21:06::SCWBDomain::c_v4_1/src'

TRACE::2020-02-27.08:21:06::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic
TRACE::2020-02-27.08:21:06::SCWBDomain::_v4_1/src'

TRACE::2020-02-27.08:21:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-27.08:21:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-27.08:21:06::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-27.08:21:06::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:06::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuti
TRACE::2020-02-27.08:21:06::SCWBDomain::mer_v2_1/src'

TRACE::2020-02-27.08:21:07::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutim
TRACE::2020-02-27.08:21:07::SCWBDomain::er_v2_1/src'

TRACE::2020-02-27.08:21:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-27.08:21:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:21:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:21:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:07::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwd
TRACE::2020-02-27.08:21:07::SCWBDomain::t_v2_1/src'

TRACE::2020-02-27.08:21:07::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt
TRACE::2020-02-27.08:21:07::SCWBDomain::_v2_1/src'

TRACE::2020-02-27.08:21:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-27.08:21:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-27.08:21:07::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-27.08:21:07::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:07::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_
TRACE::2020-02-27.08:21:07::SCWBDomain::v3_8/src'

TRACE::2020-02-27.08:21:07::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v
TRACE::2020-02-27.08:21:07::SCWBDomain::3_8/src'

TRACE::2020-02-27.08:21:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-27.08:21:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-27.08:21:08::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-27.08:21:08::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:08::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stand
TRACE::2020-02-27.08:21:08::SCWBDomain::alone_v7_1/src'

TRACE::2020-02-27.08:21:08::SCWBDomain::make[3]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stand
TRACE::2020-02-27.08:21:08::SCWBDomain::alone_v7_1/src/profile'

TRACE::2020-02-27.08:21:08::SCWBDomain::make[3]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standa
TRACE::2020-02-27.08:21:08::SCWBDomain::lone_v7_1/src/profile'

TRACE::2020-02-27.08:21:08::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standa
TRACE::2020-02-27.08:21:08::SCWBDomain::lone_v7_1/src'

TRACE::2020-02-27.08:21:08::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-27.08:21:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:21:08::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:21:08::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:09::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartp
TRACE::2020-02-27.08:21:09::SCWBDomain::s_v3_8/src'

TRACE::2020-02-27.08:21:09::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps
TRACE::2020-02-27.08:21:09::SCWBDomain::_v3_8/src'

TRACE::2020-02-27.08:21:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-27.08:21:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-27.08:21:09::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-27.08:21:09::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:09::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps
TRACE::2020-02-27.08:21:09::SCWBDomain::_v2_4/src'

TRACE::2020-02-27.08:21:09::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_
TRACE::2020-02-27.08:21:09::SCWBDomain::v2_4/src'

TRACE::2020-02-27.08:21:09::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-27.08:21:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:21:09::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:21:09::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:09::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcp
TRACE::2020-02-27.08:21:09::SCWBDomain::s_v2_3/src'

TRACE::2020-02-27.08:21:10::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps
TRACE::2020-02-27.08:21:10::SCWBDomain::_v2_3/src'

TRACE::2020-02-27.08:21:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-27.08:21:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:21:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:21:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:10::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilff
TRACE::2020-02-27.08:21:10::SCWBDomain::s_v4_2/src'

TRACE::2020-02-27.08:21:10::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs
TRACE::2020-02-27.08:21:10::SCWBDomain::_v4_2/src'

TRACE::2020-02-27.08:21:10::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-27.08:21:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:21:10::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:21:10::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:10::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrs
TRACE::2020-02-27.08:21:10::SCWBDomain::a_v1_5/src'

TRACE::2020-02-27.08:21:10::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa
TRACE::2020-02-27.08:21:10::SCWBDomain::_v1_5/src'

TRACE::2020-02-27.08:21:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-27.08:21:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-27.08:21:11::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-27.08:21:11::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:11::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cores
TRACE::2020-02-27.08:21:11::SCWBDomain::ightps_dcc_v1_6/src'

TRACE::2020-02-27.08:21:11::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-02-27.08:21:12::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresi
TRACE::2020-02-27.08:21:12::SCWBDomain::ghtps_dcc_v1_6/src'

TRACE::2020-02-27.08:21:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-27.08:21:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-27.08:21:12::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-27.08:21:12::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:12::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_c
TRACE::2020-02-27.08:21:12::SCWBDomain::ortexa9_v2_8/src'

TRACE::2020-02-27.08:21:12::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-02-27.08:21:12::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_co
TRACE::2020-02-27.08:21:12::SCWBDomain::rtexa9_v2_8/src'

TRACE::2020-02-27.08:21:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-27.08:21:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-27.08:21:12::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-27.08:21:12::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:13::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps
TRACE::2020-02-27.08:21:13::SCWBDomain::_v1_0/src'

TRACE::2020-02-27.08:21:13::SCWBDomain::"Compiling ddrps"

TRACE::2020-02-27.08:21:13::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_
TRACE::2020-02-27.08:21:13::SCWBDomain::v1_0/src'

TRACE::2020-02-27.08:21:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-27.08:21:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:21:13::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:21:13::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-27.08:21:13::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcf
TRACE::2020-02-27.08:21:13::SCWBDomain::g_v3_5/src'

TRACE::2020-02-27.08:21:13::SCWBDomain::"Compiling devcfg"

TRACE::2020-02-27.08:21:18::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg
TRACE::2020-02-27.08:21:18::SCWBDomain::_v3_5/src'

TRACE::2020-02-27.08:21:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-27.08:21:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-27.08:21:18::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-27.08:21:18::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:18::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps
TRACE::2020-02-27.08:21:18::SCWBDomain::_v2_5/src'

TRACE::2020-02-27.08:21:18::SCWBDomain::"Compiling dmaps"

TRACE::2020-02-27.08:21:22::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_
TRACE::2020-02-27.08:21:22::SCWBDomain::v2_5/src'

TRACE::2020-02-27.08:21:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-27.08:21:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:21:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:21:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-27.08:21:22::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiop
TRACE::2020-02-27.08:21:22::SCWBDomain::s_v3_6/src'

TRACE::2020-02-27.08:21:22::SCWBDomain::"Compiling gpiops"

TRACE::2020-02-27.08:21:27::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops
TRACE::2020-02-27.08:21:27::SCWBDomain::_v3_6/src'

TRACE::2020-02-27.08:21:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-27.08:21:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-27.08:21:27::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-27.08:21:27::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-02-27.08:21:27::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_
TRACE::2020-02-27.08:21:27::SCWBDomain::v4_5/src'

TRACE::2020-02-27.08:21:27::SCWBDomain::"Compiling gpio"

TRACE::2020-02-27.08:21:31::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v
TRACE::2020-02-27.08:21:31::SCWBDomain::4_5/src'

TRACE::2020-02-27.08:21:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-27.08:21:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:21:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:21:32::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-27.08:21:32::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps
TRACE::2020-02-27.08:21:32::SCWBDomain::_v3_10/src'

TRACE::2020-02-27.08:21:32::SCWBDomain::"Compiling iicps"

TRACE::2020-02-27.08:21:39::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_
TRACE::2020-02-27.08:21:39::SCWBDomain::v3_10/src'

TRACE::2020-02-27.08:21:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-27.08:21:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:21:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:21:39::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-27.08:21:39::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspip
TRACE::2020-02-27.08:21:39::SCWBDomain::s_v3_6/src'

TRACE::2020-02-27.08:21:39::SCWBDomain::"Compiling qspips"

TRACE::2020-02-27.08:21:44::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips
TRACE::2020-02-27.08:21:44::SCWBDomain::_v3_6/src'

TRACE::2020-02-27.08:21:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-27.08:21:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:21:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:21:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-27.08:21:44::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugi
TRACE::2020-02-27.08:21:44::SCWBDomain::c_v4_1/src'

TRACE::2020-02-27.08:21:44::SCWBDomain::"Compiling scugic"

TRACE::2020-02-27.08:21:49::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic
TRACE::2020-02-27.08:21:49::SCWBDomain::_v4_1/src'

TRACE::2020-02-27.08:21:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-27.08:21:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-27.08:21:49::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-27.08:21:49::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:21:49::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuti
TRACE::2020-02-27.08:21:49::SCWBDomain::mer_v2_1/src'

TRACE::2020-02-27.08:21:49::SCWBDomain::"Compiling scutimer"

TRACE::2020-02-27.08:21:53::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutim
TRACE::2020-02-27.08:21:53::SCWBDomain::er_v2_1/src'

TRACE::2020-02-27.08:21:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-27.08:21:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:21:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:21:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-27.08:21:53::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwd
TRACE::2020-02-27.08:21:53::SCWBDomain::t_v2_1/src'

TRACE::2020-02-27.08:21:53::SCWBDomain::"Compiling scuwdt"

TRACE::2020-02-27.08:21:58::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt
TRACE::2020-02-27.08:21:58::SCWBDomain::_v2_1/src'

TRACE::2020-02-27.08:21:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-27.08:21:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-27.08:21:58::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-27.08:21:58::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-02-27.08:21:59::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_
TRACE::2020-02-27.08:21:59::SCWBDomain::v3_8/src'

TRACE::2020-02-27.08:21:59::SCWBDomain::"Compiling sdps"

TRACE::2020-02-27.08:22:04::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v
TRACE::2020-02-27.08:22:04::SCWBDomain::3_8/src'

TRACE::2020-02-27.08:22:04::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-27.08:22:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-27.08:22:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-27.08:22:04::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:04::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/stand
TRACE::2020-02-27.08:22:04::SCWBDomain::alone_v7_1/src'

TRACE::2020-02-27.08:22:04::SCWBDomain::"Compiling standalone"

TRACE::2020-02-27.08:22:22::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standa
TRACE::2020-02-27.08:22:22::SCWBDomain::lone_v7_1/src'

TRACE::2020-02-27.08:22:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-27.08:22:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:22:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:22:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-27.08:22:22::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartp
TRACE::2020-02-27.08:22:22::SCWBDomain::s_v3_8/src'

TRACE::2020-02-27.08:22:22::SCWBDomain::"Compiling uartps"

TRACE::2020-02-27.08:22:28::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps
TRACE::2020-02-27.08:22:28::SCWBDomain::_v3_8/src'

TRACE::2020-02-27.08:22:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-27.08:22:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-27.08:22:28::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-27.08:22:28::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:28::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps
TRACE::2020-02-27.08:22:28::SCWBDomain::_v2_4/src'

TRACE::2020-02-27.08:22:28::SCWBDomain::"Compiling usbps"

TRACE::2020-02-27.08:22:33::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_
TRACE::2020-02-27.08:22:33::SCWBDomain::v2_4/src'

TRACE::2020-02-27.08:22:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-27.08:22:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:22:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:22:33::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-27.08:22:34::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcp
TRACE::2020-02-27.08:22:34::SCWBDomain::s_v2_3/src'

TRACE::2020-02-27.08:22:34::SCWBDomain::"Compiling xadcps"

TRACE::2020-02-27.08:22:38::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps
TRACE::2020-02-27.08:22:38::SCWBDomain::_v2_3/src'

TRACE::2020-02-27.08:22:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-02-27.08:22:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:22:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:22:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-27.08:22:38::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilff
TRACE::2020-02-27.08:22:38::SCWBDomain::s_v4_2/src'

TRACE::2020-02-27.08:22:38::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-02-27.08:22:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs
TRACE::2020-02-27.08:22:43::SCWBDomain::_v4_2/src'

TRACE::2020-02-27.08:22:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-02-27.08:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:22:43::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:22:43::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-02-27.08:22:43::SCWBDomain::make[2]: Entering directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrs
TRACE::2020-02-27.08:22:43::SCWBDomain::a_v1_5/src'

TRACE::2020-02-27.08:22:43::SCWBDomain::make[2]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa
TRACE::2020-02-27.08:22:43::SCWBDomain::_v1_5/src'

TRACE::2020-02-27.08:22:43::SCWBDomain::'Finished building libraries'

TRACE::2020-02-27.08:22:43::SCWBDomain::make[1]: Leaving directory 'C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-02-27.08:22:43::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-02-27.08:22:43::SCWBDomain::include -I.

TRACE::2020-02-27.08:22:44::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-27.08:22:44::SCWBDomain::9_0/include -I.

TRACE::2020-02-27.08:22:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-27.08:22:45::SCWBDomain::0/include -I.

TRACE::2020-02-27.08:22:45::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-02-27.08:22:45::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-02-27.08:22:46::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-27.08:22:46::SCWBDomain::0/include -I.

TRACE::2020-02-27.08:22:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-02-27.08:22:47::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-02-27.08:22:47::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-27.08:22:47::SCWBDomain::9_0/include -I.

TRACE::2020-02-27.08:22:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-02-27.08:22:48::SCWBDomain::0/include -I.

TRACE::2020-02-27.08:22:48::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-27.08:22:48::SCWBDomain::9_0/include -I.

TRACE::2020-02-27.08:22:49::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-02-27.08:22:49::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-02-27.08:22:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-02-27.08:22:50::SCWBDomain::9_0/include -I.

TRACE::2020-02-27.08:22:50::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-02-27.08:22:50::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-02-27.08:22:51::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-02-27.08:22:51::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-02-27.08:22:51::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-02-27.08:22:51::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-02-27.08:22:51::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-02-27.08:22:52::SCWSystem::Checking the domain standalone_domain
LOG::2020-02-27.08:22:52::SCWSystem::Not a boot domain 
LOG::2020-02-27.08:22:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-02-27.08:22:52::SCWDomain::Generating domain artifcats
TRACE::2020-02-27.08:22:52::SCWMssOS::Generating standalone artifcats
TRACE::2020-02-27.08:22:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/export/eFPGA_uTensor_1/sw/eFPGA_uTensor_1/qemu/
TRACE::2020-02-27.08:22:52::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/export/eFPGA_uTensor_1/sw/eFPGA_uTensor_1/standalone_domain/qemu/
TRACE::2020-02-27.08:22:52::SCWMssOS:: Copying the user libraries. 
TRACE::2020-02-27.08:22:52::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:22:52::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:22:52::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:22:52::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:22:52::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:22:52::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:22:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:22:52::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:22:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:22:52::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:22:52::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2020-02-27.08:22:52::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-02-27.08:22:52::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-02-27.08:22:52::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-27.08:22:52::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:22:52::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:22:52::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:22:52::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-02-27.08:22:52::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:22:52::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:22:52::SCWMssOS::Completed writing the mss file at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-02-27.08:22:52::SCWMssOS::Mss edits present, copying mssfile into export location C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:22:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-02-27.08:22:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-02-27.08:22:52::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-02-27.08:22:52::SCWMssOS::doing bsp build ... 
TRACE::2020-02-27.08:22:52::SCWMssOS::System Command Ran  C: & cd  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-02-27.08:22:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-27.08:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-02-27.08:22:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-02-27.08:22:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-27.08:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-27.08:22:53::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-27.08:22:53::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-27.08:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-27.08:22:53::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-27.08:22:53::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:53::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-27.08:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:22:53::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:22:53::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-27.08:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-27.08:22:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-27.08:22:54::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:54::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-27.08:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:22:54::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:22:54::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-27.08:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-27.08:22:55::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-27.08:22:55::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-27.08:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:22:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:22:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-27.08:22:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:22:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:22:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-27.08:22:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:22:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:22:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-27.08:22:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-02-27.08:22:56::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-02-27.08:22:56::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-27.08:22:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:22:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:22:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-27.08:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-02-27.08:22:57::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-02-27.08:22:57::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:57::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-27.08:22:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-02-27.08:22:57::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-02-27.08:22:57::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:58::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-27.08:22:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:22:58::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:22:58::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-27.08:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-27.08:22:59::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-27.08:22:59::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:22:59::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-27.08:22:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-02-27.08:22:59::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-02-27.08:22:59::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:23:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-02-27.08:23:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-02-27.08:23:00::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-02-27.08:23:00::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:23:00::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-02-27.08:23:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-02-27.08:23:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-02-27.08:23:01::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-02-27.08:23:01::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:23:01::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-02-27.08:23:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-02-27.08:23:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-27.08:23:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-27.08:23:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-27.08:23:02::SCWMssOS::"Compiling ddrps"

TRACE::2020-02-27.08:23:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-02-27.08:23:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:23:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:23:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-27.08:23:02::SCWMssOS::"Compiling devcfg"

TRACE::2020-02-27.08:23:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-02-27.08:23:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-27.08:23:07::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-27.08:23:07::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-27.08:23:07::SCWMssOS::"Compiling dmaps"

TRACE::2020-02-27.08:23:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-02-27.08:23:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:23:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:23:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-27.08:23:12::SCWMssOS::"Compiling gpiops"

TRACE::2020-02-27.08:23:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-02-27.08:23:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-27.08:23:17::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-27.08:23:17::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-27.08:23:17::SCWMssOS::"Compiling gpio"

TRACE::2020-02-27.08:23:21::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-02-27.08:23:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:23:21::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:23:21::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-27.08:23:21::SCWMssOS::"Compiling iicps"

TRACE::2020-02-27.08:23:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-02-27.08:23:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:23:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:23:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-27.08:23:29::SCWMssOS::"Compiling qspips"

TRACE::2020-02-27.08:23:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-02-27.08:23:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:23:34::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:23:34::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-27.08:23:34::SCWMssOS::"Compiling scugic"

TRACE::2020-02-27.08:23:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-02-27.08:23:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-02-27.08:23:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-02-27.08:23:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:23:40::SCWMssOS::"Compiling scutimer"

TRACE::2020-02-27.08:23:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-02-27.08:23:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:23:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:23:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-27.08:23:44::SCWMssOS::"Compiling scuwdt"

TRACE::2020-02-27.08:23:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-02-27.08:23:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-02-27.08:23:47::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-02-27.08:23:47::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-02-27.08:23:47::SCWMssOS::"Compiling sdps"

TRACE::2020-02-27.08:23:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-02-27.08:23:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-02-27.08:23:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-02-27.08:23:52::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-02-27.08:23:52::SCWMssOS::"Compiling standalone"

TRACE::2020-02-27.08:24:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-02-27.08:24:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:24:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:24:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-27.08:24:13::SCWMssOS::"Compiling uartps"

TRACE::2020-02-27.08:24:19::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-02-27.08:24:19::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-02-27.08:24:19::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-02-27.08:24:19::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-02-27.08:24:19::SCWMssOS::"Compiling usbps"

TRACE::2020-02-27.08:24:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-02-27.08:24:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-02-27.08:24:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-02-27.08:24:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-02-27.08:24:25::SCWMssOS::"Compiling xadcps"

TRACE::2020-02-27.08:24:30::SCWMssOS::'Finished building libraries'

TRACE::2020-02-27.08:24:30::SCWMssOS::Copying to export directory.
TRACE::2020-02-27.08:24:30::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-02-27.08:24:30::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-02-27.08:24:30::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-02-27.08:24:30::SCWSystem::Completed Processing the sysconfig eFPGA_uTensor_1
LOG::2020-02-27.08:24:30::SCWPlatform::Completed generating the artifacts for system configuration eFPGA_uTensor_1
TRACE::2020-02-27.08:24:30::SCWPlatform::Started preparing the platform 
TRACE::2020-02-27.08:24:30::SCWSystem::Writing the bif file for system config eFPGA_uTensor_1
TRACE::2020-02-27.08:24:30::SCWSystem::dir created 
TRACE::2020-02-27.08:24:30::SCWSystem::Writing the bif 
TRACE::2020-02-27.08:24:30::SCWPlatform::Started writing the spfm file 
TRACE::2020-02-27.08:24:30::SCWPlatform::Started writing the xpfm file 
TRACE::2020-02-27.08:24:30::SCWPlatform::Completed generating the platform
TRACE::2020-02-27.08:24:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:24:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:24:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:24:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:24:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:24:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:24:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-02-27.08:24:30::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:30::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:30::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:30::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:24:30::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:30::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:24:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:24:30::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:24:30::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:24:30::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:24:30::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:24:30::SCWWriter::formatted JSON is {
	"platformName":	"eFPGA_uTensor_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"eFPGA_uTensor_1",
	"platHandOff":	"C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor.xsa",
	"platIntHandOff":	"<platformDir>/hw/eFPGA_uTensor.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"eFPGA_uTensor_1",
	"systems":	[{
			"systemName":	"eFPGA_uTensor_1",
			"systemDesc":	"eFPGA_uTensor_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"eFPGA_uTensor_1",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ef64fa8ae1259d26b3939c404ecbccdb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-02-27.08:24:30::SCWPlatform::updated the xpfm file.
TRACE::2020-02-27.08:24:33::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:33::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:33::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:33::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:24:33::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:24:33::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:24:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:24:33::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:24:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:24:33::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:24:33::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:24:33::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:10::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:10::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:10::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:10::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:30:10::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:10::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:30:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:30:10::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:30:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:30:10::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:10::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:30:10::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWMssOS::In reload Mss file.
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:30:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:30:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2020-02-27.08:30:17::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-02-27.08:30:17::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-02-27.08:30:17::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-27.08:30:17::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-02-27.08:30:17::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:30:17::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:30:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:30:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:30:17::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:30:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:30:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:30:17::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:30:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:30:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:30:17::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:30:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:30:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:30:17::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:30:17::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:30:17::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:30:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:30:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:30:17::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:30:17::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:30:17::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:09::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:09::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:09::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:09::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:32:09::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:09::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:32:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:32:09::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:32:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:32:09::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:09::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:32:09::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:09::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:09::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:09::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-02-27.08:32:09::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:32:09::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWMssOS::In reload Mss file.
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:32:32::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:32:32::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2020-02-27.08:32:32::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-02-27.08:32:32::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-02-27.08:32:32::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-27.08:32:32::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-02-27.08:32:32::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.08:32:32::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:32:32::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:32:32::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:32:32::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:32:32::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:32:32::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:32:32::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:32:32::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:32:32::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:32:32::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:32:32::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:32:32::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:32:32::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.08:32:32::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.08:32:32::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.08:32:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.08:32:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.08:32:32::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.08:32:32::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.08:32:32::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:13::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:13::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:13::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:13::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.10:15:13::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:13::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.10:15:13::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.10:15:13::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.10:15:13::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.10:15:13::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:13::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.10:15:13::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:13::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:13::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:13::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-02-27.10:15:13::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.10:15:13::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWMssOS::In reload Mss file.
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.10:15:23::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.10:15:23::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

KEYINFO::2020-02-27.10:15:23::SCWMssOS::Could not open the swdb for system
KEYINFO::2020-02-27.10:15:23::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2020-02-27.10:15:23::SCWMssOS::Cleared the swdb table entry
TRACE::2020-02-27.10:15:23::SCWMssOS::No sw design opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWMssOS::mss exists loading the mss file  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWMssOS::Opened the sw design from mss  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWMssOS::Adding the swdes entry C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-02-27.10:15:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-02-27.10:15:23::SCWMssOS::Opened the sw design.  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.10:15:23::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.10:15:23::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.10:15:23::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.10:15:23::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.10:15:23::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.10:15:23::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.10:15:23::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.10:15:23::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.10:15:23::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.10:15:23::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.10:15:23::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.10:15:23::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to open the hw design at C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA given C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA absoulate path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform::DSA directory C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw
TRACE::2020-02-27.10:15:23::SCWPlatform:: Platform Path C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/hw/eFPGA_uTensor.xsa
TRACE::2020-02-27.10:15:23::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-02-27.10:15:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Opened existing hwdb design_1_wrapper_2
TRACE::2020-02-27.10:15:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-02-27.10:15:23::SCWMssOS::Checking the sw design at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWMssOS::DEBUG:  swdes dump  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_0||

TRACE::2020-02-27.10:15:23::SCWMssOS::Sw design exists and opened at  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-02-27.10:15:23::SCWMssOS::Removing the swdes entry for  C:/devWorks/FPGA/eFPGA_uTensor/eFPGA_uTensor_1/ps7_cortexa9_0/standalone_domain/bsp/system.mss
