<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
           Lattice Mapping Report File for Design Module 'lcd_FSM'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     MachXO_7000HE_Testproject_impl1.ngd -o
     MachXO_7000HE_Testproject_impl1_map.ncd -pr
     MachXO_7000HE_Testproject_impl1.prf -mp MachXO_7000HE_Testproject_impl1.mrp
     -lpf Z:/GITHUB/Lattice/MachXO2700HETestproject/impl1/MachXO_7000HE_Testproj
     ect_impl1.lpf -lpf
     Z:/GITHUB/Lattice/MachXO2700HETestproject/MachXO_7000HE_Testproject.lpf -c
     0 -gui -msgset Z:/GITHUB/Lattice/MachXO2700HETestproject/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.7.1.502
Mapped on:  05/19/16  22:55:59


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:      8 out of  7209 (0%)
      PFU registers:            8 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:         5 out of  3432 (0%)
      SLICEs as Logic/ROM:      5 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          4 out of  6864 (0%)
      Number used as logic LUTs:          4
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 21 + 4(JTAG) out of 115 (22%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1

     Net clk_c: 5 loads, 5 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  1
     Net clk_c_enable_1: 1 loads, 1 LSLICEs
   Number of LSRs:  1
     Net n141: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net rst_c: 3 loads
     Net n116: 2 loads
     Net n133: 2 loads
     Net clk_c_enable_1: 1 loads
     Net debug_c: 1 loads
     Net n112: 1 loads
     Net n113: 1 loads
     Net n114: 1 loads
     Net n141: 1 loads
     Net n175: 1 loads




   Number of warnings:  34
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: input pad net 'datacommand' has no legal load.
WARNING - map: input pad net 'data[15]' has no legal load.
WARNING - map: input pad net 'data[14]' has no legal load.
WARNING - map: input pad net 'data[13]' has no legal load.
WARNING - map: input pad net 'data[12]' has no legal load.
WARNING - map: input pad net 'data[11]' has no legal load.
WARNING - map: input pad net 'data[10]' has no legal load.
WARNING - map: input pad net 'data[9]' has no legal load.
WARNING - map: input pad net 'data[8]' has no legal load.
WARNING - map: input pad net 'data[7]' has no legal load.
WARNING - map: input pad net 'data[6]' has no legal load.
WARNING - map: input pad net 'data[5]' has no legal load.
WARNING - map: input pad net 'data[4]' has no legal load.
WARNING - map: input pad net 'data[3]' has no legal load.
WARNING - map: input pad net 'data[2]' has no legal load.
WARNING - map: input pad net 'data[1]' has no legal load.
WARNING - map: input pad net 'data[0]' has no legal load.
WARNING - map: IO buffer missing for top level port datacommand...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port data[15:0](15)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](14)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](13)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](12)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](11)...logic will

     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](10)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](9)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](8)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](7)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](6)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](5)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](4)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](3)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](2)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](1)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port data[15:0](0)...logic will
     be discarded.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| lcd_data[13]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[15]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[14]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| debug               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[8]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[9]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[10]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[11]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[4]         | OUTPUT    | LVCMOS25  |            |

+---------------------+-----------+-----------+------------+
| lcd_data[6]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[7]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[12]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_data[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_wr              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| lcd_rs              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal n173 was merged into signal rst_c
Signal VCC_net undriven or does not drive anything - clipped.
Block i68_1_lut_rep_1 was optimized away.
Block i2 was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_c' via the GSR component.

     Type and number of components of the type: 
   Register = 1 

     Type and instance name of component: 

   Register : debug_18



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 32 MB
        


















































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
