# Cadence-Inverter-Design-Behavioral-Post-Layout-Simulation-DRC-LVS
This repository showcases an optimized inverter design process in Cadence Virtuoso. It includes behavioral simulations, post-layout simulations, layout verification with DRC/LVS, and detailed documentation for replication. 
