// Seed: 2745080029
`timescale 1ps / 1ps
module module_0 (
    input id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6,
    output id_7,
    input logic id_8,
    output id_9,
    output logic id_10
);
  assign id_8[1'b0] = id_9 - id_5 ? id_1 : id_1;
  logic id_11 = 1;
  logic id_12;
  initial begin
    id_3 <= 1'b0;
  end
endmodule
