Classic Timing Analyzer report for projetoHardware
Mon May 08 20:30:28 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                              ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 36.314 ns                        ; unidadeControle:unidadeControle|state.WriteRegAlu ; WriteDataReg[30]            ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 33.38 MHz ( period = 29.961 ns ) ; unidadeControle:unidadeControle|state.WriteRegAlu ; Banco_reg:BancoReg|Reg15[0] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                   ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                      ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 33.38 MHz ( period = 29.961 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.724 ns               ;
; N/A                                     ; 33.38 MHz ( period = 29.957 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.720 ns               ;
; N/A                                     ; 33.57 MHz ( period = 29.790 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.553 ns               ;
; N/A                                     ; 33.57 MHz ( period = 29.786 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.549 ns               ;
; N/A                                     ; 33.58 MHz ( period = 29.778 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.567 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.774 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.563 ns               ;
; N/A                                     ; 33.74 MHz ( period = 29.635 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.382 ns               ;
; N/A                                     ; 33.75 MHz ( period = 29.631 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.378 ns               ;
; N/A                                     ; 33.79 MHz ( period = 29.598 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.359 ns               ;
; N/A                                     ; 33.79 MHz ( period = 29.594 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.355 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.577 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.366 ns               ;
; N/A                                     ; 33.81 MHz ( period = 29.573 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.362 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.570 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.333 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.570 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 29.368 ns               ;
; N/A                                     ; 33.82 MHz ( period = 29.566 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.329 ns               ;
; N/A                                     ; 33.84 MHz ( period = 29.555 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.318 ns               ;
; N/A                                     ; 33.84 MHz ( period = 29.551 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.314 ns               ;
; N/A                                     ; 33.85 MHz ( period = 29.539 ns )                    ; unidadeControle:unidadeControle|state.Nop                 ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.304 ns               ;
; N/A                                     ; 33.86 MHz ( period = 29.535 ns )                    ; unidadeControle:unidadeControle|state.Nop                 ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.300 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.476 ns )                    ; unidadeControle:unidadeControle|state.Add                 ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.237 ns               ;
; N/A                                     ; 33.93 MHz ( period = 29.472 ns )                    ; unidadeControle:unidadeControle|state.Add                 ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.233 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.465 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.254 ns               ;
; N/A                                     ; 33.94 MHz ( period = 29.461 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.250 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.448 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.211 ns               ;
; N/A                                     ; 33.96 MHz ( period = 29.444 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.207 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.402 ns )                    ; unidadeControle:unidadeControle|state.Slt                 ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.167 ns               ;
; N/A                                     ; 34.01 MHz ( period = 29.399 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 29.197 ns               ;
; N/A                                     ; 34.02 MHz ( period = 29.398 ns )                    ; unidadeControle:unidadeControle|state.Slt                 ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.163 ns               ;
; N/A                                     ; 34.03 MHz ( period = 29.387 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 29.211 ns               ;
; N/A                                     ; 34.05 MHz ( period = 29.367 ns )                    ; unidadeControle:unidadeControle|state.Xor                 ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.128 ns               ;
; N/A                                     ; 34.06 MHz ( period = 29.363 ns )                    ; unidadeControle:unidadeControle|state.Xor                 ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.124 ns               ;
; N/A                                     ; 34.09 MHz ( period = 29.333 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.096 ns               ;
; N/A                                     ; 34.09 MHz ( period = 29.330 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.119 ns               ;
; N/A                                     ; 34.10 MHz ( period = 29.329 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.092 ns               ;
; N/A                                     ; 34.10 MHz ( period = 29.326 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.115 ns               ;
; N/A                                     ; 34.13 MHz ( period = 29.296 ns )                    ; unidadeControle:unidadeControle|state.SltWrite            ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.059 ns               ;
; N/A                                     ; 34.14 MHz ( period = 29.292 ns )                    ; unidadeControle:unidadeControle|state.SltWrite            ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.055 ns               ;
; N/A                                     ; 34.16 MHz ( period = 29.273 ns )                    ; unidadeControle:unidadeControle|state.LW_step2            ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.036 ns               ;
; N/A                                     ; 34.17 MHz ( period = 29.269 ns )                    ; unidadeControle:unidadeControle|state.LW_step2            ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.032 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.250 ns )                    ; unidadeControle:unidadeControle|state.SW                  ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 29.013 ns               ;
; N/A                                     ; 34.19 MHz ( period = 29.246 ns )                    ; unidadeControle:unidadeControle|state.SW                  ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 29.009 ns               ;
; N/A                                     ; 34.20 MHz ( period = 29.244 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 29.026 ns               ;
; N/A                                     ; 34.21 MHz ( period = 29.230 ns )                    ; unidadeControle:unidadeControle|state.Sub                 ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.991 ns               ;
; N/A                                     ; 34.22 MHz ( period = 29.226 ns )                    ; unidadeControle:unidadeControle|state.Sub                 ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.987 ns               ;
; N/A                                     ; 34.24 MHz ( period = 29.207 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 29.003 ns               ;
; N/A                                     ; 34.26 MHz ( period = 29.186 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 29.010 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.181 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait       ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.944 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.179 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.977 ns               ;
; N/A                                     ; 34.27 MHz ( period = 29.177 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait       ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.940 ns               ;
; N/A                                     ; 34.29 MHz ( period = 29.164 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.962 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.148 ns )                    ; unidadeControle:unidadeControle|state.Nop                 ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.948 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.143 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.906 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.139 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.902 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.118 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.879 ns               ;
; N/A                                     ; 34.35 MHz ( period = 29.114 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.875 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.085 ns )                    ; unidadeControle:unidadeControle|state.Add                 ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.881 ns               ;
; N/A                                     ; 34.39 MHz ( period = 29.074 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.898 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.072 ns )                    ; unidadeControle:unidadeControle|state.And                 ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.833 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.068 ns )                    ; unidadeControle:unidadeControle|state.And                 ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.829 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.060 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.849 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.060 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.840 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.057 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.855 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.056 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.845 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.011 ns )                    ; unidadeControle:unidadeControle|state.Slt                 ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.811 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.996 ns )                    ; unidadeControle:unidadeControle|state.Beq                 ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.759 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.992 ns )                    ; unidadeControle:unidadeControle|state.Beq                 ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.755 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.976 ns )                    ; unidadeControle:unidadeControle|state.Xor                 ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.772 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.975 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead          ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.764 ns               ;
; N/A                                     ; 34.52 MHz ( period = 28.971 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead          ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.760 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.942 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.740 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.939 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.763 ns               ;
; N/A                                     ; 34.60 MHz ( period = 28.905 ns )                    ; unidadeControle:unidadeControle|state.SltWrite            ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.703 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.889 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.669 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.882 ns )                    ; unidadeControle:unidadeControle|state.LW_step2            ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.680 ns               ;
; N/A                                     ; 34.63 MHz ( period = 28.877 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.683 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.859 ns )                    ; unidadeControle:unidadeControle|state.SW                  ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.657 ns               ;
; N/A                                     ; 34.66 MHz ( period = 28.855 ns )                    ; unidadeControle:unidadeControle|state.Decode              ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.618 ns               ;
; N/A                                     ; 34.66 MHz ( period = 28.851 ns )                    ; unidadeControle:unidadeControle|state.Decode              ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.614 ns               ;
; N/A                                     ; 34.67 MHz ( period = 28.840 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.601 ns               ;
; N/A                                     ; 34.67 MHz ( period = 28.840 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg20[25] ; clock      ; clock    ; None                        ; None                      ; 28.630 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.839 ns )                    ; unidadeControle:unidadeControle|state.Sub                 ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.635 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.836 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.597 ns               ;
; N/A                                     ; 34.68 MHz ( period = 28.836 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg12[25] ; clock      ; clock    ; None                        ; None                      ; 28.626 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.824 ns )                    ; unidadeControle:unidadeControle|state.IRWrite             ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.613 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.820 ns )                    ; unidadeControle:unidadeControle|state.IRWrite             ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.609 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.817 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31       ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.580 ns               ;
; N/A                                     ; 34.71 MHz ( period = 28.813 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31       ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.576 ns               ;
; N/A                                     ; 34.71 MHz ( period = 28.806 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg7[25]  ; clock      ; clock    ; None                        ; None                      ; 28.579 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.802 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg3[25]  ; clock      ; clock    ; None                        ; None                      ; 28.575 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.790 ns )                    ; unidadeControle:unidadeControle|state.LW_step3_wait       ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.588 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.767 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg14[25] ; clock      ; clock    ; None                        ; None                      ; 28.580 ns               ;
; N/A                                     ; 34.77 MHz ( period = 28.764 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg18[25] ; clock      ; clock    ; None                        ; None                      ; 28.577 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.752 ns )                    ; unidadeControle:unidadeControle|state.LW                  ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.550 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.752 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg25[25] ; clock      ; clock    ; None                        ; None                      ; 28.532 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.751 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg27[25] ; clock      ; clock    ; None                        ; None                      ; 28.531 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.742 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg26[25] ; clock      ; clock    ; None                        ; None                      ; 28.515 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.741 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg2[25]  ; clock      ; clock    ; None                        ; None                      ; 28.514 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.734 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.498 ns               ;
; N/A                                     ; 34.81 MHz ( period = 28.727 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.523 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.711 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg23[25] ; clock      ; clock    ; None                        ; None                      ; 28.517 ns               ;
; N/A                                     ; 34.83 MHz ( period = 28.709 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg28[25] ; clock      ; clock    ; None                        ; None                      ; 28.515 ns               ;
; N/A                                     ; 34.85 MHz ( period = 28.697 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.475 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.681 ns )                    ; unidadeControle:unidadeControle|state.And                 ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.477 ns               ;
; N/A                                     ; 34.87 MHz ( period = 28.676 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.482 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.669 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.449 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.669 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg20[25] ; clock      ; clock    ; None                        ; None                      ; 28.459 ns               ;
; N/A                                     ; 34.88 MHz ( period = 28.669 ns )                    ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.493 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.665 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg12[25] ; clock      ; clock    ; None                        ; None                      ; 28.455 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.660 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg15[25] ; clock      ; clock    ; None                        ; None                      ; 28.484 ns               ;
; N/A                                     ; 34.89 MHz ( period = 28.660 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg13[25] ; clock      ; clock    ; None                        ; None                      ; 28.484 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.657 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg20[25] ; clock      ; clock    ; None                        ; None                      ; 28.473 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.654 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.434 ns               ;
; N/A                                     ; 34.90 MHz ( period = 28.653 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg12[25] ; clock      ; clock    ; None                        ; None                      ; 28.469 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.638 ns )                    ; unidadeControle:unidadeControle|state.Nop                 ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.420 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.635 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg7[25]  ; clock      ; clock    ; None                        ; None                      ; 28.408 ns               ;
; N/A                                     ; 34.93 MHz ( period = 28.631 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg3[25]  ; clock      ; clock    ; None                        ; None                      ; 28.404 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.623 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg7[25]  ; clock      ; clock    ; None                        ; None                      ; 28.422 ns               ;
; N/A                                     ; 34.94 MHz ( period = 28.619 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg3[25]  ; clock      ; clock    ; None                        ; None                      ; 28.418 ns               ;
; N/A                                     ; 34.96 MHz ( period = 28.605 ns )                    ; unidadeControle:unidadeControle|state.Beq                 ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.403 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.596 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg14[25] ; clock      ; clock    ; None                        ; None                      ; 28.409 ns               ;
; N/A                                     ; 34.97 MHz ( period = 28.593 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg18[25] ; clock      ; clock    ; None                        ; None                      ; 28.406 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.584 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg14[25] ; clock      ; clock    ; None                        ; None                      ; 28.423 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.584 ns )                    ; unidadeControle:unidadeControle|state.MemoryRead          ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.408 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.581 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg18[25] ; clock      ; clock    ; None                        ; None                      ; 28.420 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.581 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg25[25] ; clock      ; clock    ; None                        ; None                      ; 28.361 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.580 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg27[25] ; clock      ; clock    ; None                        ; None                      ; 28.360 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.575 ns )                    ; unidadeControle:unidadeControle|state.Add                 ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.353 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.571 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg26[25] ; clock      ; clock    ; None                        ; None                      ; 28.344 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.570 ns )                    ; Registrador:B|Saida[1]                                    ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.336 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.570 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg2[25]  ; clock      ; clock    ; None                        ; None                      ; 28.343 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.569 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg25[25] ; clock      ; clock    ; None                        ; None                      ; 28.375 ns               ;
; N/A                                     ; 35.00 MHz ( period = 28.568 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg27[25] ; clock      ; clock    ; None                        ; None                      ; 28.374 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.566 ns )                    ; Registrador:B|Saida[1]                                    ; Banco_reg:BancoReg|Reg3[0]   ; clock      ; clock    ; None                        ; None                      ; 28.332 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.565 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg6[25]  ; clock      ; clock    ; None                        ; None                      ; 28.334 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.564 ns )                    ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.370 ns               ;
; N/A                                     ; 35.01 MHz ( period = 28.563 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg3[31]  ; clock      ; clock    ; None                        ; None                      ; 28.378 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.559 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg26[25] ; clock      ; clock    ; None                        ; None                      ; 28.358 ns               ;
; N/A                                     ; 35.02 MHz ( period = 28.558 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg2[25]  ; clock      ; clock    ; None                        ; None                      ; 28.357 ns               ;
; N/A                                     ; 35.03 MHz ( period = 28.547 ns )                    ; unidadeControle:unidadeControle|state.LW_step5            ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.327 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.540 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg23[25] ; clock      ; clock    ; None                        ; None                      ; 28.346 ns               ;
; N/A                                     ; 35.04 MHz ( period = 28.538 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg28[25] ; clock      ; clock    ; None                        ; None                      ; 28.344 ns               ;
; N/A                                     ; 35.05 MHz ( period = 28.528 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg23[25] ; clock      ; clock    ; None                        ; None                      ; 28.360 ns               ;
; N/A                                     ; 35.06 MHz ( period = 28.526 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg28[25] ; clock      ; clock    ; None                        ; None                      ; 28.358 ns               ;
; N/A                                     ; 35.07 MHz ( period = 28.514 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg20[25] ; clock      ; clock    ; None                        ; None                      ; 28.288 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.510 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg12[25] ; clock      ; clock    ; None                        ; None                      ; 28.284 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.501 ns )                    ; unidadeControle:unidadeControle|state.Slt                 ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.283 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.489 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg15[25] ; clock      ; clock    ; None                        ; None                      ; 28.313 ns               ;
; N/A                                     ; 35.10 MHz ( period = 28.489 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg13[25] ; clock      ; clock    ; None                        ; None                      ; 28.313 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.480 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg7[25]  ; clock      ; clock    ; None                        ; None                      ; 28.237 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.479 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg31[25] ; clock      ; clock    ; None                        ; None                      ; 28.262 ns               ;
; N/A                                     ; 35.11 MHz ( period = 28.479 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg29[25] ; clock      ; clock    ; None                        ; None                      ; 28.262 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.477 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg20[25] ; clock      ; clock    ; None                        ; None                      ; 28.265 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.477 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg15[25] ; clock      ; clock    ; None                        ; None                      ; 28.327 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.477 ns )                    ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; Banco_reg:BancoReg|Reg13[25] ; clock      ; clock    ; None                        ; None                      ; 28.327 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.476 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg3[25]  ; clock      ; clock    ; None                        ; None                      ; 28.233 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.475 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg17[25] ; clock      ; clock    ; None                        ; None                      ; 28.243 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.473 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg12[25] ; clock      ; clock    ; None                        ; None                      ; 28.261 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.467 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg10[25] ; clock      ; clock    ; None                        ; None                      ; 28.233 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.466 ns )                    ; unidadeControle:unidadeControle|state.Xor                 ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.244 ns               ;
; N/A                                     ; 35.13 MHz ( period = 28.464 ns )                    ; unidadeControle:unidadeControle|state.Decode              ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.262 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.460 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg15[23] ; clock      ; clock    ; None                        ; None                      ; 28.284 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.460 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg13[23] ; clock      ; clock    ; None                        ; None                      ; 28.284 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.456 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg20[25] ; clock      ; clock    ; None                        ; None                      ; 28.272 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.452 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg12[25] ; clock      ; clock    ; None                        ; None                      ; 28.268 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.449 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg20[25] ; clock      ; clock    ; None                        ; None                      ; 28.239 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.449 ns )                    ; unidadeControle:unidadeControle|state.Addiu               ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.245 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.445 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg12[25] ; clock      ; clock    ; None                        ; None                      ; 28.235 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.443 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg7[25]  ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.441 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg14[25] ; clock      ; clock    ; None                        ; None                      ; 28.238 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.439 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg3[25]  ; clock      ; clock    ; None                        ; None                      ; 28.210 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.438 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg18[25] ; clock      ; clock    ; None                        ; None                      ; 28.235 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.434 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg20[25] ; clock      ; clock    ; None                        ; None                      ; 28.224 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.433 ns )                    ; unidadeControle:unidadeControle|state.IRWrite             ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.257 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.432 ns )                    ; unidadeControle:unidadeControle|state.SW_step2            ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.212 ns               ;
; N/A                                     ; 35.17 MHz ( period = 28.430 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg12[25] ; clock      ; clock    ; None                        ; None                      ; 28.220 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.429 ns )                    ; unidadeControle:unidadeControle|state.EscrevePcOp         ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.235 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.426 ns )                    ; unidadeControle:unidadeControle|state.JalEscreveR31       ; Banco_reg:BancoReg|Reg19[25] ; clock      ; clock    ; None                        ; None                      ; 28.224 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.426 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg25[25] ; clock      ; clock    ; None                        ; None                      ; 28.190 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.425 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg27[25] ; clock      ; clock    ; None                        ; None                      ; 28.189 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.422 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg7[25]  ; clock      ; clock    ; None                        ; None                      ; 28.221 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.419 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg10[23] ; clock      ; clock    ; None                        ; None                      ; 28.240 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.418 ns )                    ; unidadeControle:unidadeControle|state.Nop                 ; Banco_reg:BancoReg|Reg20[25] ; clock      ; clock    ; None                        ; None                      ; 28.210 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.418 ns )                    ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; Banco_reg:BancoReg|Reg3[25]  ; clock      ; clock    ; None                        ; None                      ; 28.217 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.416 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg26[25] ; clock      ; clock    ; None                        ; None                      ; 28.173 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.415 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg26[23] ; clock      ; clock    ; None                        ; None                      ; 28.236 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.415 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg7[25]  ; clock      ; clock    ; None                        ; None                      ; 28.188 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.415 ns )                    ; unidadeControle:unidadeControle|state.Break               ; Banco_reg:BancoReg|Reg2[25]  ; clock      ; clock    ; None                        ; None                      ; 28.172 ns               ;
; N/A                                     ; 35.19 MHz ( period = 28.414 ns )                    ; unidadeControle:unidadeControle|state.Nop                 ; Banco_reg:BancoReg|Reg12[25] ; clock      ; clock    ; None                        ; None                      ; 28.206 ns               ;
; N/A                                     ; 35.20 MHz ( period = 28.411 ns )                    ; unidadeControle:unidadeControle|state.Reset               ; Banco_reg:BancoReg|Reg3[25]  ; clock      ; clock    ; None                        ; None                      ; 28.184 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.404 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg14[25] ; clock      ; clock    ; None                        ; None                      ; 28.215 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.402 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg27[10] ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.402 ns )                    ; unidadeControle:unidadeControle|state.WriteRegAlu         ; Banco_reg:BancoReg|Reg25[10] ; clock      ; clock    ; None                        ; None                      ; 28.214 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.401 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg18[25] ; clock      ; clock    ; None                        ; None                      ; 28.212 ns               ;
; N/A                                     ; 35.21 MHz ( period = 28.400 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg7[25]  ; clock      ; clock    ; None                        ; None                      ; 28.173 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.396 ns )                    ; unidadeControle:unidadeControle|state.SW_step3_wait       ; Banco_reg:BancoReg|Reg3[25]  ; clock      ; clock    ; None                        ; None                      ; 28.169 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.395 ns )                    ; unidadeControle:unidadeControle|state.SltWrite            ; Banco_reg:BancoReg|Reg4[25]  ; clock      ; clock    ; None                        ; None                      ; 28.175 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.394 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg6[25]  ; clock      ; clock    ; None                        ; None                      ; 28.163 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.392 ns )                    ; unidadeControle:unidadeControle|state.LW_step4            ; Banco_reg:BancoReg|Reg3[31]  ; clock      ; clock    ; None                        ; None                      ; 28.207 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.390 ns )                    ; Registrador:A|Saida[0]                                    ; Banco_reg:BancoReg|Reg15[0]  ; clock      ; clock    ; None                        ; None                      ; 28.196 ns               ;
; N/A                                     ; 35.22 MHz ( period = 28.389 ns )                    ; unidadeControle:unidadeControle|state.Bne                 ; Banco_reg:BancoReg|Reg25[25] ; clock      ; clock    ; None                        ; None                      ; 28.167 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                           ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                      ; To               ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+
; N/A                                     ; None                                                ; 36.314 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 36.143 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 36.131 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.988 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.954 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.951 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.930 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.923 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.908 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.892 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.874 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.829 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.818 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.801 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.783 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.771 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.770 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.755 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.745 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.720 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.709 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.703 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.691 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.686 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.683 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.649 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.628 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.626 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.603 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.599 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.591 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.588 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.587 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.583 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.574 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.570 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.563 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.562 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.548 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.548 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.538 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.534 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.532 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.526 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.511 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.496 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.490 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.483 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.471 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.469 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.468 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.458 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.452 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.444 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.441 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.425 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.419 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.417 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.413 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.407 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.405 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.395 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.389 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.386 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.383 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.382 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.379 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.378 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.369 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.364 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.361 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.361 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.360 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.354 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.349 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.348 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.346 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.339 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.328 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.326 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.325 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.323 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.323 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.318 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.315 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.303 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.289 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.287 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.285 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.280 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.274 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.266 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.262 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.260 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.257 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.249 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.246 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.243 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.243 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.232 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.225 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.224 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.223 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.213 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.211 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.209 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.208 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.204 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.198 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.197 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.196 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.193 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.186 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.186 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.186 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.182 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.177 ns  ; unidadeControle:unidadeControle|state.IRWrite             ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.176 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.174 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.170 ns  ; unidadeControle:unidadeControle|state.JalEscreveR31       ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 35.166 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.163 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.151 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.150 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.143 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.142 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.139 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.136 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.117 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.115 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.114 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.111 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.105 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.103 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.094 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.092 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.082 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.081 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.080 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.078 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.075 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.065 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.060 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 35.059 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.057 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.056 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.053 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 35.044 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.043 ns  ; unidadeControle:unidadeControle|state.Break               ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 35.039 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 35.034 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.031 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 35.029 ns  ; unidadeControle:unidadeControle|state.Slt                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 35.029 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 35.021 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 35.014 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 35.006 ns  ; unidadeControle:unidadeControle|state.Bne                 ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.998 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.994 ns  ; unidadeControle:unidadeControle|state.Xor                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.990 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.989 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 34.985 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.985 ns  ; unidadeControle:unidadeControle|state.MemReadEscreveEpcOp ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.978 ns  ; unidadeControle:unidadeControle|state.Reset               ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.978 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.973 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.968 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 34.965 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 34.963 ns  ; unidadeControle:unidadeControle|state.SW_step3_wait       ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.960 ns  ; unidadeControle:unidadeControle|state.SW_step2            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.960 ns  ; unidadeControle:unidadeControle|state.WriteRegAlu         ; WriteDataReg[0]  ; clock      ;
; N/A                                     ; None                                                ; 34.957 ns  ; unidadeControle:unidadeControle|state.EscrevePcOp         ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.952 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.947 ns  ; unidadeControle:unidadeControle|state.Nop                 ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.929 ns  ; unidadeControle:unidadeControle|state.LW_step3_wait       ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.927 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 34.927 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.923 ns  ; unidadeControle:unidadeControle|state.SltWrite            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.923 ns  ; Registrador:B|Saida[1]                                    ; WriteDataReg[30] ; clock      ;
; N/A                                     ; None                                                ; 34.909 ns  ; unidadeControle:unidadeControle|state.Beq                 ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.902 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 34.900 ns  ; unidadeControle:unidadeControle|state.LW_step2            ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.891 ns  ; unidadeControle:unidadeControle|state.LW                  ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.889 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.888 ns  ; unidadeControle:unidadeControle|state.MemoryRead          ; WriteDataReg[28] ; clock      ;
; N/A                                     ; None                                                ; 34.884 ns  ; unidadeControle:unidadeControle|state.Add                 ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.881 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.877 ns  ; unidadeControle:unidadeControle|state.SW                  ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.877 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[5]  ; clock      ;
; N/A                                     ; None                                                ; 34.873 ns  ; unidadeControle:unidadeControle|state.Wait2MemReadOp      ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.869 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[12] ; clock      ;
; N/A                                     ; None                                                ; 34.866 ns  ; unidadeControle:unidadeControle|state.WriteRegAluImm      ; WriteDataReg[16] ; clock      ;
; N/A                                     ; None                                                ; 34.858 ns  ; unidadeControle:unidadeControle|state.LW_step4            ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 34.857 ns  ; unidadeControle:unidadeControle|state.Sub                 ; WriteDataReg[31] ; clock      ;
; N/A                                     ; None                                                ; 34.856 ns  ; unidadeControle:unidadeControle|state.And                 ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 34.856 ns  ; unidadeControle:unidadeControle|state.LW_step5            ; WriteDataReg[25] ; clock      ;
; N/A                                     ; None                                                ; 34.848 ns  ; unidadeControle:unidadeControle|state.Decode              ; WriteDataReg[15] ; clock      ;
; N/A                                     ; None                                                ; 34.846 ns  ; unidadeControle:unidadeControle|state.WaitMemReadOp       ; WriteDataReg[18] ; clock      ;
; N/A                                     ; None                                                ; 34.844 ns  ; unidadeControle:unidadeControle|state.WaitMemoryRead      ; WriteDataReg[27] ; clock      ;
; N/A                                     ; None                                                ; 34.833 ns  ; unidadeControle:unidadeControle|state.Addiu               ; WriteDataReg[15] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                           ;                  ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------+------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 08 20:30:27 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoHardware -c projetoHardware --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 33.38 MHz between source register "unidadeControle:unidadeControle|state.WriteRegAlu" and destination register "Banco_reg:BancoReg|Reg15[0]" (period= 29.961 ns)
    Info: + Longest register to register delay is 29.724 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y32_N21; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.WriteRegAlu'
        Info: 2: + IC(0.743 ns) + CELL(0.398 ns) = 1.141 ns; Loc. = LCCOMB_X33_Y32_N8; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle|WideOr59~0'
        Info: 3: + IC(0.263 ns) + CELL(0.420 ns) = 1.824 ns; Loc. = LCCOMB_X33_Y32_N12; Fanout = 49; COMB Node = 'unidadeControle:unidadeControle|WideOr60'
        Info: 4: + IC(0.780 ns) + CELL(0.419 ns) = 3.023 ns; Loc. = LCCOMB_X33_Y33_N16; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(0.281 ns) + CELL(0.436 ns) = 3.740 ns; Loc. = LCCOMB_X33_Y33_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~20'
        Info: 6: + IC(0.256 ns) + CELL(0.150 ns) = 4.146 ns; Loc. = LCCOMB_X33_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~21'
        Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 4.549 ns; Loc. = LCCOMB_X33_Y33_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~22'
        Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 4.947 ns; Loc. = LCCOMB_X33_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~23'
        Info: 9: + IC(0.257 ns) + CELL(0.150 ns) = 5.354 ns; Loc. = LCCOMB_X33_Y33_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~24'
        Info: 10: + IC(0.246 ns) + CELL(0.150 ns) = 5.750 ns; Loc. = LCCOMB_X33_Y33_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~25'
        Info: 11: + IC(0.945 ns) + CELL(0.150 ns) = 6.845 ns; Loc. = LCCOMB_X41_Y33_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~26'
        Info: 12: + IC(0.240 ns) + CELL(0.150 ns) = 7.235 ns; Loc. = LCCOMB_X41_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~27'
        Info: 13: + IC(1.064 ns) + CELL(0.150 ns) = 8.449 ns; Loc. = LCCOMB_X41_Y38_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~28'
        Info: 14: + IC(0.249 ns) + CELL(0.150 ns) = 8.848 ns; Loc. = LCCOMB_X41_Y38_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~51'
        Info: 15: + IC(0.260 ns) + CELL(0.150 ns) = 9.258 ns; Loc. = LCCOMB_X41_Y38_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~29'
        Info: 16: + IC(0.258 ns) + CELL(0.150 ns) = 9.666 ns; Loc. = LCCOMB_X41_Y38_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~52'
        Info: 17: + IC(0.747 ns) + CELL(0.150 ns) = 10.563 ns; Loc. = LCCOMB_X42_Y39_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~30'
        Info: 18: + IC(0.739 ns) + CELL(0.150 ns) = 11.452 ns; Loc. = LCCOMB_X43_Y36_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~53'
        Info: 19: + IC(0.256 ns) + CELL(0.150 ns) = 11.858 ns; Loc. = LCCOMB_X43_Y36_N20; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~31'
        Info: 20: + IC(0.785 ns) + CELL(0.150 ns) = 12.793 ns; Loc. = LCCOMB_X44_Y40_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~54'
        Info: 21: + IC(0.256 ns) + CELL(0.150 ns) = 13.199 ns; Loc. = LCCOMB_X44_Y40_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~32'
        Info: 22: + IC(0.257 ns) + CELL(0.150 ns) = 13.606 ns; Loc. = LCCOMB_X44_Y40_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~55'
        Info: 23: + IC(0.262 ns) + CELL(0.150 ns) = 14.018 ns; Loc. = LCCOMB_X44_Y40_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~34'
        Info: 24: + IC(0.265 ns) + CELL(0.275 ns) = 14.558 ns; Loc. = LCCOMB_X44_Y40_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~35'
        Info: 25: + IC(0.753 ns) + CELL(0.150 ns) = 15.461 ns; Loc. = LCCOMB_X44_Y39_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~36'
        Info: 26: + IC(0.263 ns) + CELL(0.275 ns) = 15.999 ns; Loc. = LCCOMB_X44_Y39_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~38'
        Info: 27: + IC(0.260 ns) + CELL(0.150 ns) = 16.409 ns; Loc. = LCCOMB_X44_Y39_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~40'
        Info: 28: + IC(0.261 ns) + CELL(0.275 ns) = 16.945 ns; Loc. = LCCOMB_X44_Y39_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~41'
        Info: 29: + IC(0.259 ns) + CELL(0.150 ns) = 17.354 ns; Loc. = LCCOMB_X44_Y39_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~42'
        Info: 30: + IC(0.264 ns) + CELL(0.275 ns) = 17.893 ns; Loc. = LCCOMB_X44_Y39_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~44'
        Info: 31: + IC(0.265 ns) + CELL(0.275 ns) = 18.433 ns; Loc. = LCCOMB_X44_Y39_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~46'
        Info: 32: + IC(0.261 ns) + CELL(0.275 ns) = 18.969 ns; Loc. = LCCOMB_X44_Y39_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~47'
        Info: 33: + IC(0.261 ns) + CELL(0.150 ns) = 19.380 ns; Loc. = LCCOMB_X44_Y39_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[29]~48'
        Info: 34: + IC(0.246 ns) + CELL(0.150 ns) = 19.776 ns; Loc. = LCCOMB_X44_Y39_N2; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~56'
        Info: 35: + IC(0.258 ns) + CELL(0.150 ns) = 20.184 ns; Loc. = LCCOMB_X44_Y39_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[31]~57'
        Info: 36: + IC(0.246 ns) + CELL(0.150 ns) = 20.580 ns; Loc. = LCCOMB_X44_Y39_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~58'
        Info: 37: + IC(1.020 ns) + CELL(0.275 ns) = 21.875 ns; Loc. = LCCOMB_X40_Y35_N14; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle|Selector68~0'
        Info: 38: + IC(0.262 ns) + CELL(0.275 ns) = 22.412 ns; Loc. = LCCOMB_X40_Y35_N4; Fanout = 44; COMB Node = 'unidadeControle:unidadeControle|Selector68~2'
        Info: 39: + IC(0.851 ns) + CELL(0.275 ns) = 23.538 ns; Loc. = LCCOMB_X40_Y34_N10; Fanout = 16; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux28~3'
        Info: 40: + IC(0.764 ns) + CELL(0.275 ns) = 24.577 ns; Loc. = LCCOMB_X39_Y35_N28; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux31~2'
        Info: 41: + IC(0.240 ns) + CELL(0.150 ns) = 24.967 ns; Loc. = LCCOMB_X39_Y35_N18; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux31~3'
        Info: 42: + IC(0.932 ns) + CELL(0.149 ns) = 26.048 ns; Loc. = LCCOMB_X41_Y34_N16; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux31~4'
        Info: 43: + IC(3.310 ns) + CELL(0.366 ns) = 29.724 ns; Loc. = LCFF_X39_Y36_N17; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg15[0]'
        Info: Total cell delay = 8.838 ns ( 29.73 % )
        Info: Total interconnect delay = 20.886 ns ( 70.27 % )
    Info: - Smallest clock skew is -0.023 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.839 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1421; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.199 ns) + CELL(0.537 ns) = 2.839 ns; Loc. = LCFF_X39_Y36_N17; Fanout = 2; REG Node = 'Banco_reg:BancoReg|Reg15[0]'
            Info: Total cell delay = 1.526 ns ( 53.75 % )
            Info: Total interconnect delay = 1.313 ns ( 46.25 % )
        Info: - Longest clock path from clock "clock" to source register is 2.862 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1421; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.222 ns) + CELL(0.537 ns) = 2.862 ns; Loc. = LCFF_X33_Y32_N21; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.WriteRegAlu'
            Info: Total cell delay = 1.526 ns ( 53.32 % )
            Info: Total interconnect delay = 1.336 ns ( 46.68 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clock" to destination pin "WriteDataReg[30]" through register "unidadeControle:unidadeControle|state.WriteRegAlu" is 36.314 ns
    Info: + Longest clock path from clock "clock" to source register is 2.862 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1421; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.222 ns) + CELL(0.537 ns) = 2.862 ns; Loc. = LCFF_X33_Y32_N21; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.WriteRegAlu'
        Info: Total cell delay = 1.526 ns ( 53.32 % )
        Info: Total interconnect delay = 1.336 ns ( 46.68 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 33.202 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y32_N21; Fanout = 7; REG Node = 'unidadeControle:unidadeControle|state.WriteRegAlu'
        Info: 2: + IC(0.743 ns) + CELL(0.398 ns) = 1.141 ns; Loc. = LCCOMB_X33_Y32_N8; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle|WideOr59~0'
        Info: 3: + IC(0.263 ns) + CELL(0.420 ns) = 1.824 ns; Loc. = LCCOMB_X33_Y32_N12; Fanout = 49; COMB Node = 'unidadeControle:unidadeControle|WideOr60'
        Info: 4: + IC(0.780 ns) + CELL(0.419 ns) = 3.023 ns; Loc. = LCCOMB_X33_Y33_N16; Fanout = 5; COMB Node = 'MuxB:MuxB|Mux31~0'
        Info: 5: + IC(0.281 ns) + CELL(0.436 ns) = 3.740 ns; Loc. = LCCOMB_X33_Y33_N6; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[0]~20'
        Info: 6: + IC(0.256 ns) + CELL(0.150 ns) = 4.146 ns; Loc. = LCCOMB_X33_Y33_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[1]~21'
        Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 4.549 ns; Loc. = LCCOMB_X33_Y33_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[3]~22'
        Info: 8: + IC(0.248 ns) + CELL(0.150 ns) = 4.947 ns; Loc. = LCCOMB_X33_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[3]~23'
        Info: 9: + IC(0.257 ns) + CELL(0.150 ns) = 5.354 ns; Loc. = LCCOMB_X33_Y33_N26; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[5]~24'
        Info: 10: + IC(0.246 ns) + CELL(0.150 ns) = 5.750 ns; Loc. = LCCOMB_X33_Y33_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[5]~25'
        Info: 11: + IC(0.945 ns) + CELL(0.150 ns) = 6.845 ns; Loc. = LCCOMB_X41_Y33_N30; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[7]~26'
        Info: 12: + IC(0.240 ns) + CELL(0.150 ns) = 7.235 ns; Loc. = LCCOMB_X41_Y33_N0; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[7]~27'
        Info: 13: + IC(1.064 ns) + CELL(0.150 ns) = 8.449 ns; Loc. = LCCOMB_X41_Y38_N6; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[9]~28'
        Info: 14: + IC(0.249 ns) + CELL(0.150 ns) = 8.848 ns; Loc. = LCCOMB_X41_Y38_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[9]~51'
        Info: 15: + IC(0.260 ns) + CELL(0.150 ns) = 9.258 ns; Loc. = LCCOMB_X41_Y38_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[11]~29'
        Info: 16: + IC(0.258 ns) + CELL(0.150 ns) = 9.666 ns; Loc. = LCCOMB_X41_Y38_N20; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[11]~52'
        Info: 17: + IC(0.747 ns) + CELL(0.150 ns) = 10.563 ns; Loc. = LCCOMB_X42_Y39_N8; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[13]~30'
        Info: 18: + IC(0.739 ns) + CELL(0.150 ns) = 11.452 ns; Loc. = LCCOMB_X43_Y36_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[13]~53'
        Info: 19: + IC(0.256 ns) + CELL(0.150 ns) = 11.858 ns; Loc. = LCCOMB_X43_Y36_N20; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[15]~31'
        Info: 20: + IC(0.785 ns) + CELL(0.150 ns) = 12.793 ns; Loc. = LCCOMB_X44_Y40_N26; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[15]~54'
        Info: 21: + IC(0.256 ns) + CELL(0.150 ns) = 13.199 ns; Loc. = LCCOMB_X44_Y40_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[17]~32'
        Info: 22: + IC(0.257 ns) + CELL(0.150 ns) = 13.606 ns; Loc. = LCCOMB_X44_Y40_N12; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[17]~55'
        Info: 23: + IC(0.262 ns) + CELL(0.150 ns) = 14.018 ns; Loc. = LCCOMB_X44_Y40_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[18]~34'
        Info: 24: + IC(0.265 ns) + CELL(0.275 ns) = 14.558 ns; Loc. = LCCOMB_X44_Y40_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[19]~35'
        Info: 25: + IC(0.753 ns) + CELL(0.150 ns) = 15.461 ns; Loc. = LCCOMB_X44_Y39_N16; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[20]~36'
        Info: 26: + IC(0.263 ns) + CELL(0.275 ns) = 15.999 ns; Loc. = LCCOMB_X44_Y39_N28; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[21]~38'
        Info: 27: + IC(0.260 ns) + CELL(0.150 ns) = 16.409 ns; Loc. = LCCOMB_X44_Y39_N24; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[22]~40'
        Info: 28: + IC(0.261 ns) + CELL(0.275 ns) = 16.945 ns; Loc. = LCCOMB_X44_Y39_N18; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[23]~41'
        Info: 29: + IC(0.259 ns) + CELL(0.150 ns) = 17.354 ns; Loc. = LCCOMB_X44_Y39_N20; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[24]~42'
        Info: 30: + IC(0.264 ns) + CELL(0.275 ns) = 17.893 ns; Loc. = LCCOMB_X44_Y39_N8; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[25]~44'
        Info: 31: + IC(0.265 ns) + CELL(0.275 ns) = 18.433 ns; Loc. = LCCOMB_X44_Y39_N4; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[26]~46'
        Info: 32: + IC(0.261 ns) + CELL(0.275 ns) = 18.969 ns; Loc. = LCCOMB_X44_Y39_N6; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[27]~47'
        Info: 33: + IC(0.261 ns) + CELL(0.150 ns) = 19.380 ns; Loc. = LCCOMB_X44_Y39_N0; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[29]~48'
        Info: 34: + IC(0.246 ns) + CELL(0.150 ns) = 19.776 ns; Loc. = LCCOMB_X44_Y39_N2; Fanout = 3; COMB Node = 'Ula32:Ula|carry_temp[29]~56'
        Info: 35: + IC(0.258 ns) + CELL(0.150 ns) = 20.184 ns; Loc. = LCCOMB_X44_Y39_N12; Fanout = 1; COMB Node = 'Ula32:Ula|carry_temp[31]~57'
        Info: 36: + IC(0.246 ns) + CELL(0.150 ns) = 20.580 ns; Loc. = LCCOMB_X44_Y39_N14; Fanout = 2; COMB Node = 'Ula32:Ula|carry_temp[31]~58'
        Info: 37: + IC(1.020 ns) + CELL(0.275 ns) = 21.875 ns; Loc. = LCCOMB_X40_Y35_N14; Fanout = 3; COMB Node = 'unidadeControle:unidadeControle|Selector68~0'
        Info: 38: + IC(0.262 ns) + CELL(0.275 ns) = 22.412 ns; Loc. = LCCOMB_X40_Y35_N4; Fanout = 44; COMB Node = 'unidadeControle:unidadeControle|Selector68~2'
        Info: 39: + IC(1.068 ns) + CELL(0.413 ns) = 23.893 ns; Loc. = LCCOMB_X36_Y31_N0; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux1~0'
        Info: 40: + IC(0.243 ns) + CELL(0.150 ns) = 24.286 ns; Loc. = LCCOMB_X36_Y31_N10; Fanout = 1; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux1~1'
        Info: 41: + IC(1.458 ns) + CELL(0.150 ns) = 25.894 ns; Loc. = LCCOMB_X47_Y32_N10; Fanout = 33; COMB Node = 'MuxDataWrite:MuxDataWrite|Mux1~2'
        Info: 42: + IC(4.666 ns) + CELL(2.642 ns) = 33.202 ns; Loc. = PIN_P1; Fanout = 0; PIN Node = 'WriteDataReg[30]'
        Info: Total cell delay = 10.978 ns ( 33.06 % )
        Info: Total interconnect delay = 22.224 ns ( 66.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Mon May 08 20:30:28 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


