[07/12 19:13:21      0s] 
[07/12 19:13:21      0s] Cadence Innovus(TM) Implementation System.
[07/12 19:13:21      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[07/12 19:13:21      0s] 
[07/12 19:13:21      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[07/12 19:13:21      0s] Options:	
[07/12 19:13:21      0s] Date:		Thu Jul 12 19:13:21 2018
[07/12 19:13:21      0s] Host:		microelnsys (x86_64 w/Linux 2.6.18-410.el5) (1core*4cpus*QEMU Virtual CPU version (cpu64-rhel6) 4096KB)
[07/12 19:13:21      0s] OS:		CentOS release 5.11 (Final)
[07/12 19:13:21      0s] 
[07/12 19:13:21      0s] License:
[07/12 19:13:21      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[07/12 19:13:21      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[07/12 19:13:49     26s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[07/12 19:13:49     26s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[07/12 19:13:49     26s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[07/12 19:13:49     26s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[07/12 19:13:49     26s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[07/12 19:13:49     26s] @(#)CDS: CPE v17.11-s095
[07/12 19:13:49     26s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[07/12 19:13:49     26s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[07/12 19:13:49     26s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[07/12 19:13:49     26s] @(#)CDS: RCDB 11.10
[07/12 19:13:49     26s] --- Running on microelnsys (x86_64 w/Linux 2.6.18-410.el5) (1core*4cpus*QEMU Virtual CPU version (cpu64-rhel6) 4096KB) ---
[07/12 19:13:49     26s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH.

[07/12 19:13:50     26s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[07/12 19:13:51     27s] 
[07/12 19:13:51     27s] **INFO:  MMMC transition support version v31-84 
[07/12 19:13:51     27s] 
[07/12 19:13:51     27s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[07/12 19:13:51     27s] <CMD> suppressMessage ENCEXT-2799
[07/12 19:13:52     28s] <CMD> getDrawView
[07/12 19:13:52     28s] <CMD> loadWorkspace -name Physical
[07/12 19:13:52     28s] <CMD> win
[07/12 19:14:04     28s] <CMD> set defHierChar /
[07/12 19:14:04     28s] Set Default Input Pin Transition as 0.1 ps.
[07/12 19:14:04     28s] <CMD> set delaycal_input_transition_delay 0.1ps
[07/12 19:14:04     28s] <CMD> set fpIsMaxIoHeight 0
[07/12 19:14:04     28s] <CMD> set init_gnd_net gnd
[07/12 19:14:04     28s] <CMD> set init_mmmc_file Default.view
[07/12 19:14:04     28s] <CMD> set init_oa_search_lib {}
[07/12 19:14:04     28s] <CMD> set init_pwr_net vdd
[07/12 19:14:04     28s] <CMD> set init_verilog top_entity.v
[07/12 19:14:04     28s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[07/12 19:14:06     28s] <CMD> init_design
[07/12 19:14:06     28s] #% Begin Load MMMC data ... (date=07/12 19:14:06, mem=413.8M)
[07/12 19:14:06     28s] #% End Load MMMC data ... (date=07/12 19:14:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=413.8M, current mem=413.4M)
[07/12 19:14:06     28s] 
[07/12 19:14:06     28s] Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[07/12 19:14:06     28s] Set DBUPerIGU to M2 pitch 380.
[07/12 19:14:06     28s] 
[07/12 19:14:06     28s] viaInitial starts at Thu Jul 12 19:14:06 2018
viaInitial ends at Thu Jul 12 19:14:06 2018
Loading view definition file from Default.view
[07/12 19:14:06     28s] Reading libsTYP timing library '/software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib' ...
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:06     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:07     29s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[07/12 19:14:07     29s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[07/12 19:14:09     32s] Read 134 cells in library 'NangateOpenCellLibrary' 
[07/12 19:14:09     32s] *** End library_loading (cpu=0.05min, real=0.05min, mem=21.3M, fe_cpu=0.54min, fe_real=0.80min, fe_mem=541.1M) ***
[07/12 19:14:09     32s] #% Begin Load netlist data ... (date=07/12 19:14:09, mem=509.0M)
[07/12 19:14:09     32s] *** Begin netlist parsing (mem=541.1M) ***
[07/12 19:14:09     32s] Created 134 new cells from 1 timing libraries.
[07/12 19:14:09     32s] Reading netlist ...
[07/12 19:14:09     32s] Backslashed names will retain backslash and a trailing blank character.
[07/12 19:14:10     32s] Reading verilog netlist 'top_entity.v'
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'HA_1' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_159' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_158' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_157' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_156' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_155' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_154' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_153' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_152' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_151' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_150' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_149' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_148' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_147' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_146' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_145' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_144' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_143' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_142' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (IMPVL-346):	Module 'FA_141' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[07/12 19:14:10     32s] Type 'man IMPVL-346' for more detail.
[07/12 19:14:10     32s] **WARN: (EMS-27):	Message (IMPVL-346) has exceeded the current message display limit of 20.
[07/12 19:14:10     32s] To increase the message display limit, refer to the product command reference manual.
[07/12 19:14:10     32s] Undeclared bus X in module encoder_0 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus Y in module encoder_0 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus X in module encoder_7 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus Y in module encoder_7 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus X in module encoder_6 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus Y in module encoder_6 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus X in module encoder_5 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus Y in module encoder_5 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus X in module encoder_4 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus Y in module encoder_4 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus X in module encoder_3 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus Y in module encoder_3 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus X in module encoder_2 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus Y in module encoder_2 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus X in module encoder_1 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus Y in module encoder_1 ... created as [2:0].
[07/12 19:14:10     32s] Undeclared bus A in module P4adder_N32_M4_1 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus B in module P4adder_N32_M4_1 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Y in module P4adder_N32_M4_1 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus A in module MUX21_GENERIC_N32_1 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus B in module MUX21_GENERIC_N32_1 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Y in module MUX21_GENERIC_N32_1 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_generic_N32_1 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_generic_N32_1 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_generic_N32_0 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_generic_N32_0 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus A in module MUX21_GENERIC_N32_4 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus B in module MUX21_GENERIC_N32_4 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Y in module MUX21_GENERIC_N32_4 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus A in module MUX21_GENERIC_N32_3 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus B in module MUX21_GENERIC_N32_3 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Y in module MUX21_GENERIC_N32_3 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus A in module MUX21_GENERIC_N32_2 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus B in module MUX21_GENERIC_N32_2 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Y in module MUX21_GENERIC_N32_2 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus SEL in module MUX41_1 ... created as [1:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_generic_N32_3 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_generic_N32_3 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_generic_N32_2 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_generic_N32_2 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_generic_N32_8 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_generic_N32_8 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_wr_0 ... created as [5:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_wr_0 ... created as [5:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_wr_3 ... created as [5:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_wr_3 ... created as [5:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_wr_2 ... created as [5:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_wr_2 ... created as [5:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_wr_1 ... created as [5:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_wr_1 ... created as [5:0].
[07/12 19:14:10     32s] Undeclared bus A in module MUX21_GENERIC_N32_0 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus B in module MUX21_GENERIC_N32_0 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Y in module MUX21_GENERIC_N32_0 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus A in module P4adder_N32_M4_0 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus B in module P4adder_N32_M4_0 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Y in module P4adder_N32_M4_0 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus A in module MUX21_GENERIC_N32_5 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus B in module MUX21_GENERIC_N32_5 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Y in module MUX21_GENERIC_N32_5 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus SEL in module MUX41_0 ... created as [1:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_generic_N32_7 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_generic_N32_7 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_generic_N32_6 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_generic_N32_6 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_generic_N32_5 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_generic_N32_5 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus D in module reg_generic_N32_4 ... created as [31:0].
[07/12 19:14:10     32s] Undeclared bus Q in module reg_generic_N32_4 ... created as [31:0].
[07/12 19:14:10     32s] 
[07/12 19:14:10     32s] *** Memory Usage v#1 (Current mem = 545.074M, initial mem = 183.457M) ***
[07/12 19:14:10     32s] *** End netlist parsing (cpu=0:00:00.3, real=0:00:01.0, mem=545.1M) ***
[07/12 19:14:10     32s] #% End Load netlist data ... (date=07/12 19:14:10, total cpu=0:00:00.3, real=0:00:01.0, peak res=509.0M, current mem=445.4M)
[07/12 19:14:10     32s] Top level cell is top_entity.
[07/12 19:14:10     32s] Hooked 134 DB cells to tlib cells.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'HA_1' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_140' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_141' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_142' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_143' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_144' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_145' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_146' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_147' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_148' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_149' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_150' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_151' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_152' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_153' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_154' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_155' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_156' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_157' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (IMPDB-2504):	Cell 'FA_158' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[07/12 19:14:10     32s] **WARN: (EMS-27):	Message (IMPDB-2504) has exceeded the current message display limit of 20.
[07/12 19:14:10     32s] To increase the message display limit, refer to the product command reference manual.
[07/12 19:14:10     32s] Cell 'FA_129' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_129' as output for net 'S[31]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_130' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_130' as output for net 'S[30]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_131' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_131' as output for net 'S[29]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_132' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_132' as output for net 'S[28]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_133' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_133' as output for net 'S[27]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_134' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_134' as output for net 'S[26]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_135' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_135' as output for net 'S[25]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_136' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_136' as output for net 'S[24]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_137' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_137' as output for net 'S[23]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_138' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_138' as output for net 'S[22]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_139' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_139' as output for net 'S[21]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_140' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_140' as output for net 'S[20]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_141' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_141' as output for net 'S[19]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_142' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_142' as output for net 'S[18]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_143' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_143' as output for net 'S[17]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_144' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_144' as output for net 'S[16]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_145' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_145' as output for net 'S[15]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_146' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_146' as output for net 'S[14]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_147' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_147' as output for net 'S[13]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_148' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_148' as output for net 'S[12]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_149' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_149' as output for net 'S[11]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_150' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_150' as output for net 'S[10]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_151' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_151' as output for net 'S[9]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_152' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_152' as output for net 'S[8]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_153' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_153' as output for net 'S[7]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_154' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_154' as output for net 'S[6]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_155' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_155' as output for net 'S[5]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_156' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_156' as output for net 'S[4]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_157' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_157' as output for net 'S[3]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_158' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_158' as output for net 'S[2]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_159' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_159' as output for net 'S[1]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'HA_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_1' as output for net 'S[0]' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_129' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_129' as output for net 'Co' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_160' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_160' as output for net 'S[29]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_161' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_161' as output for net 'S[28]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_162' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_162' as output for net 'S[27]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_163' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_163' as output for net 'S[26]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_164' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_164' as output for net 'S[25]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_165' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_165' as output for net 'S[24]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_166' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_166' as output for net 'S[23]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_167' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_167' as output for net 'S[22]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_168' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_168' as output for net 'S[21]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_169' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_169' as output for net 'S[20]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_170' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_170' as output for net 'S[19]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_171' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_171' as output for net 'S[18]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_172' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_172' as output for net 'S[17]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_173' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_173' as output for net 'S[16]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_174' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_174' as output for net 'S[15]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_175' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_175' as output for net 'S[14]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_176' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_176' as output for net 'S[13]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_177' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_177' as output for net 'S[12]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_178' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_178' as output for net 'S[11]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_179' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_179' as output for net 'S[10]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_180' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_180' as output for net 'S[9]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_181' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_181' as output for net 'S[8]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_182' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_182' as output for net 'S[7]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_183' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_183' as output for net 'S[6]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_184' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_184' as output for net 'S[5]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_185' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_185' as output for net 'S[4]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_186' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_186' as output for net 'S[3]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_187' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_187' as output for net 'S[2]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_188' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_188' as output for net 'S[1]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'HA_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_2' as output for net 'S[0]' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_160' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_160' as output for net 'Co' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_189' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_189' as output for net 'S[27]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_190' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_190' as output for net 'S[26]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_191' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_191' as output for net 'S[25]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_192' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_192' as output for net 'S[24]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_193' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_193' as output for net 'S[23]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_194' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_194' as output for net 'S[22]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_195' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_195' as output for net 'S[21]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_196' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_196' as output for net 'S[20]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_197' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_197' as output for net 'S[19]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_198' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_198' as output for net 'S[18]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_199' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_199' as output for net 'S[17]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_200' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_200' as output for net 'S[16]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_201' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_201' as output for net 'S[15]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_202' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_202' as output for net 'S[14]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_203' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_203' as output for net 'S[13]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_204' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_204' as output for net 'S[12]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_205' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_205' as output for net 'S[11]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_206' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_206' as output for net 'S[10]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_207' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_207' as output for net 'S[9]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_208' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_208' as output for net 'S[8]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_209' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_209' as output for net 'S[7]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_210' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_210' as output for net 'S[6]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_211' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_211' as output for net 'S[5]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_212' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_212' as output for net 'S[4]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_213' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_213' as output for net 'S[3]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_214' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_214' as output for net 'S[2]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_215' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_215' as output for net 'S[1]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'HA_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_3' as output for net 'S[0]' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_189' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_189' as output for net 'Co' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_216' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_216' as output for net 'S[25]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_217' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_217' as output for net 'S[24]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_218' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_218' as output for net 'S[23]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_219' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_219' as output for net 'S[22]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_220' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_220' as output for net 'S[21]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_221' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_221' as output for net 'S[20]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_222' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_222' as output for net 'S[19]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_223' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_223' as output for net 'S[18]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_224' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_224' as output for net 'S[17]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_225' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_225' as output for net 'S[16]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_226' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_226' as output for net 'S[15]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_227' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_227' as output for net 'S[14]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_228' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_228' as output for net 'S[13]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_229' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_229' as output for net 'S[12]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_230' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_230' as output for net 'S[11]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_231' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_231' as output for net 'S[10]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_232' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_232' as output for net 'S[9]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_233' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_233' as output for net 'S[8]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_234' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_234' as output for net 'S[7]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_235' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_235' as output for net 'S[6]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_236' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_236' as output for net 'S[5]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_237' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_237' as output for net 'S[4]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_238' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_238' as output for net 'S[3]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_239' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_239' as output for net 'S[2]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_240' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_240' as output for net 'S[1]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'HA_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_4' as output for net 'S[0]' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_216' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_216' as output for net 'Co' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_241' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_241' as output for net 'S[23]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_242' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_242' as output for net 'S[22]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_243' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_243' as output for net 'S[21]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_244' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_244' as output for net 'S[20]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_245' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_245' as output for net 'S[19]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_246' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_246' as output for net 'S[18]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_247' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_247' as output for net 'S[17]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_248' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_248' as output for net 'S[16]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_249' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_249' as output for net 'S[15]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_250' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_250' as output for net 'S[14]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_251' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_251' as output for net 'S[13]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_252' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_252' as output for net 'S[12]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_253' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_253' as output for net 'S[11]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_254' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_254' as output for net 'S[10]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_255' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_255' as output for net 'S[9]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_256' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_256' as output for net 'S[8]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_257' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_257' as output for net 'S[7]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_258' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_258' as output for net 'S[6]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_259' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_259' as output for net 'S[5]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_260' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_260' as output for net 'S[4]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_261' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_261' as output for net 'S[3]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_262' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_262' as output for net 'S[2]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_263' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_263' as output for net 'S[1]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'HA_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_5' as output for net 'S[0]' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_241' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_241' as output for net 'Co' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_264' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_264' as output for net 'S[21]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_265' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_265' as output for net 'S[20]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_266' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_266' as output for net 'S[19]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_267' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_267' as output for net 'S[18]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_268' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_268' as output for net 'S[17]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_269' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_269' as output for net 'S[16]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_270' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_270' as output for net 'S[15]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_271' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_271' as output for net 'S[14]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_272' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_272' as output for net 'S[13]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_273' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_273' as output for net 'S[12]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_274' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_274' as output for net 'S[11]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_275' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_275' as output for net 'S[10]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_276' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_276' as output for net 'S[9]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_277' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_277' as output for net 'S[8]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_278' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_278' as output for net 'S[7]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_279' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_279' as output for net 'S[6]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_280' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_280' as output for net 'S[5]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_281' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_281' as output for net 'S[4]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_282' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_282' as output for net 'S[3]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_283' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_283' as output for net 'S[2]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_284' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_284' as output for net 'S[1]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'HA_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_6' as output for net 'S[0]' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_264' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_264' as output for net 'Co' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_285' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_285' as output for net 'S[19]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_286' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_286' as output for net 'S[18]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_287' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_287' as output for net 'S[17]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_288' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_288' as output for net 'S[16]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_289' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_289' as output for net 'S[15]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_290' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_290' as output for net 'S[14]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_291' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_291' as output for net 'S[13]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_292' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_292' as output for net 'S[12]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_293' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_293' as output for net 'S[11]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_294' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_294' as output for net 'S[10]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_295' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_295' as output for net 'S[9]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_296' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_296' as output for net 'S[8]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_297' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_297' as output for net 'S[7]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_298' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_298' as output for net 'S[6]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_299' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_299' as output for net 'S[5]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_300' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_300' as output for net 'S[4]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_301' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_301' as output for net 'S[3]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_302' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_302' as output for net 'S[2]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_303' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_303' as output for net 'S[1]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'HA_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'HA_0' as output for net 'S[0]' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_285' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_285' as output for net 'Co' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_304' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_304' as output for net 'S[15]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_305' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_305' as output for net 'S[14]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_306' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_306' as output for net 'S[13]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_307' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_307' as output for net 'S[12]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_308' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_308' as output for net 'S[11]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_309' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_309' as output for net 'S[10]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_310' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_310' as output for net 'S[9]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_311' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_311' as output for net 'S[8]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_312' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_312' as output for net 'S[7]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_313' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_313' as output for net 'S[6]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_314' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_314' as output for net 'S[5]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_315' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_315' as output for net 'S[4]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_316' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_316' as output for net 'S[3]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_317' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_317' as output for net 'S[2]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_318' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_318' as output for net 'S[1]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'S' of cell 'FA_0' as output for net 'S[0]' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_304' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'FA_304' as output for net 'Co' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'encoder_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_1' as output for net '\enc2mux[7][2] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_1' as output for net '\enc2mux[7][1] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_1' as output for net '\enc2mux[7][0] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_2' as output for net '\enc2mux[6][2] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_2' as output for net '\enc2mux[6][1] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_2' as output for net '\enc2mux[6][0] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_3' as output for net '\enc2mux[5][2] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_3' as output for net '\enc2mux[5][1] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_3' as output for net '\enc2mux[5][0] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_4' as output for net '\enc2mux[4][2] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_4' as output for net '\enc2mux[4][1] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_4' as output for net '\enc2mux[4][0] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_5' as output for net '\enc2mux[3][2] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_5' as output for net '\enc2mux[3][1] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_5' as output for net '\enc2mux[3][0] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_6' as output for net '\enc2mux[2][2] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_6' as output for net '\enc2mux[2][1] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_6' as output for net '\enc2mux[2][0] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_7' as output for net '\enc2mux[1][2] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_7' as output for net '\enc2mux[1][1] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_7' as output for net '\enc2mux[1][0] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'encoder_0' as output for net '\enc2mux[0][2] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'encoder_0' as output for net '\enc2mux[0][1] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'encoder_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'encoder_0' as output for net '\enc2mux[0][0] ' in module 'boothmul_N16_M16'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'P4adder_N32_M4_1' as output for net 'Y[32]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'P4adder_N32_M4_1' as output for net 'Y[31]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'P4adder_N32_M4_1' as output for net 'Y[30]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'P4adder_N32_M4_1' as output for net 'Y[29]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'P4adder_N32_M4_1' as output for net 'Y[28]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'P4adder_N32_M4_1' as output for net 'Y[27]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'P4adder_N32_M4_1' as output for net 'Y[26]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'P4adder_N32_M4_1' as output for net 'Y[25]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'P4adder_N32_M4_1' as output for net 'Y[24]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'P4adder_N32_M4_1' as output for net 'Y[23]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'P4adder_N32_M4_1' as output for net 'Y[22]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'P4adder_N32_M4_1' as output for net 'Y[21]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'P4adder_N32_M4_1' as output for net 'Y[20]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'P4adder_N32_M4_1' as output for net 'Y[19]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'P4adder_N32_M4_1' as output for net 'Y[18]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'P4adder_N32_M4_1' as output for net 'Y[17]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'P4adder_N32_M4_1' as output for net 'Y[16]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'P4adder_N32_M4_1' as output for net 'Y[15]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'P4adder_N32_M4_1' as output for net 'Y[14]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'P4adder_N32_M4_1' as output for net 'Y[13]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'P4adder_N32_M4_1' as output for net 'Y[12]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'P4adder_N32_M4_1' as output for net 'Y[11]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'P4adder_N32_M4_1' as output for net 'Y[10]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'P4adder_N32_M4_1' as output for net 'Y[9]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'P4adder_N32_M4_1' as output for net 'Y[8]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'P4adder_N32_M4_1' as output for net 'Y[7]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'P4adder_N32_M4_1' as output for net 'Y[6]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'P4adder_N32_M4_1' as output for net 'Y[5]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'P4adder_N32_M4_1' as output for net 'Y[4]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'P4adder_N32_M4_1' as output for net 'Y[3]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'P4adder_N32_M4_1' as output for net 'Y[2]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'P4adder_N32_M4_1' as output for net 'Y[1]' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Co' of cell 'P4adder_N32_M4_1' as output for net 'Co' in module 'P4adder_subtr_N32_M4'.
[07/12 19:14:10     32s] Cell 'NAND4_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_1' as output for net 'Y[31]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_2' as output for net 'Y[30]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_3' as output for net 'Y[29]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_4' as output for net 'Y[28]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_5' as output for net 'Y[27]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_6' as output for net 'Y[26]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_7' as output for net 'Y[25]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_8' as output for net 'Y[24]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_9' as output for net 'Y[23]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_10' as output for net 'Y[22]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_11' as output for net 'Y[21]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_12' as output for net 'Y[20]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_13' as output for net 'Y[19]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_14' as output for net 'Y[18]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_15' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_15' as output for net 'Y[17]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_16' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_16' as output for net 'Y[16]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_17' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_17' as output for net 'Y[15]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_18' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_18' as output for net 'Y[14]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_19' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_19' as output for net 'Y[13]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_20' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_20' as output for net 'Y[12]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_21' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_21' as output for net 'Y[11]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_22' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_22' as output for net 'Y[10]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_23' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_23' as output for net 'Y[9]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_24' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_24' as output for net 'Y[8]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_25' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_25' as output for net 'Y[7]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_26' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_26' as output for net 'Y[6]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_27' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_27' as output for net 'Y[5]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_28' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_28' as output for net 'Y[4]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_29' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_29' as output for net 'Y[3]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_30' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_30' as output for net 'Y[2]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_31' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_31' as output for net 'Y[1]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4_0' as output for net 'Y[0]' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_257' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_257' as output for net 'Q[4]' in module 'reg_generic_N5'.
[07/12 19:14:10     32s] Cell 'FD_s_258' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_258' as output for net 'Q[3]' in module 'reg_generic_N5'.
[07/12 19:14:10     32s] Cell 'FD_s_259' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_259' as output for net 'Q[2]' in module 'reg_generic_N5'.
[07/12 19:14:10     32s] Cell 'FD_s_260' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_260' as output for net 'Q[1]' in module 'reg_generic_N5'.
[07/12 19:14:10     32s] Cell 'FD_s_261' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_261' as output for net 'Q[0]' in module 'reg_generic_N5'.
[07/12 19:14:10     32s] Cell 'FD_s_294' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_294' as output for net 'Q[25]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_295' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_295' as output for net 'Q[24]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_296' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_296' as output for net 'Q[23]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_297' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_297' as output for net 'Q[22]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_298' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_298' as output for net 'Q[21]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_299' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_299' as output for net 'Q[20]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_300' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_300' as output for net 'Q[19]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_301' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_301' as output for net 'Q[18]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_302' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_302' as output for net 'Q[17]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_303' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_303' as output for net 'Q[16]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_304' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_304' as output for net 'Q[15]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_305' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_305' as output for net 'Q[14]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_306' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_306' as output for net 'Q[13]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_307' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_307' as output for net 'Q[12]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_308' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_308' as output for net 'Q[11]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_309' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_309' as output for net 'Q[10]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_310' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_310' as output for net 'Q[9]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_311' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_311' as output for net 'Q[8]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_312' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_312' as output for net 'Q[7]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_313' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_313' as output for net 'Q[6]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_314' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_314' as output for net 'Q[5]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_315' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_315' as output for net 'Q[4]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_316' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_316' as output for net 'Q[3]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_317' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_317' as output for net 'Q[2]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_318' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_318' as output for net 'Q[1]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'FD_s_319' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_319' as output for net 'Q[0]' in module 'reg_generic_N26'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[31]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[30]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[29]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[28]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[27]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[26]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[25]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[24]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[23]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[22]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[21]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[20]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[19]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[18]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[17]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[16]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[15]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[14]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[13]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[12]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[11]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[10]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[9]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[8]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[7]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[6]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[5]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[4]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[3]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[2]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[1]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_1' as output for net 'RF_DATA_IN[0]' in module 'write_back_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[31]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[30]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[29]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[28]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[27]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[26]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[25]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[24]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[23]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[22]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[21]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[20]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[19]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[18]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[17]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[16]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[15]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[14]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[13]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[12]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[11]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[10]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[9]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[8]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[7]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[6]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[5]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[4]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[3]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[2]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[1]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_0' as output for net 'ALU_MA_OUT[0]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[31]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[30]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[29]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[28]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[27]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[26]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[25]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[24]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[23]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[22]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[21]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[20]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[19]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[18]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[17]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[16]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[15]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[14]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[13]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[12]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[11]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[10]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[9]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[8]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[7]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[6]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[5]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[4]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[3]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[2]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[1]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_1' as output for net 'LMD_OUT[0]' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MUX21_1' as output for net 'sig_wr_enable' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[31]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[30]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[29]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[28]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[27]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[26]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[25]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[24]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[23]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[22]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[21]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[20]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[19]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[18]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[17]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[16]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[15]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[14]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[13]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[12]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[11]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[10]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[9]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[8]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[7]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[6]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[5]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[4]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[3]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[2]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[1]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_3' as output for net 'REGALU_OUT[0]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[31]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[30]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[29]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[28]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[27]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[26]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[25]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[24]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[23]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[22]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[21]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[20]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[19]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[18]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[17]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[16]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[15]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[14]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[13]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[12]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[11]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[10]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[9]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[8]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[7]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[6]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[5]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[4]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[3]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[2]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[1]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_2' as output for net 'REGB_EX_OUT[0]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX41_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MUX41_1' as output for net '\sig_comparison[0] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[31]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[30]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[29]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[28]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[27]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[26]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[25]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[24]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[23]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[22]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[21]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[20]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[19]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[18]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[17]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[16]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[15]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[14]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[13]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[12]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[11]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[10]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[9]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[8]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[7]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[6]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[5]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[4]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[3]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[2]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[1]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_4' as output for net 'alu_a[0]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[31]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[30]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[29]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[28]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[27]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[26]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[25]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[24]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[23]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[22]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[21]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[20]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[19]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[18]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[17]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[16]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[15]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[14]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[13]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[12]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[11]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[10]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[9]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[8]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[7]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[6]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[5]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[4]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[3]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[2]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[1]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_2' as output for net 'alu_b[0]' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[31]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[30]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[29]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[28]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[27]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[26]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[25]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[24]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[23]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[22]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[21]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[20]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[19]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[18]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[17]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[16]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[15]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[14]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[13]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[12]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[11]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[10]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[9]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[8]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[7]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[6]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[5]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[4]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[3]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[2]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[1]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_7' as output for net 'REGA_OUT[0]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[31]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[30]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[29]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[28]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[27]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[26]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[25]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[24]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[23]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[22]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[21]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[20]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[19]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[18]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[17]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[16]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[15]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[14]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[13]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[12]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[11]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[10]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[9]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[8]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[7]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[6]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[5]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[4]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[3]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[2]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[1]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_6' as output for net 'REGB_OUT[0]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[31]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[30]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[29]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[28]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[27]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[26]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[25]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[24]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[23]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[22]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[21]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[20]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[19]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[18]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[17]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[16]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[15]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[14]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[13]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[12]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[11]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[10]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[9]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[8]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[7]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[6]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[5]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[4]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[3]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[2]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[1]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_5' as output for net 'REGIMM_OUT[0]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[31]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[30]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[29]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[28]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[27]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[26]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[25]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[24]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[23]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[22]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[21]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[20]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[19]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[18]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[17]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[16]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[15]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[14]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[13]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[12]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[11]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[10]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[9]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[8]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[7]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[6]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[5]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[4]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[3]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[2]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[1]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_4' as output for net 'NPC_EXECUTE_IN[0]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[31]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[30]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[29]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[28]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[27]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[26]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[25]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[24]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[23]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[22]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[21]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[20]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[19]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[18]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[17]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[16]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[15]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[14]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[13]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[12]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[11]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[10]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[9]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[8]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[7]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[6]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[5]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[4]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[3]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[2]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[1]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_5' as output for net 'NPC_DECODE_OUT[0]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[5]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[4]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[3]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[2]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[1]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_wr_0' as output for net 'REG_DELAY1[0]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[5]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[4]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[3]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[2]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[1]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_wr_1' as output for net 'REG_DELAY4[0]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MUX21_0' as output for net 'sig_wr_flush' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'FD_s_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_1' as output for net 'Q[31]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_2' as output for net 'Q[30]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_3' as output for net 'Q[29]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_4' as output for net 'Q[28]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_5' as output for net 'Q[27]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_6' as output for net 'Q[26]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_7' as output for net 'Q[25]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_8' as output for net 'Q[24]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_9' as output for net 'Q[23]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_10' as output for net 'Q[22]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_11' as output for net 'Q[21]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_12' as output for net 'Q[20]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_13' as output for net 'Q[19]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_14' as output for net 'Q[18]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_15' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_15' as output for net 'Q[17]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_16' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_16' as output for net 'Q[16]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_17' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_17' as output for net 'Q[15]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_18' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_18' as output for net 'Q[14]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_19' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_19' as output for net 'Q[13]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_20' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_20' as output for net 'Q[12]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_21' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_21' as output for net 'Q[11]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_22' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_22' as output for net 'Q[10]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_23' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_23' as output for net 'Q[9]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_24' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_24' as output for net 'Q[8]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_25' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_25' as output for net 'Q[7]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_26' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_26' as output for net 'Q[6]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_27' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_27' as output for net 'Q[5]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_28' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_28' as output for net 'Q[4]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_29' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_29' as output for net 'Q[3]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_30' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_30' as output for net 'Q[2]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_31' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_31' as output for net 'Q[1]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FD_s_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_0' as output for net 'Q[0]' in module 'reg_generic_N32'.
[07/12 19:14:10     32s] Cell 'FA_151' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_151' as output for net '\CTMP[9] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_152' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_152' as output for net '\CTMP[8] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_153' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_153' as output for net '\CTMP[7] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_154' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_154' as output for net '\CTMP[6] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_155' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_155' as output for net '\CTMP[5] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_156' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_156' as output for net '\CTMP[4] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_157' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_157' as output for net '\CTMP[3] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_129' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_129' as output for net '\CTMP[31] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_130' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_130' as output for net '\CTMP[30] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_158' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_158' as output for net '\CTMP[2] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_131' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_131' as output for net '\CTMP[29] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_132' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_132' as output for net '\CTMP[28] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_133' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_133' as output for net '\CTMP[27] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_134' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_134' as output for net '\CTMP[26] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_135' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_135' as output for net '\CTMP[25] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_136' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_136' as output for net '\CTMP[24] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_137' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_137' as output for net '\CTMP[23] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_138' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_138' as output for net '\CTMP[22] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_139' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_139' as output for net '\CTMP[21] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_140' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_140' as output for net '\CTMP[20] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_159' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_159' as output for net '\CTMP[1] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_141' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_141' as output for net '\CTMP[19] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_142' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_142' as output for net '\CTMP[18] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_143' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_143' as output for net '\CTMP[17] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_144' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_144' as output for net '\CTMP[16] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_145' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_145' as output for net '\CTMP[15] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_146' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_146' as output for net '\CTMP[14] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_147' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_147' as output for net '\CTMP[13] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_148' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_148' as output for net '\CTMP[12] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_149' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_149' as output for net '\CTMP[11] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_150' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_150' as output for net '\CTMP[10] ' in module 'rca_N32'.
[07/12 19:14:10     32s] Cell 'FA_180' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_180' as output for net '\CTMP[9] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_181' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_181' as output for net '\CTMP[8] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_182' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_182' as output for net '\CTMP[7] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_183' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_183' as output for net '\CTMP[6] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_184' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_184' as output for net '\CTMP[5] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_185' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_185' as output for net '\CTMP[4] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_186' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_186' as output for net '\CTMP[3] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_187' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_187' as output for net '\CTMP[2] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_160' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_160' as output for net '\CTMP[29] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_161' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_161' as output for net '\CTMP[28] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_162' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_162' as output for net '\CTMP[27] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_163' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_163' as output for net '\CTMP[26] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_164' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_164' as output for net '\CTMP[25] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_165' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_165' as output for net '\CTMP[24] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_166' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_166' as output for net '\CTMP[23] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_167' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_167' as output for net '\CTMP[22] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_168' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_168' as output for net '\CTMP[21] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_169' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_169' as output for net '\CTMP[20] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_188' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_188' as output for net '\CTMP[1] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_170' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_170' as output for net '\CTMP[19] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_171' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_171' as output for net '\CTMP[18] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_172' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_172' as output for net '\CTMP[17] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_173' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_173' as output for net '\CTMP[16] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_174' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_174' as output for net '\CTMP[15] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_175' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_175' as output for net '\CTMP[14] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_176' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_176' as output for net '\CTMP[13] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_177' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_177' as output for net '\CTMP[12] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_178' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_178' as output for net '\CTMP[11] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_179' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_179' as output for net '\CTMP[10] ' in module 'rca_N30'.
[07/12 19:14:10     32s] Cell 'FA_207' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_207' as output for net '\CTMP[9] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_208' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_208' as output for net '\CTMP[8] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_209' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_209' as output for net '\CTMP[7] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_210' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_210' as output for net '\CTMP[6] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_211' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_211' as output for net '\CTMP[5] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_212' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_212' as output for net '\CTMP[4] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_213' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_213' as output for net '\CTMP[3] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_214' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_214' as output for net '\CTMP[2] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_189' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_189' as output for net '\CTMP[27] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_190' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_190' as output for net '\CTMP[26] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_191' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_191' as output for net '\CTMP[25] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_192' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_192' as output for net '\CTMP[24] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_193' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_193' as output for net '\CTMP[23] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_194' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_194' as output for net '\CTMP[22] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_195' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_195' as output for net '\CTMP[21] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_196' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_196' as output for net '\CTMP[20] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_215' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_215' as output for net '\CTMP[1] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_197' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_197' as output for net '\CTMP[19] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_198' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_198' as output for net '\CTMP[18] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_199' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_199' as output for net '\CTMP[17] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_200' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_200' as output for net '\CTMP[16] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_201' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_201' as output for net '\CTMP[15] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_202' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_202' as output for net '\CTMP[14] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_203' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_203' as output for net '\CTMP[13] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_204' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_204' as output for net '\CTMP[12] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_205' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_205' as output for net '\CTMP[11] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_206' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_206' as output for net '\CTMP[10] ' in module 'rca_N28'.
[07/12 19:14:10     32s] Cell 'FA_232' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_232' as output for net '\CTMP[9] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_233' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_233' as output for net '\CTMP[8] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_234' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_234' as output for net '\CTMP[7] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_235' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_235' as output for net '\CTMP[6] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_236' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_236' as output for net '\CTMP[5] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_237' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_237' as output for net '\CTMP[4] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_238' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_238' as output for net '\CTMP[3] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_239' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_239' as output for net '\CTMP[2] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_216' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_216' as output for net '\CTMP[25] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_217' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_217' as output for net '\CTMP[24] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_218' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_218' as output for net '\CTMP[23] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_219' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_219' as output for net '\CTMP[22] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_220' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_220' as output for net '\CTMP[21] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_221' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_221' as output for net '\CTMP[20] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_240' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_240' as output for net '\CTMP[1] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_222' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_222' as output for net '\CTMP[19] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_223' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_223' as output for net '\CTMP[18] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_224' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_224' as output for net '\CTMP[17] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_225' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_225' as output for net '\CTMP[16] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_226' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_226' as output for net '\CTMP[15] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_227' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_227' as output for net '\CTMP[14] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_228' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_228' as output for net '\CTMP[13] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_229' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_229' as output for net '\CTMP[12] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_230' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_230' as output for net '\CTMP[11] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_231' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_231' as output for net '\CTMP[10] ' in module 'rca_N26'.
[07/12 19:14:10     32s] Cell 'FA_255' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_255' as output for net '\CTMP[9] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_256' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_256' as output for net '\CTMP[8] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_257' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_257' as output for net '\CTMP[7] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_258' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_258' as output for net '\CTMP[6] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_259' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_259' as output for net '\CTMP[5] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_260' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_260' as output for net '\CTMP[4] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_261' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_261' as output for net '\CTMP[3] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_262' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_262' as output for net '\CTMP[2] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_241' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_241' as output for net '\CTMP[23] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_242' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_242' as output for net '\CTMP[22] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_243' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_243' as output for net '\CTMP[21] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_244' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_244' as output for net '\CTMP[20] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_263' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_263' as output for net '\CTMP[1] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_245' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_245' as output for net '\CTMP[19] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_246' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_246' as output for net '\CTMP[18] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_247' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_247' as output for net '\CTMP[17] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_248' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_248' as output for net '\CTMP[16] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_249' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_249' as output for net '\CTMP[15] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_250' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_250' as output for net '\CTMP[14] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_251' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_251' as output for net '\CTMP[13] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_252' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_252' as output for net '\CTMP[12] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_253' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_253' as output for net '\CTMP[11] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_254' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_254' as output for net '\CTMP[10] ' in module 'rca_N24'.
[07/12 19:14:10     32s] Cell 'FA_276' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_276' as output for net '\CTMP[9] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_277' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_277' as output for net '\CTMP[8] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_278' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_278' as output for net '\CTMP[7] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_279' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_279' as output for net '\CTMP[6] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_280' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_280' as output for net '\CTMP[5] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_281' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_281' as output for net '\CTMP[4] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_282' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_282' as output for net '\CTMP[3] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_283' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_283' as output for net '\CTMP[2] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_264' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_264' as output for net '\CTMP[21] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_265' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_265' as output for net '\CTMP[20] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_284' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_284' as output for net '\CTMP[1] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_266' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_266' as output for net '\CTMP[19] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_267' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_267' as output for net '\CTMP[18] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_268' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_268' as output for net '\CTMP[17] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_269' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_269' as output for net '\CTMP[16] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_270' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_270' as output for net '\CTMP[15] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_271' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_271' as output for net '\CTMP[14] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_272' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_272' as output for net '\CTMP[13] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_273' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_273' as output for net '\CTMP[12] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_274' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_274' as output for net '\CTMP[11] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_275' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_275' as output for net '\CTMP[10] ' in module 'rca_N22'.
[07/12 19:14:10     32s] Cell 'FA_295' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_295' as output for net '\CTMP[9] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_296' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_296' as output for net '\CTMP[8] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_297' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_297' as output for net '\CTMP[7] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_298' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_298' as output for net '\CTMP[6] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_299' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_299' as output for net '\CTMP[5] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_300' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_300' as output for net '\CTMP[4] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_301' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_301' as output for net '\CTMP[3] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_302' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_302' as output for net '\CTMP[2] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_303' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_303' as output for net '\CTMP[1] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_285' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_285' as output for net '\CTMP[19] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_286' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_286' as output for net '\CTMP[18] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_287' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_287' as output for net '\CTMP[17] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_288' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_288' as output for net '\CTMP[16] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_289' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_289' as output for net '\CTMP[15] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_290' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_290' as output for net '\CTMP[14] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_291' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_291' as output for net '\CTMP[13] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_292' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_292' as output for net '\CTMP[12] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_293' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_293' as output for net '\CTMP[11] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_294' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_294' as output for net '\CTMP[10] ' in module 'rca_N20'.
[07/12 19:14:10     32s] Cell 'FA_310' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_310' as output for net '\CTMP[9] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_311' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_311' as output for net '\CTMP[8] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_312' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_312' as output for net '\CTMP[7] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_313' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_313' as output for net '\CTMP[6] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_314' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_314' as output for net '\CTMP[5] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_315' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_315' as output for net '\CTMP[4] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_316' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_316' as output for net '\CTMP[3] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_317' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_317' as output for net '\CTMP[2] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_318' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_318' as output for net '\CTMP[1] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_304' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_304' as output for net '\CTMP[15] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_305' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_305' as output for net '\CTMP[14] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_306' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_306' as output for net '\CTMP[13] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_307' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_307' as output for net '\CTMP[12] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_308' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_308' as output for net '\CTMP[11] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'FA_309' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Ci' of cell 'FA_309' as output for net '\CTMP[10] ' in module 'rcas_N16'.
[07/12 19:14:10     32s] Cell 'NAND3_89' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_89' as output for net '\L3[9] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_93' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_93' as output for net '\L3[8] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_97' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_97' as output for net '\L3[7] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_101' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_101' as output for net '\L3[6] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_105' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_105' as output for net '\L3[5] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_109' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_109' as output for net '\L3[4] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_113' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_113' as output for net '\L3[3] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_1' as output for net '\L3[31] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_5' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_5' as output for net '\L3[30] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_117' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_117' as output for net '\L3[2] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_9' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_9' as output for net '\L3[29] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_13' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_13' as output for net '\L3[28] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_17' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_17' as output for net '\L3[27] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_21' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_21' as output for net '\L3[26] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_25' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_25' as output for net '\L3[25] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_29' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_29' as output for net '\L3[24] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_33' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_33' as output for net '\L3[23] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_37' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_37' as output for net '\L3[22] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_41' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_41' as output for net '\L3[21] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_45' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_45' as output for net '\L3[20] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_121' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_121' as output for net '\L3[1] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_49' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_49' as output for net '\L3[19] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_53' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_53' as output for net '\L3[18] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_57' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_57' as output for net '\L3[17] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_61' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_61' as output for net '\L3[16] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_65' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_65' as output for net '\L3[15] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_69' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_69' as output for net '\L3[14] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_73' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_73' as output for net '\L3[13] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_77' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_77' as output for net '\L3[12] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_81' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_81' as output for net '\L3[11] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_85' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_85' as output for net '\L3[10] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_125' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_125' as output for net '\L3[0] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_90' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_90' as output for net '\L2[9] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_94' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_94' as output for net '\L2[8] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_98' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_98' as output for net '\L2[7] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_102' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_102' as output for net '\L2[6] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_106' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_106' as output for net '\L2[5] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_110' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_110' as output for net '\L2[4] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_114' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_114' as output for net '\L2[3] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_2' as output for net '\L2[31] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_6' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_6' as output for net '\L2[30] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_118' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_118' as output for net '\L2[2] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_10' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_10' as output for net '\L2[29] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_14' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_14' as output for net '\L2[28] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_18' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_18' as output for net '\L2[27] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_22' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_22' as output for net '\L2[26] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_26' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_26' as output for net '\L2[25] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_30' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_30' as output for net '\L2[24] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_34' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_34' as output for net '\L2[23] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_38' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_38' as output for net '\L2[22] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_42' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_42' as output for net '\L2[21] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_46' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_46' as output for net '\L2[20] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_122' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_122' as output for net '\L2[1] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_50' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_50' as output for net '\L2[19] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_54' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_54' as output for net '\L2[18] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_58' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_58' as output for net '\L2[17] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_62' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_62' as output for net '\L2[16] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_66' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_66' as output for net '\L2[15] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_70' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_70' as output for net '\L2[14] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_74' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_74' as output for net '\L2[13] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_78' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_78' as output for net '\L2[12] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_82' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_82' as output for net '\L2[11] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_86' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_86' as output for net '\L2[10] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_126' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_126' as output for net '\L2[0] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_91' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_91' as output for net '\L1[9] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_95' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_95' as output for net '\L1[8] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_99' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_99' as output for net '\L1[7] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_103' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_103' as output for net '\L1[6] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_107' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_107' as output for net '\L1[5] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_111' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_111' as output for net '\L1[4] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_115' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_115' as output for net '\L1[3] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_3' as output for net '\L1[31] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_7' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_7' as output for net '\L1[30] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_119' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_119' as output for net '\L1[2] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_11' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_11' as output for net '\L1[29] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_15' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_15' as output for net '\L1[28] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_19' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_19' as output for net '\L1[27] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_23' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_23' as output for net '\L1[26] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_27' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_27' as output for net '\L1[25] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_31' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_31' as output for net '\L1[24] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_35' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_35' as output for net '\L1[23] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_39' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_39' as output for net '\L1[22] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_43' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_43' as output for net '\L1[21] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_47' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_47' as output for net '\L1[20] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_123' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_123' as output for net '\L1[1] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_51' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_51' as output for net '\L1[19] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_55' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_55' as output for net '\L1[18] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_59' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_59' as output for net '\L1[17] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_63' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_63' as output for net '\L1[16] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_67' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_67' as output for net '\L1[15] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_71' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_71' as output for net '\L1[14] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_75' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_75' as output for net '\L1[13] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_79' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_79' as output for net '\L1[12] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_83' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_83' as output for net '\L1[11] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_87' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_87' as output for net '\L1[10] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_127' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_127' as output for net '\L1[0] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_92' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_92' as output for net '\L0[9] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_96' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_96' as output for net '\L0[8] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_100' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_100' as output for net '\L0[7] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_104' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_104' as output for net '\L0[6] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_108' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_108' as output for net '\L0[5] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_112' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_112' as output for net '\L0[4] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_116' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_116' as output for net '\L0[3] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_4' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_4' as output for net '\L0[31] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_8' as output for net '\L0[30] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_120' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_120' as output for net '\L0[2] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_12' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_12' as output for net '\L0[29] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_16' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_16' as output for net '\L0[28] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_20' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_20' as output for net '\L0[27] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_24' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_24' as output for net '\L0[26] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_28' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_28' as output for net '\L0[25] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_32' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_32' as output for net '\L0[24] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_36' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_36' as output for net '\L0[23] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_40' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_40' as output for net '\L0[22] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_44' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_44' as output for net '\L0[21] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_48' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_48' as output for net '\L0[20] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_124' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_124' as output for net '\L0[1] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_52' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_52' as output for net '\L0[19] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_56' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_56' as output for net '\L0[18] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_60' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_60' as output for net '\L0[17] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_64' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_64' as output for net '\L0[16] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_68' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_68' as output for net '\L0[15] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_72' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_72' as output for net '\L0[14] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_76' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_76' as output for net '\L0[13] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_80' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_80' as output for net '\L0[12] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_84' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_84' as output for net '\L0[11] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_88' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_88' as output for net '\L0[10] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'NAND3_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3_0' as output for net '\L0[0] ' in module 'Logic_Unit_N32'.
[07/12 19:14:10     32s] Cell 'MUX21_1' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'SEL' of cell 'MUX21_1' as output for net 'sig_fd_2' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'FD_s_321' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_321' as output for net 'sig_fd_1' in module 'mem_access_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[9] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[8] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[7] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[6] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[5] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[4] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[3] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[31] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[30] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[2] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[29] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[28] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[27] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[26] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[25] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[24] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[23] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[22] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[21] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[20] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[1] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[19] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[18] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[17] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[16] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[15] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[14] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[13] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[12] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[11] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[10] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_3' as output for net '\sig_mux_imm_4[0] ' in module 'execute_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[5]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[4]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[3]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[2]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[1]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_3' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_wr_3' as output for net 'REG_DELAY2[0]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[5]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[4]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[3]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[2]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[1]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_wr_2' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_wr_2' as output for net 'REG_DELAY3[0]' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX41_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MUX41_0' as output for net 'FLUSH' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[9]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[9] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[8]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[8] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[7]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[7] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[6]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[6] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[5]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[5] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[4]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[4] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[3]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[3] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[31]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[31] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[30]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[30] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[2]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[2] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[29]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[29] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[28]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[28] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[27]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[27] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[26]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[26] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[25]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[25] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[24]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[24] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[23]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[23] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[22]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[22] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[21]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[21] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[20]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[20] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[1]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[1] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[19]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[19] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[18]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[18] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[17]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[17] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[16]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[16] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[15]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[15] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[14]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[14] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[13]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[13] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[12]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[12] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[11]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[11] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[10]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[10] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'reg_generic_N32_8' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q[0]' of cell 'reg_generic_N32_8' as output for net '\sig_npc[0] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'SEL' of cell 'MUX21_0' as output for net 'sig_fd_4' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'FD_s_323' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_323' as output for net 'sig_fd_3' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'FD_s_324' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_324' as output for net 'sig_fd_2' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'FD_s_325' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Q' of cell 'FD_s_325' as output for net 'sig_fd_1' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[9] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[8] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[7] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[6] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[5] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[4] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[3] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[31] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[30] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[2] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[29] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[28] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[27] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[26] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[25] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[24] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[23] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[22] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[21] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[20] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[1] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[19] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[18] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[17] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[16] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[15] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[14] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[13] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[12] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[11] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[10] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'MUX21_GENERIC_N32_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'MUX21_GENERIC_N32_0' as output for net '\mux_imm_out[0] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[9]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[9] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[8]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[8] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[7]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[7] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[6]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[6] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[5]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[5] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[4]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[4] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[3]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[3] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[31]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[31] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[30]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[30] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[2]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[2] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[29]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[29] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[28]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[28] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[27]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[27] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[26]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[26] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[25]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[25] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[24]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[24] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[23]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[23] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[22]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[22] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[21]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[21] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[20]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[20] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[1]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[1] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[19]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[19] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[18]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[18] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[17]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[17] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[16]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[16] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[15]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[15] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[14]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[14] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[13]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[13] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[12]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[12] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[11]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[11] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[10]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[10] ' in module 'decode_stage'.
[07/12 19:14:10     32s] Cell 'P4adder_N32_M4_0' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y[0]' of cell 'P4adder_N32_M4_0' as output for net '\addJ_out[0] ' in module 'decode_stage'.
[07/12 19:14:10     32s] 460 empty module found.
[07/12 19:14:10     32s] Starting recursive module instantiation check.
[07/12 19:14:10     32s] No recursion found.
[07/12 19:14:10     32s] Term dir updated for 0 vinsts of 460 cells.
[07/12 19:14:10     32s] Building hierarchical netlist for Cell top_entity ...
[07/12 19:14:10     33s] *** Netlist is unique.
[07/12 19:14:10     33s] ** info: there are 640 modules.
[07/12 19:14:10     33s] ** info: there are 14703 stdCell insts.
[07/12 19:14:10     33s] 
[07/12 19:14:10     33s] *** Memory Usage v#1 (Current mem = 577.492M, initial mem = 183.457M) ***
[07/12 19:14:11     33s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[07/12 19:14:11     33s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[07/12 19:14:11     33s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[07/12 19:14:11     33s] Set Default Net Delay as 1000 ps.
[07/12 19:14:11     33s] Set Default Net Load as 0.5 pF. 
[07/12 19:14:11     33s] Set Default Input Pin Transition as 0.1 ps.
[07/12 19:14:11     33s] Extraction setup Delayed 
[07/12 19:14:11     33s] *Info: initialize multi-corner CTS.
[07/12 19:14:11     33s] Reading timing constraints file 'top_entity.sdc' ...
[07/12 19:14:11     33s] Current (total cpu=0:00:33.9, real=0:00:50.0, peak res=583.4M, current mem=583.4M)
[07/12 19:14:11     33s] INFO (CTE): Constraints read successfully.
[07/12 19:14:12     34s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=592.0M, current mem=592.0M)
[07/12 19:14:12     34s] Current (total cpu=0:00:34.1, real=0:00:51.0, peak res=592.0M, current mem=592.0M)
[07/12 19:14:12     34s] Creating Cell Server ...(0, 1, 1, 1)
[07/12 19:14:12     34s] Summary for sequential cells identification: 
[07/12 19:14:12     34s]   Identified SBFF number: 16
[07/12 19:14:12     34s]   Identified MBFF number: 0
[07/12 19:14:12     34s]   Identified SB Latch number: 0
[07/12 19:14:12     34s]   Identified MB Latch number: 0
[07/12 19:14:12     34s]   Not identified SBFF number: 0
[07/12 19:14:12     34s]   Not identified MBFF number: 0
[07/12 19:14:12     34s]   Not identified SB Latch number: 0
[07/12 19:14:12     34s]   Not identified MB Latch number: 0
[07/12 19:14:12     34s]   Number of sequential cells which are not FFs: 13
[07/12 19:14:12     34s] Total number of combinational cells: 99
[07/12 19:14:12     34s] Total number of sequential cells: 29
[07/12 19:14:12     34s] Total number of tristate cells: 6
[07/12 19:14:12     34s] Total number of level shifter cells: 0
[07/12 19:14:12     34s] Total number of power gating cells: 0
[07/12 19:14:12     34s] Total number of isolation cells: 0
[07/12 19:14:12     34s] Total number of power switch cells: 0
[07/12 19:14:12     34s] Total number of pulse generator cells: 0
[07/12 19:14:12     34s] Total number of always on buffers: 0
[07/12 19:14:12     34s] Total number of retention cells: 0
[07/12 19:14:12     34s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[07/12 19:14:12     34s] Total number of usable buffers: 9
[07/12 19:14:12     34s] List of unusable buffers:
[07/12 19:14:12     34s] Total number of unusable buffers: 0
[07/12 19:14:12     34s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[07/12 19:14:12     34s] Total number of usable inverters: 6
[07/12 19:14:12     34s] List of unusable inverters:
[07/12 19:14:12     34s] Total number of unusable inverters: 0
[07/12 19:14:12     34s] List of identified usable delay cells:
[07/12 19:14:12     34s] Total number of identified usable delay cells: 0
[07/12 19:14:12     34s] List of identified unusable delay cells:
[07/12 19:14:12     34s] Total number of identified unusable delay cells: 0
[07/12 19:14:12     34s] Creating Cell Server, finished. 
[07/12 19:14:12     34s] 
[07/12 19:14:12     34s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[07/12 19:14:12     34s] Deleting Cell Server ...
[07/12 19:14:12     34s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[07/12 19:14:12     34s] Extraction setup Started 
[07/12 19:14:12     34s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/12 19:14:12     34s] Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[07/12 19:14:12     34s] Cap table was created using Encounter 08.10-p004_1.
[07/12 19:14:12     34s] Process name: master_techFreePDK45.
[07/12 19:14:12     34s] Importing multi-corner RC tables ... 
[07/12 19:14:12     34s] Summary of Active RC-Corners : 
[07/12 19:14:12     34s]  
[07/12 19:14:12     34s]  Analysis View: default
[07/12 19:14:12     34s]     RC-Corner Name        : standard
[07/12 19:14:12     34s]     RC-Corner Index       : 0
[07/12 19:14:12     34s]     RC-Corner Temperature : 300 Celsius
[07/12 19:14:12     34s]     RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[07/12 19:14:12     34s]     RC-Corner PreRoute Res Factor         : 1
[07/12 19:14:12     34s]     RC-Corner PreRoute Cap Factor         : 1
[07/12 19:14:12     34s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/12 19:14:12     34s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/12 19:14:12     34s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/12 19:14:12     34s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/12 19:14:12     34s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/12 19:14:12     34s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/12 19:14:12     34s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/12 19:14:12     34s] 
[07/12 19:14:12     34s] *** Summary of all messages that are not suppressed in this session:
[07/12 19:14:12     34s] Severity  ID               Count  Summary                                  
[07/12 19:14:12     34s] WARNING   IMPVL-346          460  Module '%s' is instantiated in the netli...
[07/12 19:14:12     34s] WARNING   IMPDB-2504         460  Cell '%s' is instantiated in the Verilog...
[07/12 19:14:12     34s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[07/12 19:14:12     34s] *** Message Summary: 940 warning(s), 0 error(s)
[07/12 19:14:12     34s] 
[07/12 19:14:19     34s] <CMD> getIoFlowFlag
[07/12 19:15:48     35s] <CMD> setIoFlowFlag 0
[07/12 19:15:48     35s] <CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.6 5.0 5.0 5.0 5.0
[07/12 19:15:48     35s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[07/12 19:15:48     35s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[07/12 19:15:48     35s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[07/12 19:15:48     35s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[07/12 19:15:48     35s] <CMD> uiSetTool select
[07/12 19:15:48     35s] <CMD> getIoFlowFlag
[07/12 19:15:48     35s] <CMD> fit
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingLayers {}
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingLayers {}
[07/12 19:16:00     36s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeRingLayers {}
[07/12 19:16:00     36s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 19:16:00     36s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 19:17:40     37s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[07/12 19:17:40     37s] The ring targets are set to core/block ring wires.
[07/12 19:17:40     37s] addRing command will consider rows while creating rings.
[07/12 19:17:40     37s] addRing command will disallow rings to go over rows.
[07/12 19:17:40     37s] addRing command will ignore shorts while creating rings.
[07/12 19:17:40     37s] <CMD> addRing -nets {vdd gnd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[07/12 19:17:40     37s] 
[07/12 19:17:40     37s] Ring generation is complete.
[07/12 19:17:40     37s] vias are now being generated.
[07/12 19:17:40     37s] addRing created 8 wires.
[07/12 19:17:40     37s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[07/12 19:17:40     37s] +--------+----------------+----------------+
[07/12 19:17:40     37s] |  Layer |     Created    |     Deleted    |
[07/12 19:17:40     37s] +--------+----------------+----------------+
[07/12 19:17:40     37s] | metal9 |        4       |       NA       |
[07/12 19:17:40     37s] |  via9  |        8       |        0       |
[07/12 19:17:40     37s] | metal10|        4       |       NA       |
[07/12 19:17:40     37s] +--------+----------------+----------------+
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingLayers {}
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingLayers {}
[07/12 19:17:53     38s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingOffset 1.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingThreshold 1.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeRingLayers {}
[07/12 19:17:53     38s] <CMD> set sprCreateIeStripeWidth 10.0
[07/12 19:17:53     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[07/12 19:19:08     39s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[07/12 19:19:08     39s] addStripe will allow jog to connect padcore ring and block ring.
[07/12 19:19:08     39s] Stripes will stop at the boundary of the specified area.
[07/12 19:19:08     39s] When breaking rings, the power planner will consider the existence of blocks.
[07/12 19:19:08     39s] Stripes will not extend to closest target.
[07/12 19:19:08     39s] The power planner will set stripe antenna targets to none (no trimming allowed).
[07/12 19:19:08     39s] Stripes will not be created over regions without power planning wires.
[07/12 19:19:08     39s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[07/12 19:19:08     39s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[07/12 19:19:08     39s] AddStripe segment minimum length set to 1
[07/12 19:19:08     39s] Offset for stripe breaking is set to 0.
[07/12 19:19:08     39s] <CMD> addStripe -nets {gnd vdd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[07/12 19:19:08     39s] 
[07/12 19:19:08     39s] Starting stripe generation ...
[07/12 19:19:08     39s] Non-Default Mode Option Settings :
[07/12 19:19:08     39s]   NONE
[07/12 19:19:08     39s] Stripe generation is complete.
[07/12 19:19:08     39s] vias are now being generated.
[07/12 19:19:08     39s] addStripe created 22 wires.
[07/12 19:19:08     39s] ViaGen created 44 vias, deleted 0 via to avoid violation.
[07/12 19:19:08     39s] +--------+----------------+----------------+
[07/12 19:19:08     39s] |  Layer |     Created    |     Deleted    |
[07/12 19:19:08     39s] +--------+----------------+----------------+
[07/12 19:19:08     39s] |  via9  |       44       |        0       |
[07/12 19:19:08     39s] | metal10|       22       |       NA       |
[07/12 19:19:08     39s] +--------+----------------+----------------+
[07/12 19:19:37     40s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[07/12 19:19:37     40s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { gnd vdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[07/12 19:19:37     40s] *** Begin SPECIAL ROUTE on Thu Jul 12 19:19:37 2018 ***
[07/12 19:19:37     40s] SPECIAL ROUTE ran on directory: /home/ms18.24/layout
[07/12 19:19:37     40s] SPECIAL ROUTE ran on machine: microelnsys (Linux 2.6.18-410.el5 x86_64 1.99Ghz)
[07/12 19:19:37     40s] 
[07/12 19:19:37     40s] Begin option processing ...
[07/12 19:19:37     40s] srouteConnectPowerBump set to false
[07/12 19:19:37     40s] routeSelectNet set to "gnd vdd"
[07/12 19:19:37     40s] routeSpecial set to true
[07/12 19:19:37     40s] srouteBlockPin set to "useLef"
[07/12 19:19:37     40s] srouteBottomLayerLimit set to 1
[07/12 19:19:37     40s] srouteBottomTargetLayerLimit set to 1
[07/12 19:19:37     40s] srouteConnectConverterPin set to false
[07/12 19:19:37     40s] srouteCrossoverViaBottomLayer set to 1
[07/12 19:19:37     40s] srouteCrossoverViaTopLayer set to 10
[07/12 19:19:37     40s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[07/12 19:19:37     40s] srouteFollowCorePinEnd set to 3
[07/12 19:19:37     40s] srouteJogControl set to "preferWithChanges differentLayer"
[07/12 19:19:37     40s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[07/12 19:19:37     40s] sroutePadPinAllPorts set to true
[07/12 19:19:37     40s] sroutePreserveExistingRoutes set to true
[07/12 19:19:37     40s] srouteRoutePowerBarPortOnBothDir set to true
[07/12 19:19:37     40s] srouteStopBlockPin set to "nearestTarget"
[07/12 19:19:37     40s] srouteTopLayerLimit set to 10
[07/12 19:19:37     40s] srouteTopTargetLayerLimit set to 10
[07/12 19:19:37     40s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1590.00 megs.
[07/12 19:19:37     40s] 
[07/12 19:19:37     40s] Reading DB technology information...
[07/12 19:19:37     40s] Finished reading DB technology information.
[07/12 19:19:37     40s] Reading floorplan and netlist information...
[07/12 19:19:37     40s] Finished reading floorplan and netlist information.
[07/12 19:19:37     40s] Read in 20 layers, 10 routing layers, 1 overlap layer
[07/12 19:19:37     40s] Read in 134 macros, 35 used
[07/12 19:19:37     40s] Read in 35 components
[07/12 19:19:37     40s]   35 core components: 35 unplaced, 0 placed, 0 fixed
[07/12 19:19:37     40s] Read in 66 logical pins
[07/12 19:19:37     40s] Read in 66 nets
[07/12 19:19:37     40s] Read in 2 special nets, 2 routed
[07/12 19:19:37     40s] 2 nets selected.
[07/12 19:19:37     40s] 
[07/12 19:19:37     40s] Begin power routing ...
[07/12 19:19:37     40s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[07/12 19:19:37     40s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[07/12 19:19:37     40s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[07/12 19:19:37     40s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[07/12 19:19:37     40s] Type 'man IMPSR-1256' for more detail.
[07/12 19:19:37     40s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/12 19:19:37     40s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[07/12 19:19:37     40s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[07/12 19:19:37     40s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[07/12 19:19:37     40s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[07/12 19:19:37     40s] Type 'man IMPSR-1256' for more detail.
[07/12 19:19:37     40s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[07/12 19:19:37     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[07/12 19:19:37     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[07/12 19:19:37     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[07/12 19:19:37     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[07/12 19:19:37     40s] CPU time for FollowPin 0 seconds
[07/12 19:19:37     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[07/12 19:19:37     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[07/12 19:19:37     40s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[07/12 19:19:37     40s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[07/12 19:19:37     40s] CPU time for FollowPin 0 seconds
[07/12 19:19:37     41s]   Number of IO ports routed: 0
[07/12 19:19:37     41s]   Number of Block ports routed: 0
[07/12 19:19:37     41s]   Number of Stripe ports routed: 0
[07/12 19:19:37     41s]   Number of Core ports routed: 326
[07/12 19:19:37     41s]   Number of Pad ports routed: 0
[07/12 19:19:37     41s]   Number of Power Bump ports routed: 0
[07/12 19:19:37     41s]   Number of Followpin connections: 163
[07/12 19:19:37     41s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1601.00 megs.
[07/12 19:19:37     41s] 
[07/12 19:19:37     41s] 
[07/12 19:19:37     41s] 
[07/12 19:19:37     41s]  Begin updating DB with routing results ...
[07/12 19:19:37     41s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[07/12 19:19:37     41s] Pin and blockage extraction finished
[07/12 19:19:37     41s] 
[07/12 19:19:37     41s] sroute created 489 wires.
[07/12 19:19:37     41s] ViaGen created 2934 vias, deleted 0 via to avoid violation.
[07/12 19:19:37     41s] +--------+----------------+----------------+
[07/12 19:19:37     41s] |  Layer |     Created    |     Deleted    |
[07/12 19:19:37     41s] +--------+----------------+----------------+
[07/12 19:19:37     41s] | metal1 |       489      |       NA       |
[07/12 19:19:37     41s] |  via1  |       326      |        0       |
[07/12 19:19:37     41s] |  via2  |       326      |        0       |
[07/12 19:19:37     41s] |  via3  |       326      |        0       |
[07/12 19:19:37     41s] |  via4  |       326      |        0       |
[07/12 19:19:37     41s] |  via5  |       326      |        0       |
[07/12 19:19:37     41s] |  via6  |       326      |        0       |
[07/12 19:19:37     41s] |  via7  |       326      |        0       |
[07/12 19:19:37     41s] |  via8  |       326      |        0       |
[07/12 19:19:37     41s] |  via9  |       326      |        0       |
[07/12 19:19:37     41s] +--------+----------------+----------------+
[07/12 19:19:52     41s] <CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
[07/12 19:20:06     41s] <CMD> setPlaceMode -fp false
[07/12 19:20:06     41s] <CMD> placeDesign
[07/12 19:20:06     41s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3742, percentage of missing scan cell = 0.00% (0 / 3742)
[07/12 19:20:06     42s] *** Starting placeDesign default flow ***
[07/12 19:20:06     42s] *** Start deleteBufferTree ***
[07/12 19:20:07     43s] Info: Detect buffers to remove automatically.
[07/12 19:20:07     43s] Analyzing netlist ...
[07/12 19:20:08     43s] Updating netlist
[07/12 19:20:08     44s] AAE DB initialization (MEM=895.832 CPU=0:00:00.2 REAL=0:00:00.0) 
[07/12 19:20:08     44s] siFlow : Timing analysis mode is single, using late cdB files
[07/12 19:20:08     44s] Start AAE Lib Loading. (MEM=895.832)
[07/12 19:20:08     44s] End AAE Lib Loading. (MEM=1097.11 CPU=0:00:00.0 Real=0:00:00.0)
[07/12 19:20:09     44s] 
[07/12 19:20:09     45s] *summary: 1909 instances (buffers/inverters) removed
[07/12 19:20:09     45s] *** Finish deleteBufferTree (0:00:02.9) ***
[07/12 19:20:09     45s] **INFO: Enable pre-place timing setting for timing analysis
[07/12 19:20:09     45s] Set Using Default Delay Limit as 101.
[07/12 19:20:09     45s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[07/12 19:20:09     45s] Set Default Net Delay as 0 ps.
[07/12 19:20:09     45s] Set Default Net Load as 0 pF. 
[07/12 19:20:09     45s] **INFO: Analyzing IO path groups for slack adjustment
[07/12 19:20:11     46s] Effort level <high> specified for reg2reg_tmp.16285 path_group
[07/12 19:20:11     46s] #################################################################################
[07/12 19:20:11     46s] # Design Stage: PreRoute
[07/12 19:20:11     46s] # Design Name: top_entity
[07/12 19:20:11     46s] # Design Mode: 90nm
[07/12 19:20:11     46s] # Analysis Mode: MMMC Non-OCV 
[07/12 19:20:11     46s] # Parasitics Mode: No SPEF/RCDB
[07/12 19:20:11     46s] # Signoff Settings: SI Off 
[07/12 19:20:11     46s] #################################################################################
[07/12 19:20:11     46s] Calculate delays in Single mode...
[07/12 19:20:11     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 1103.1M, InitMEM = 1103.1M)
[07/12 19:20:11     46s] Start delay calculation (fullDC) (1 T). (MEM=1103.13)
[07/12 19:20:11     47s] End AAE Lib Interpolated Model. (MEM=1119.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:20:12     47s] First Iteration Infinite Tw... 
[07/12 19:20:22     57s] Total number of fetched objects 16581
[07/12 19:20:22     57s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 19:20:22     57s] End delay calculation. (MEM=1159.64 CPU=0:00:09.4 REAL=0:00:10.0)
[07/12 19:20:22     58s] End delay calculation (fullDC). (MEM=1062.27 CPU=0:00:11.2 REAL=0:00:11.0)
[07/12 19:20:22     58s] *** CDM Built up (cpu=0:00:11.4  real=0:00:11.0  mem= 1062.3M) ***
[07/12 19:20:23     59s] **INFO: Disable pre-place timing setting for timing analysis
[07/12 19:20:24     59s] Set Using Default Delay Limit as 1000.
[07/12 19:20:24     59s] Set Default Net Delay as 1000 ps.
[07/12 19:20:24     59s] Set Default Net Load as 0.5 pF. 
[07/12 19:20:24     59s] **INFO: Pre-place timing setting for timing analysis already disabled
[07/12 19:20:24     59s] Deleted 0 physical inst  (cell - / prefix -).
[07/12 19:20:24     59s] *** Starting "NanoPlace(TM) placement v#10 (mem=1047.9M)" ...
[07/12 19:20:24     59s] total jobs 1303
[07/12 19:20:24     59s] multi thread init TemplateIndex for each ta. thread num 1
[07/12 19:20:24     59s] Wait...
[07/12 19:20:25     60s] *** Build Buffered Sizing Timing Model
[07/12 19:20:25     60s] (cpu=0:00:00.9 mem=1057.9M) ***
[07/12 19:20:25     60s] *** Build Virtual Sizing Timing Model
[07/12 19:20:25     60s] (cpu=0:00:01.0 mem=1057.9M) ***
[07/12 19:20:25     60s] No user setting net weight.
[07/12 19:20:25     60s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[07/12 19:20:25     60s] Scan chains were not defined.
[07/12 19:20:25     60s] #std cell=12806 (0 fixed + 12806 movable) #block=0 (0 floating + 0 preplaced)
[07/12 19:20:25     60s] #ioInst=0 #net=14294 #term=56101 #term/net=3.92, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=64
[07/12 19:20:25     60s] stdCell: 12806 single + 0 double + 0 multi
[07/12 19:20:25     60s] Total standard cell length = 21.0655 (mm), area = 0.0295 (mm^2)
[07/12 19:20:25     60s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 19:20:25     60s] Estimated cell power/ground rail width = 0.197 um
[07/12 19:20:25     60s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 19:20:25     60s] Apply auto density screen in pre-place stage.
[07/12 19:20:25     60s] Auto density screen increases utilization from 0.571 to 0.571
[07/12 19:20:25     60s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1057.9M
[07/12 19:20:25     60s] Average module density = 0.571.
[07/12 19:20:25     60s] Density for the design = 0.571.
[07/12 19:20:25     60s]        = stdcell_area 110871 sites (29492 um^2) / alloc_area 194076 sites (51624 um^2).
[07/12 19:20:25     60s] Pin Density = 0.2891.
[07/12 19:20:25     60s]             = total # of pins 56101 / total area 194076.
[07/12 19:20:25     61s] Initial padding reaches pin density 0.463 for top
[07/12 19:20:25     61s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 4747.200
[07/12 19:20:25     61s] Initial padding increases density from 0.571 to 0.926 for top
[07/12 19:20:25     61s] === lastAutoLevel = 9 
[07/12 19:20:25     61s] [adp] 0:1:0:1
[07/12 19:20:32     67s] Clock gating cells determined by native netlist tracing.
[07/12 19:20:32     67s] Effort level <high> specified for reg2reg path_group
[07/12 19:20:35     70s] Iteration  1: Total net bbox = 2.008e-08 (5.52e-09 1.46e-08)
[07/12 19:20:35     70s]               Est.  stn bbox = 2.102e-08 (5.76e-09 1.53e-08)
[07/12 19:20:35     70s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1053.7M
[07/12 19:20:35     70s] Iteration  2: Total net bbox = 2.008e-08 (5.52e-09 1.46e-08)
[07/12 19:20:35     70s]               Est.  stn bbox = 2.102e-08 (5.76e-09 1.53e-08)
[07/12 19:20:35     70s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1054.7M
[07/12 19:20:35     70s] exp_mt_sequential is set from setPlaceMode option to 1
[07/12 19:20:35     70s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[07/12 19:20:35     70s] place_exp_mt_interval set to default 32
[07/12 19:20:35     70s] place_exp_mt_interval_bias (first half) set to default 0.750000
[07/12 19:20:36     71s] Iteration  3: Total net bbox = 1.745e+02 (9.45e+01 8.01e+01)
[07/12 19:20:36     71s]               Est.  stn bbox = 2.497e+02 (1.35e+02 1.15e+02)
[07/12 19:20:36     71s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1073.7M
[07/12 19:20:36     71s] Total number of setup views is 1.
[07/12 19:20:36     71s] Total number of active setup views is 1.
[07/12 19:20:36     71s] Active setup views:
[07/12 19:20:36     71s]     default
[07/12 19:20:43     77s] Iteration  4: Total net bbox = 5.430e+04 (4.03e+04 1.40e+04)
[07/12 19:20:43     77s]               Est.  stn bbox = 8.377e+04 (6.18e+04 2.20e+04)
[07/12 19:20:43     77s]               cpu = 0:00:06.6 real = 0:00:07.0 mem = 1073.7M
[07/12 19:20:51     85s] Iteration  5: Total net bbox = 9.152e+04 (5.27e+04 3.88e+04)
[07/12 19:20:51     85s]               Est.  stn bbox = 1.378e+05 (8.16e+04 5.62e+04)
[07/12 19:20:51     85s]               cpu = 0:00:07.9 real = 0:00:08.0 mem = 1073.7M
[07/12 19:21:01     95s] Iteration  6: Total net bbox = 1.173e+05 (6.20e+04 5.53e+04)
[07/12 19:21:01     95s]               Est.  stn bbox = 1.727e+05 (9.60e+04 7.67e+04)
[07/12 19:21:01     95s]               cpu = 0:00:09.3 real = 0:00:09.0 mem = 1077.7M
[07/12 19:21:01     95s] Starting Early Global Route rough congestion estimation: mem = 1077.7M
[07/12 19:21:01     95s] (I)       Reading DB...
[07/12 19:21:01     95s] (I)       before initializing RouteDB syMemory usage = 1080.7 MB
[07/12 19:21:01     95s] (I)       congestionReportName   : 
[07/12 19:21:01     95s] (I)       layerRangeFor2DCongestion : 
[07/12 19:21:01     95s] (I)       buildTerm2TermWires    : 1
[07/12 19:21:01     95s] (I)       doTrackAssignment      : 1
[07/12 19:21:01     95s] (I)       dumpBookshelfFiles     : 0
[07/12 19:21:01     95s] (I)       numThreads             : 1
[07/12 19:21:01     95s] (I)       bufferingAwareRouting  : false
[07/12 19:21:01     95s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 19:21:01     95s] (I)       honorPin               : false
[07/12 19:21:01     95s] (I)       honorPinGuide          : true
[07/12 19:21:01     95s] (I)       honorPartition         : false
[07/12 19:21:01     95s] (I)       allowPartitionCrossover: false
[07/12 19:21:01     95s] (I)       honorSingleEntry       : true
[07/12 19:21:01     95s] (I)       honorSingleEntryStrong : true
[07/12 19:21:01     95s] (I)       handleViaSpacingRule   : false
[07/12 19:21:01     95s] (I)       handleEolSpacingRule   : false
[07/12 19:21:01     95s] (I)       PDConstraint           : none
[07/12 19:21:01     95s] (I)       expBetterNDRHandling   : false
[07/12 19:21:01     95s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 19:21:01     95s] (I)       routingEffortLevel     : 3
[07/12 19:21:01     95s] (I)       effortLevel            : standard
[07/12 19:21:01     95s] [NR-eGR] minRouteLayer          : 2
[07/12 19:21:01     95s] [NR-eGR] maxRouteLayer          : 127
[07/12 19:21:01     95s] (I)       relaxedTopLayerCeiling : 127
[07/12 19:21:01     95s] (I)       relaxedBottomLayerFloor: 2
[07/12 19:21:01     95s] (I)       numRowsPerGCell        : 11
[07/12 19:21:01     95s] (I)       speedUpLargeDesign     : 0
[07/12 19:21:01     95s] (I)       multiThreadingTA       : 1
[07/12 19:21:01     95s] (I)       blkAwareLayerSwitching : 1
[07/12 19:21:01     95s] (I)       optimizationMode       : false
[07/12 19:21:01     95s] (I)       routeSecondPG          : false
[07/12 19:21:01     95s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 19:21:01     95s] (I)       detourLimitForLayerRelax: 0.00
[07/12 19:21:01     95s] (I)       punchThroughDistance   : 500.00
[07/12 19:21:01     95s] (I)       scenicBound            : 1.15
[07/12 19:21:01     95s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 19:21:01     95s] (I)       source-to-sink ratio   : 0.00
[07/12 19:21:01     95s] (I)       targetCongestionRatioH : 1.00
[07/12 19:21:01     95s] (I)       targetCongestionRatioV : 1.00
[07/12 19:21:01     95s] (I)       layerCongestionRatio   : 0.70
[07/12 19:21:01     95s] (I)       m1CongestionRatio      : 0.10
[07/12 19:21:01     95s] (I)       m2m3CongestionRatio    : 0.70
[07/12 19:21:01     95s] (I)       localRouteEffort       : 1.00
[07/12 19:21:01     95s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 19:21:01     95s] (I)       supplyScaleFactorH     : 1.00
[07/12 19:21:01     95s] (I)       supplyScaleFactorV     : 1.00
[07/12 19:21:01     95s] (I)       highlight3DOverflowFactor: 0.00
[07/12 19:21:01     95s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 19:21:01     95s] (I)       routeVias              : 
[07/12 19:21:01     95s] (I)       readTROption           : true
[07/12 19:21:01     95s] (I)       extraSpacingFactor     : 1.00
[07/12 19:21:01     95s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 19:21:01     95s] (I)       routeSelectedNetsOnly  : false
[07/12 19:21:01     95s] (I)       clkNetUseMaxDemand     : false
[07/12 19:21:01     95s] (I)       extraDemandForClocks   : 0
[07/12 19:21:01     95s] (I)       steinerRemoveLayers    : false
[07/12 19:21:01     95s] (I)       demoteLayerScenicScale : 1.00
[07/12 19:21:01     95s] (I)       nonpreferLayerCostScale : 100.00
[07/12 19:21:01     95s] (I)       similarTopologyRoutingFast : false
[07/12 19:21:01     95s] (I)       spanningTreeRefinement : false
[07/12 19:21:01     95s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 19:21:01     95s] (I)       starting read tracks
[07/12 19:21:01     95s] (I)       build grid graph
[07/12 19:21:01     95s] (I)       build grid graph start
[07/12 19:21:01     95s] [NR-eGR] Layer1 has no routable track
[07/12 19:21:01     95s] [NR-eGR] Layer2 has single uniform track structure
[07/12 19:21:01     95s] [NR-eGR] Layer3 has single uniform track structure
[07/12 19:21:01     95s] [NR-eGR] Layer4 has single uniform track structure
[07/12 19:21:01     95s] [NR-eGR] Layer5 has single uniform track structure
[07/12 19:21:01     95s] [NR-eGR] Layer6 has single uniform track structure
[07/12 19:21:01     95s] [NR-eGR] Layer7 has single uniform track structure
[07/12 19:21:01     95s] [NR-eGR] Layer8 has single uniform track structure
[07/12 19:21:01     95s] [NR-eGR] Layer9 has single uniform track structure
[07/12 19:21:01     95s] [NR-eGR] Layer10 has single uniform track structure
[07/12 19:21:01     95s] (I)       build grid graph end
[07/12 19:21:01     95s] (I)       numViaLayers=10
[07/12 19:21:01     95s] (I)       Reading via via1_8 for layer: 0 
[07/12 19:21:01     95s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:21:01     95s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:21:01     95s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:21:01     95s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:21:01     95s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:21:01     95s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:21:01     95s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:21:01     95s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:21:01     95s] (I)       end build via table
[07/12 19:21:01     95s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5676 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 19:21:01     95s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 19:21:01     95s] (I)       readDataFromPlaceDB
[07/12 19:21:01     95s] (I)       Read net information..
[07/12 19:21:01     95s] [NR-eGR] Read numTotalNets=14276  numIgnoredNets=0
[07/12 19:21:01     95s] (I)       Read testcase time = 0.010 seconds
[07/12 19:21:01     95s] 
[07/12 19:21:01     95s] (I)       read default dcut vias
[07/12 19:21:01     95s] (I)       Reading via via1_4 for layer: 0 
[07/12 19:21:01     95s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:21:01     95s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:21:01     95s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:21:01     95s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:21:01     95s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:21:01     95s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:21:01     95s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:21:01     95s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:21:01     95s] (I)       build grid graph start
[07/12 19:21:01     95s] (I)       build grid graph end
[07/12 19:21:01     95s] (I)       Model blockage into capacity
[07/12 19:21:01     95s] (I)       Read numBlocks=5676  numPreroutedWires=0  numCapScreens=0
[07/12 19:21:01     95s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 19:21:01     95s] (I)       blocked area on Layer2 : 848904000  (0.38%)
[07/12 19:21:01     95s] (I)       blocked area on Layer3 : 1029638400  (0.46%)
[07/12 19:21:01     95s] (I)       blocked area on Layer4 : 1431792000  (0.64%)
[07/12 19:21:01     95s] (I)       blocked area on Layer5 : 1661817600  (0.74%)
[07/12 19:21:01     95s] (I)       blocked area on Layer6 : 1797694400  (0.80%)
[07/12 19:21:01     95s] (I)       blocked area on Layer7 : 6676480000  (2.96%)
[07/12 19:21:01     95s] (I)       blocked area on Layer8 : 7302400000  (3.24%)
[07/12 19:21:01     95s] (I)       blocked area on Layer9 : 33666560000  (14.94%)
[07/12 19:21:01     95s] (I)       blocked area on Layer10 : 89567232000  (39.74%)
[07/12 19:21:01     95s] (I)       Modeling time = 0.000 seconds
[07/12 19:21:01     95s] 
[07/12 19:21:01     95s] (I)       Number of ignored nets = 0
[07/12 19:21:01     95s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 19:21:01     95s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 19:21:01     95s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 19:21:01     95s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 19:21:01     95s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 19:21:01     95s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 19:21:01     95s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 19:21:01     95s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 19:21:01     95s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 19:21:01     95s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 19:21:01     95s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1083.0 MB
[07/12 19:21:01     95s] (I)       Ndr track 0 does not exist
[07/12 19:21:01     95s] (I)       Layer1  viaCost=200.00
[07/12 19:21:01     95s] (I)       Layer2  viaCost=200.00
[07/12 19:21:01     95s] (I)       Layer3  viaCost=100.00
[07/12 19:21:01     95s] (I)       Layer4  viaCost=100.00
[07/12 19:21:01     95s] (I)       Layer5  viaCost=100.00
[07/12 19:21:01     95s] (I)       Layer6  viaCost=100.00
[07/12 19:21:01     95s] (I)       Layer7  viaCost=100.00
[07/12 19:21:01     95s] (I)       Layer8  viaCost=100.00
[07/12 19:21:01     95s] (I)       Layer9  viaCost=100.00
[07/12 19:21:01     95s] (I)       ---------------------Grid Graph Info--------------------
[07/12 19:21:01     95s] (I)       routing area        :  (0, 0) - (475760, 473760)
[07/12 19:21:01     95s] (I)       core area           :  (10260, 10080) - (465500, 463680)
[07/12 19:21:01     95s] (I)       Site Width          :   380  (dbu)
[07/12 19:21:01     95s] (I)       Row Height          :  2800  (dbu)
[07/12 19:21:01     95s] (I)       GCell Width         : 30800  (dbu)
[07/12 19:21:01     95s] (I)       GCell Height        : 30800  (dbu)
[07/12 19:21:01     95s] (I)       grid                :    16    16    10
[07/12 19:21:01     95s] (I)       vertical capacity   :     0 30800     0 30800     0 30800     0 30800     0 30800
[07/12 19:21:01     95s] (I)       horizontal capacity :     0     0 30800     0 30800     0 30800     0 30800     0
[07/12 19:21:01     95s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 19:21:01     95s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 19:21:01     95s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 19:21:01     95s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 19:21:01     95s] (I)       Num tracks per GCell: 114.07 81.05 110.00 55.00 55.00 55.00 18.33 18.33  9.62  9.17
[07/12 19:21:01     95s] (I)       Total num of tracks :     0  1252  1692   849   845   849   281   282   147   141
[07/12 19:21:01     95s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 19:21:01     95s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 19:21:01     95s] (I)       --------------------------------------------------------
[07/12 19:21:01     95s] 
[07/12 19:21:01     95s] [NR-eGR] ============ Routing rule table ============
[07/12 19:21:01     95s] [NR-eGR] Rule id 0. Nets 14275 
[07/12 19:21:01     95s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 19:21:01     95s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 19:21:01     95s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:21:01     95s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:21:01     95s] [NR-eGR] ========================================
[07/12 19:21:01     95s] [NR-eGR] 
[07/12 19:21:01     95s] (I)       After initializing earlyGlobalRoute syMemory usage = 1083.0 MB
[07/12 19:21:01     95s] (I)       Loading and dumping file time : 0.13 seconds
[07/12 19:21:01     95s] (I)       ============= Initialization =============
[07/12 19:21:01     95s] (I)       numLocalWires=66125  numGlobalNetBranches=19977  numLocalNetBranches=13250
[07/12 19:21:01     95s] (I)       totalPins=56017  totalGlobalPin=13066 (23.33%)
[07/12 19:21:01     95s] (I)       total 2D Cap : 99806 = (46820 H, 52986 V)
[07/12 19:21:01     95s] (I)       ============  Phase 1a Route ============
[07/12 19:21:01     95s] (I)       Phase 1a runs 0.00 seconds
[07/12 19:21:01     95s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[07/12 19:21:01     95s] (I)       Usage: 10951 = (6019 H, 4932 V) = (12.86% H, 9.31% V) = (9.269e+04um H, 7.595e+04um V)
[07/12 19:21:01     95s] (I)       
[07/12 19:21:01     95s] (I)       ============  Phase 1b Route ============
[07/12 19:21:01     95s] (I)       Usage: 10951 = (6019 H, 4932 V) = (12.86% H, 9.31% V) = (9.269e+04um H, 7.595e+04um V)
[07/12 19:21:01     95s] (I)       
[07/12 19:21:01     95s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[07/12 19:21:01     95s] 
[07/12 19:21:01     95s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/12 19:21:01     95s] Finished Early Global Route rough congestion estimation: mem = 1083.0M
[07/12 19:21:01     95s] earlyGlobalRoute rough estimation gcell size 11 row height
[07/12 19:21:01     95s] Congestion driven padding in post-place stage.
[07/12 19:21:02     95s] Congestion driven padding increases utilization from 0.925 to 0.925
[07/12 19:21:02     95s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1083.0M
[07/12 19:21:02     95s] Global placement CDP skipped at cutLevel 7.
[07/12 19:21:02     95s] Iteration  7: Total net bbox = 1.432e+05 (7.40e+04 6.93e+04)
[07/12 19:21:02     95s]               Est.  stn bbox = 1.991e+05 (1.08e+05 9.10e+04)
[07/12 19:21:02     95s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1083.0M
[07/12 19:21:10    104s] nrCritNet: 0.00% ( 0 / 14294 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[07/12 19:21:18    112s] nrCritNet: 0.00% ( 0 / 14294 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[07/12 19:21:18    112s] Iteration  8: Total net bbox = 1.432e+05 (7.40e+04 6.93e+04)
[07/12 19:21:18    112s]               Est.  stn bbox = 1.991e+05 (1.08e+05 9.10e+04)
[07/12 19:21:18    112s]               cpu = 0:00:16.5 real = 0:00:16.0 mem = 1083.0M
[07/12 19:21:35    128s] Starting Early Global Route rough congestion estimation: mem = 1083.0M
[07/12 19:21:35    128s] (I)       Reading DB...
[07/12 19:21:35    128s] (I)       before initializing RouteDB syMemory usage = 1083.0 MB
[07/12 19:21:35    128s] (I)       congestionReportName   : 
[07/12 19:21:35    128s] (I)       layerRangeFor2DCongestion : 
[07/12 19:21:35    128s] (I)       buildTerm2TermWires    : 1
[07/12 19:21:35    128s] (I)       doTrackAssignment      : 1
[07/12 19:21:35    128s] (I)       dumpBookshelfFiles     : 0
[07/12 19:21:35    128s] (I)       numThreads             : 1
[07/12 19:21:35    128s] (I)       bufferingAwareRouting  : false
[07/12 19:21:35    128s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 19:21:35    128s] (I)       honorPin               : false
[07/12 19:21:35    128s] (I)       honorPinGuide          : true
[07/12 19:21:35    128s] (I)       honorPartition         : false
[07/12 19:21:35    128s] (I)       allowPartitionCrossover: false
[07/12 19:21:35    128s] (I)       honorSingleEntry       : true
[07/12 19:21:35    128s] (I)       honorSingleEntryStrong : true
[07/12 19:21:35    128s] (I)       handleViaSpacingRule   : false
[07/12 19:21:35    128s] (I)       handleEolSpacingRule   : false
[07/12 19:21:35    128s] (I)       PDConstraint           : none
[07/12 19:21:35    128s] (I)       expBetterNDRHandling   : false
[07/12 19:21:35    128s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 19:21:35    128s] (I)       routingEffortLevel     : 3
[07/12 19:21:35    128s] (I)       effortLevel            : standard
[07/12 19:21:35    128s] [NR-eGR] minRouteLayer          : 2
[07/12 19:21:35    128s] [NR-eGR] maxRouteLayer          : 127
[07/12 19:21:35    128s] (I)       relaxedTopLayerCeiling : 127
[07/12 19:21:35    128s] (I)       relaxedBottomLayerFloor: 2
[07/12 19:21:35    128s] (I)       numRowsPerGCell        : 6
[07/12 19:21:35    128s] (I)       speedUpLargeDesign     : 0
[07/12 19:21:35    128s] (I)       multiThreadingTA       : 1
[07/12 19:21:35    128s] (I)       blkAwareLayerSwitching : 1
[07/12 19:21:35    128s] (I)       optimizationMode       : false
[07/12 19:21:35    128s] (I)       routeSecondPG          : false
[07/12 19:21:35    128s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 19:21:35    128s] (I)       detourLimitForLayerRelax: 0.00
[07/12 19:21:35    128s] (I)       punchThroughDistance   : 500.00
[07/12 19:21:35    128s] (I)       scenicBound            : 1.15
[07/12 19:21:35    128s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 19:21:35    128s] (I)       source-to-sink ratio   : 0.00
[07/12 19:21:35    128s] (I)       targetCongestionRatioH : 1.00
[07/12 19:21:35    128s] (I)       targetCongestionRatioV : 1.00
[07/12 19:21:35    128s] (I)       layerCongestionRatio   : 0.70
[07/12 19:21:35    128s] (I)       m1CongestionRatio      : 0.10
[07/12 19:21:35    128s] (I)       m2m3CongestionRatio    : 0.70
[07/12 19:21:35    128s] (I)       localRouteEffort       : 1.00
[07/12 19:21:35    128s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 19:21:35    128s] (I)       supplyScaleFactorH     : 1.00
[07/12 19:21:35    128s] (I)       supplyScaleFactorV     : 1.00
[07/12 19:21:35    128s] (I)       highlight3DOverflowFactor: 0.00
[07/12 19:21:35    128s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 19:21:35    128s] (I)       routeVias              : 
[07/12 19:21:35    128s] (I)       readTROption           : true
[07/12 19:21:35    128s] (I)       extraSpacingFactor     : 1.00
[07/12 19:21:35    128s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 19:21:35    128s] (I)       routeSelectedNetsOnly  : false
[07/12 19:21:35    128s] (I)       clkNetUseMaxDemand     : false
[07/12 19:21:35    128s] (I)       extraDemandForClocks   : 0
[07/12 19:21:35    128s] (I)       steinerRemoveLayers    : false
[07/12 19:21:35    128s] (I)       demoteLayerScenicScale : 1.00
[07/12 19:21:35    128s] (I)       nonpreferLayerCostScale : 100.00
[07/12 19:21:35    128s] (I)       similarTopologyRoutingFast : false
[07/12 19:21:35    128s] (I)       spanningTreeRefinement : false
[07/12 19:21:35    128s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 19:21:35    128s] (I)       starting read tracks
[07/12 19:21:35    128s] (I)       build grid graph
[07/12 19:21:35    128s] (I)       build grid graph start
[07/12 19:21:35    128s] [NR-eGR] Layer1 has no routable track
[07/12 19:21:35    128s] [NR-eGR] Layer2 has single uniform track structure
[07/12 19:21:35    128s] [NR-eGR] Layer3 has single uniform track structure
[07/12 19:21:35    128s] [NR-eGR] Layer4 has single uniform track structure
[07/12 19:21:35    128s] [NR-eGR] Layer5 has single uniform track structure
[07/12 19:21:35    128s] [NR-eGR] Layer6 has single uniform track structure
[07/12 19:21:35    128s] [NR-eGR] Layer7 has single uniform track structure
[07/12 19:21:35    128s] [NR-eGR] Layer8 has single uniform track structure
[07/12 19:21:35    128s] [NR-eGR] Layer9 has single uniform track structure
[07/12 19:21:35    128s] [NR-eGR] Layer10 has single uniform track structure
[07/12 19:21:35    128s] (I)       build grid graph end
[07/12 19:21:35    128s] (I)       numViaLayers=10
[07/12 19:21:35    128s] (I)       Reading via via1_8 for layer: 0 
[07/12 19:21:35    128s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:21:35    128s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:21:35    128s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:21:35    128s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:21:35    128s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:21:35    128s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:21:35    128s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:21:35    128s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:21:35    128s] (I)       end build via table
[07/12 19:21:35    128s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5676 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 19:21:35    128s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 19:21:35    128s] (I)       readDataFromPlaceDB
[07/12 19:21:35    128s] (I)       Read net information..
[07/12 19:21:35    128s] [NR-eGR] Read numTotalNets=14276  numIgnoredNets=0
[07/12 19:21:35    128s] (I)       Read testcase time = 0.010 seconds
[07/12 19:21:35    128s] 
[07/12 19:21:35    128s] (I)       read default dcut vias
[07/12 19:21:35    128s] (I)       Reading via via1_4 for layer: 0 
[07/12 19:21:35    128s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:21:35    128s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:21:35    128s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:21:35    128s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:21:35    128s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:21:35    128s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:21:35    128s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:21:35    128s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:21:35    128s] (I)       build grid graph start
[07/12 19:21:35    128s] (I)       build grid graph end
[07/12 19:21:35    128s] (I)       Model blockage into capacity
[07/12 19:21:35    128s] (I)       Read numBlocks=5676  numPreroutedWires=0  numCapScreens=0
[07/12 19:21:35    128s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 19:21:35    128s] (I)       blocked area on Layer2 : 848904000  (0.38%)
[07/12 19:21:35    128s] (I)       blocked area on Layer3 : 1029638400  (0.46%)
[07/12 19:21:35    128s] (I)       blocked area on Layer4 : 1431792000  (0.64%)
[07/12 19:21:35    128s] (I)       blocked area on Layer5 : 1661817600  (0.74%)
[07/12 19:21:35    128s] (I)       blocked area on Layer6 : 1797694400  (0.80%)
[07/12 19:21:35    128s] (I)       blocked area on Layer7 : 6676480000  (2.96%)
[07/12 19:21:35    128s] (I)       blocked area on Layer8 : 7302400000  (3.24%)
[07/12 19:21:35    128s] (I)       blocked area on Layer9 : 33666560000  (14.94%)
[07/12 19:21:35    128s] (I)       blocked area on Layer10 : 89567232000  (39.74%)
[07/12 19:21:35    128s] (I)       Modeling time = 0.010 seconds
[07/12 19:21:35    128s] 
[07/12 19:21:35    128s] (I)       Number of ignored nets = 0
[07/12 19:21:35    128s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 19:21:35    128s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 19:21:35    128s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 19:21:35    128s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 19:21:35    128s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 19:21:35    128s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 19:21:35    128s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 19:21:35    128s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 19:21:35    128s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 19:21:35    128s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 19:21:35    128s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1083.0 MB
[07/12 19:21:35    128s] (I)       Ndr track 0 does not exist
[07/12 19:21:35    128s] (I)       Layer1  viaCost=200.00
[07/12 19:21:35    128s] (I)       Layer2  viaCost=200.00
[07/12 19:21:35    128s] (I)       Layer3  viaCost=100.00
[07/12 19:21:35    128s] (I)       Layer4  viaCost=100.00
[07/12 19:21:35    128s] (I)       Layer5  viaCost=100.00
[07/12 19:21:35    128s] (I)       Layer6  viaCost=100.00
[07/12 19:21:35    128s] (I)       Layer7  viaCost=100.00
[07/12 19:21:35    128s] (I)       Layer8  viaCost=100.00
[07/12 19:21:35    128s] (I)       Layer9  viaCost=100.00
[07/12 19:21:35    128s] (I)       ---------------------Grid Graph Info--------------------
[07/12 19:21:35    128s] (I)       routing area        :  (0, 0) - (475760, 473760)
[07/12 19:21:35    128s] (I)       core area           :  (10260, 10080) - (465500, 463680)
[07/12 19:21:35    128s] (I)       Site Width          :   380  (dbu)
[07/12 19:21:35    128s] (I)       Row Height          :  2800  (dbu)
[07/12 19:21:35    128s] (I)       GCell Width         : 16800  (dbu)
[07/12 19:21:35    128s] (I)       GCell Height        : 16800  (dbu)
[07/12 19:21:35    128s] (I)       grid                :    29    29    10
[07/12 19:21:35    128s] (I)       vertical capacity   :     0 16800     0 16800     0 16800     0 16800     0 16800
[07/12 19:21:35    128s] (I)       horizontal capacity :     0     0 16800     0 16800     0 16800     0 16800     0
[07/12 19:21:35    128s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 19:21:35    128s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 19:21:35    128s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 19:21:35    128s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 19:21:35    128s] (I)       Num tracks per GCell: 62.22 44.21 60.00 30.00 30.00 30.00 10.00 10.00  5.25  5.00
[07/12 19:21:35    128s] (I)       Total num of tracks :     0  1252  1692   849   845   849   281   282   147   141
[07/12 19:21:35    128s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 19:21:35    128s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 19:21:35    128s] (I)       --------------------------------------------------------
[07/12 19:21:35    128s] 
[07/12 19:21:35    128s] [NR-eGR] ============ Routing rule table ============
[07/12 19:21:35    128s] [NR-eGR] Rule id 0. Nets 14275 
[07/12 19:21:35    128s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 19:21:35    128s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 19:21:35    128s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:21:35    128s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:21:35    128s] [NR-eGR] ========================================
[07/12 19:21:35    128s] [NR-eGR] 
[07/12 19:21:35    128s] (I)       After initializing earlyGlobalRoute syMemory usage = 1083.0 MB
[07/12 19:21:35    128s] (I)       Loading and dumping file time : 0.20 seconds
[07/12 19:21:35    128s] (I)       ============= Initialization =============
[07/12 19:21:35    128s] (I)       numLocalWires=54180  numGlobalNetBranches=16658  numLocalNetBranches=10487
[07/12 19:21:35    128s] (I)       totalPins=56017  totalGlobalPin=20559 (36.70%)
[07/12 19:21:35    128s] (I)       total 2D Cap : 180910 = (84907 H, 96003 V)
[07/12 19:21:35    128s] (I)       ============  Phase 1a Route ============
[07/12 19:21:35    128s] (I)       Phase 1a runs 0.01 seconds
[07/12 19:21:35    128s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[07/12 19:21:35    128s] (I)       Usage: 21392 = (11900 H, 9492 V) = (14.02% H, 9.89% V) = (9.996e+04um H, 7.973e+04um V)
[07/12 19:21:35    128s] (I)       
[07/12 19:21:35    128s] (I)       ============  Phase 1b Route ============
[07/12 19:21:35    128s] (I)       Usage: 21392 = (11900 H, 9492 V) = (14.02% H, 9.89% V) = (9.996e+04um H, 7.973e+04um V)
[07/12 19:21:35    128s] (I)       
[07/12 19:21:35    128s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[07/12 19:21:35    128s] 
[07/12 19:21:35    128s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/12 19:21:35    128s] Finished Early Global Route rough congestion estimation: mem = 1083.0M
[07/12 19:21:35    128s] earlyGlobalRoute rough estimation gcell size 6 row height
[07/12 19:21:35    128s] Congestion driven padding in post-place stage.
[07/12 19:21:35    128s] Congestion driven padding increases utilization from 0.925 to 0.925
[07/12 19:21:35    128s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1083.0M
[07/12 19:21:36    128s] Global placement CDP skipped at cutLevel 9.
[07/12 19:21:36    128s] Iteration  9: Total net bbox = 1.530e+05 (7.99e+04 7.31e+04)
[07/12 19:21:36    128s]               Est.  stn bbox = 2.160e+05 (1.19e+05 9.72e+04)
[07/12 19:21:36    128s]               cpu = 0:00:16.5 real = 0:00:18.0 mem = 1083.0M
[07/12 19:21:42    135s] nrCritNet: 0.00% ( 0 / 14294 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[07/12 19:21:50    143s] nrCritNet: 0.00% ( 0 / 14294 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[07/12 19:21:50    143s] Iteration 10: Total net bbox = 1.530e+05 (7.99e+04 7.31e+04)
[07/12 19:21:50    143s]               Est.  stn bbox = 2.160e+05 (1.19e+05 9.72e+04)
[07/12 19:21:50    143s]               cpu = 0:00:14.4 real = 0:00:14.0 mem = 1083.0M
[07/12 19:22:19    171s] Iteration 11: Total net bbox = 1.446e+05 (7.33e+04 7.13e+04)
[07/12 19:22:19    171s]               Est.  stn bbox = 2.091e+05 (1.13e+05 9.63e+04)
[07/12 19:22:19    171s]               cpu = 0:00:02.2 real = 0:00:02.0 mem = 1083.0M
[07/12 19:22:19    171s] Iteration 12: Total net bbox = 1.702e+05 (8.53e+04 8.49e+04)
[07/12 19:22:19    171s]               Est.  stn bbox = 2.352e+05 (1.25e+05 1.10e+05)
[07/12 19:22:19    171s]               cpu = 0:00:28.3 real = 0:00:29.0 mem = 1083.0M
[07/12 19:22:19    171s] Iteration 13: Total net bbox = 1.702e+05 (8.53e+04 8.49e+04)
[07/12 19:22:19    171s]               Est.  stn bbox = 2.352e+05 (1.25e+05 1.10e+05)
[07/12 19:22:19    171s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1083.0M
[07/12 19:22:19    171s] Iteration 14: Total net bbox = 1.702e+05 (8.53e+04 8.49e+04)
[07/12 19:22:19    171s]               Est.  stn bbox = 2.352e+05 (1.25e+05 1.10e+05)
[07/12 19:22:19    171s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1083.0M
[07/12 19:22:19    171s] *** cost = 1.702e+05 (8.53e+04 8.49e+04) (cpu for global=0:01:44) real=0:01:47***
[07/12 19:22:19    171s] Info: 0 clock gating cells identified, 0 (on average) moved
[07/12 19:22:19    171s] Solver runtime cpu: 0:01:07 real: 0:01:09
[07/12 19:22:19    171s] Core Placement runtime cpu: 0:01:10 real: 0:01:14
[07/12 19:22:19    171s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[07/12 19:22:19    171s] Type 'man IMPSP-9025' for more detail.
[07/12 19:22:19    171s] #spOpts: mergeVia=F 
[07/12 19:22:19    171s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 19:22:19    171s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 19:22:19    171s] *** Starting refinePlace (0:02:52 mem=1083.0M) ***
[07/12 19:22:19    171s] Total net bbox length = 1.702e+05 (8.531e+04 8.487e+04) (ext = 1.894e+04)
[07/12 19:22:19    171s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:22:19    171s] Starting refinePlace ...
[07/12 19:22:19    171s] default core: bins with density >  0.75 =    0 % ( 0 / 289 )
[07/12 19:22:19    171s] Density distribution unevenness ratio = 4.801%
[07/12 19:22:20    172s]   Spread Effort: high, standalone mode, useDDP on.
[07/12 19:22:20    172s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1083.0MB) @(0:02:52 - 0:02:52).
[07/12 19:22:20    172s] Move report: preRPlace moves 12805 insts, mean move: 0.43 um, max move: 2.52 um
[07/12 19:22:20    172s] 	Max move on inst (datapath_0/mem_access_map/DRAM_0/U2105): (192.53, 37.92) --> (192.09, 35.84)
[07/12 19:22:20    172s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[07/12 19:22:20    172s] wireLenOptFixPriorityInst 0 inst fixed
[07/12 19:22:20    172s] Placement tweakage begins.
[07/12 19:22:20    172s] wire length = 2.237e+05
[07/12 19:22:25    177s] wire length = 2.181e+05
[07/12 19:22:25    177s] Placement tweakage ends.
[07/12 19:22:25    177s] Move report: tweak moves 1166 insts, mean move: 2.23 um, max move: 14.25 um
[07/12 19:22:25    177s] 	Max move on inst (datapath_0/mem_access_map/DRAM_0/U828): (33.25, 77.84) --> (19.00, 77.84)
[07/12 19:22:25    177s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.7, real=0:00:05.0, mem=1083.0MB) @(0:02:52 - 0:02:58).
[07/12 19:22:26    178s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:22:26    178s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1083.0MB) @(0:02:58 - 0:02:58).
[07/12 19:22:26    178s] Move report: Detail placement moves 12805 insts, mean move: 0.60 um, max move: 14.26 um
[07/12 19:22:26    178s] 	Max move on inst (datapath_0/mem_access_map/DRAM_0/U828): (33.23, 77.82) --> (19.00, 77.84)
[07/12 19:22:26    178s] 	Runtime: CPU: 0:00:06.4 REAL: 0:00:07.0 MEM: 1083.0MB
[07/12 19:22:26    178s] Statistics of distance of Instance movement in refine placement:
[07/12 19:22:26    178s]   maximum (X+Y) =        14.26 um
[07/12 19:22:26    178s]   inst (datapath_0/mem_access_map/DRAM_0/U828) with max move: (33.234, 77.816) -> (19, 77.84)
[07/12 19:22:26    178s]   mean    (X+Y) =         0.60 um
[07/12 19:22:26    178s] Total instances flipped for WireLenOpt: 925
[07/12 19:22:26    178s] Summary Report:
[07/12 19:22:26    178s] Instances move: 12805 (out of 12806 movable)
[07/12 19:22:26    178s] Instances flipped: 0
[07/12 19:22:26    178s] Mean displacement: 0.60 um
[07/12 19:22:26    178s] Max displacement: 14.26 um (Instance: datapath_0/mem_access_map/DRAM_0/U828) (33.234, 77.816) -> (19, 77.84)
[07/12 19:22:26    178s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[07/12 19:22:26    178s] Total instances moved : 12805
[07/12 19:22:26    178s] Total net bbox length = 1.658e+05 (8.050e+04 8.533e+04) (ext = 1.895e+04)
[07/12 19:22:26    178s] Runtime: CPU: 0:00:06.5 REAL: 0:00:07.0 MEM: 1083.0MB
[07/12 19:22:26    178s] [CPU] RefinePlace/total (cpu=0:00:06.5, real=0:00:07.0, mem=1083.0MB) @(0:02:52 - 0:02:58).
[07/12 19:22:26    178s] *** Finished refinePlace (0:02:58 mem=1083.0M) ***
[07/12 19:22:26    178s] *** End of Placement (cpu=0:01:59, real=0:02:02, mem=1083.0M) ***
[07/12 19:22:26    178s] #spOpts: mergeVia=F 
[07/12 19:22:26    178s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 19:22:26    178s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 19:22:26    178s] default core: bins with density >  0.75 =    0 % ( 0 / 289 )
[07/12 19:22:26    178s] Density distribution unevenness ratio = 4.788%
[07/12 19:22:26    178s] *** Free Virtual Timing Model ...(mem=1083.0M)
[07/12 19:22:26    178s] Starting congestion repair ...
[07/12 19:22:26    178s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[07/12 19:22:26    178s] Starting Early Global Route congestion estimation: mem = 1068.6M
[07/12 19:22:26    178s] (I)       Reading DB...
[07/12 19:22:26    178s] (I)       before initializing RouteDB syMemory usage = 1068.6 MB
[07/12 19:22:26    178s] (I)       congestionReportName   : 
[07/12 19:22:26    178s] (I)       layerRangeFor2DCongestion : 
[07/12 19:22:26    178s] (I)       buildTerm2TermWires    : 1
[07/12 19:22:26    178s] (I)       doTrackAssignment      : 1
[07/12 19:22:26    178s] (I)       dumpBookshelfFiles     : 0
[07/12 19:22:26    178s] (I)       numThreads             : 1
[07/12 19:22:26    178s] (I)       bufferingAwareRouting  : false
[07/12 19:22:26    178s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 19:22:26    178s] (I)       honorPin               : false
[07/12 19:22:26    178s] (I)       honorPinGuide          : true
[07/12 19:22:26    178s] (I)       honorPartition         : false
[07/12 19:22:26    178s] (I)       allowPartitionCrossover: false
[07/12 19:22:26    178s] (I)       honorSingleEntry       : true
[07/12 19:22:26    178s] (I)       honorSingleEntryStrong : true
[07/12 19:22:26    178s] (I)       handleViaSpacingRule   : false
[07/12 19:22:26    178s] (I)       handleEolSpacingRule   : false
[07/12 19:22:26    178s] (I)       PDConstraint           : none
[07/12 19:22:26    178s] (I)       expBetterNDRHandling   : false
[07/12 19:22:26    178s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 19:22:26    178s] (I)       routingEffortLevel     : 3
[07/12 19:22:26    178s] (I)       effortLevel            : standard
[07/12 19:22:26    178s] [NR-eGR] minRouteLayer          : 2
[07/12 19:22:26    178s] [NR-eGR] maxRouteLayer          : 127
[07/12 19:22:26    178s] (I)       relaxedTopLayerCeiling : 127
[07/12 19:22:26    178s] (I)       relaxedBottomLayerFloor: 2
[07/12 19:22:26    178s] (I)       numRowsPerGCell        : 1
[07/12 19:22:26    178s] (I)       speedUpLargeDesign     : 0
[07/12 19:22:26    178s] (I)       multiThreadingTA       : 1
[07/12 19:22:26    178s] (I)       blkAwareLayerSwitching : 1
[07/12 19:22:26    178s] (I)       optimizationMode       : false
[07/12 19:22:26    178s] (I)       routeSecondPG          : false
[07/12 19:22:26    178s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 19:22:26    178s] (I)       detourLimitForLayerRelax: 0.00
[07/12 19:22:26    178s] (I)       punchThroughDistance   : 500.00
[07/12 19:22:26    178s] (I)       scenicBound            : 1.15
[07/12 19:22:26    178s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 19:22:26    178s] (I)       source-to-sink ratio   : 0.00
[07/12 19:22:26    178s] (I)       targetCongestionRatioH : 1.00
[07/12 19:22:26    178s] (I)       targetCongestionRatioV : 1.00
[07/12 19:22:26    178s] (I)       layerCongestionRatio   : 0.70
[07/12 19:22:26    178s] (I)       m1CongestionRatio      : 0.10
[07/12 19:22:26    178s] (I)       m2m3CongestionRatio    : 0.70
[07/12 19:22:26    178s] (I)       localRouteEffort       : 1.00
[07/12 19:22:26    178s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 19:22:26    178s] (I)       supplyScaleFactorH     : 1.00
[07/12 19:22:26    178s] (I)       supplyScaleFactorV     : 1.00
[07/12 19:22:26    178s] (I)       highlight3DOverflowFactor: 0.00
[07/12 19:22:26    178s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 19:22:26    178s] (I)       routeVias              : 
[07/12 19:22:26    178s] (I)       readTROption           : true
[07/12 19:22:26    178s] (I)       extraSpacingFactor     : 1.00
[07/12 19:22:26    178s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 19:22:26    178s] (I)       routeSelectedNetsOnly  : false
[07/12 19:22:26    178s] (I)       clkNetUseMaxDemand     : false
[07/12 19:22:26    178s] (I)       extraDemandForClocks   : 0
[07/12 19:22:26    178s] (I)       steinerRemoveLayers    : false
[07/12 19:22:26    178s] (I)       demoteLayerScenicScale : 1.00
[07/12 19:22:26    178s] (I)       nonpreferLayerCostScale : 100.00
[07/12 19:22:26    178s] (I)       similarTopologyRoutingFast : false
[07/12 19:22:26    178s] (I)       spanningTreeRefinement : false
[07/12 19:22:26    178s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 19:22:26    178s] (I)       starting read tracks
[07/12 19:22:26    178s] (I)       build grid graph
[07/12 19:22:26    178s] (I)       build grid graph start
[07/12 19:22:26    178s] [NR-eGR] Layer1 has no routable track
[07/12 19:22:26    178s] [NR-eGR] Layer2 has single uniform track structure
[07/12 19:22:26    178s] [NR-eGR] Layer3 has single uniform track structure
[07/12 19:22:26    178s] [NR-eGR] Layer4 has single uniform track structure
[07/12 19:22:26    178s] [NR-eGR] Layer5 has single uniform track structure
[07/12 19:22:26    178s] [NR-eGR] Layer6 has single uniform track structure
[07/12 19:22:26    178s] [NR-eGR] Layer7 has single uniform track structure
[07/12 19:22:26    178s] [NR-eGR] Layer8 has single uniform track structure
[07/12 19:22:26    178s] [NR-eGR] Layer9 has single uniform track structure
[07/12 19:22:26    178s] [NR-eGR] Layer10 has single uniform track structure
[07/12 19:22:26    178s] (I)       build grid graph end
[07/12 19:22:26    178s] (I)       numViaLayers=10
[07/12 19:22:26    178s] (I)       Reading via via1_8 for layer: 0 
[07/12 19:22:26    178s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:22:26    178s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:22:26    178s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:22:26    178s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:22:26    178s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:22:26    178s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:22:26    178s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:22:26    178s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:22:26    178s] (I)       end build via table
[07/12 19:22:26    178s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5676 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 19:22:26    178s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 19:22:26    178s] (I)       readDataFromPlaceDB
[07/12 19:22:26    178s] (I)       Read net information..
[07/12 19:22:26    178s] [NR-eGR] Read numTotalNets=14276  numIgnoredNets=0
[07/12 19:22:26    178s] (I)       Read testcase time = 0.000 seconds
[07/12 19:22:26    178s] 
[07/12 19:22:26    178s] (I)       read default dcut vias
[07/12 19:22:26    178s] (I)       Reading via via1_4 for layer: 0 
[07/12 19:22:26    178s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:22:26    178s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:22:26    178s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:22:26    178s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:22:26    178s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:22:26    178s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:22:26    178s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:22:26    178s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:22:26    178s] (I)       build grid graph start
[07/12 19:22:26    178s] (I)       build grid graph end
[07/12 19:22:26    178s] (I)       Model blockage into capacity
[07/12 19:22:26    178s] (I)       Read numBlocks=5676  numPreroutedWires=0  numCapScreens=0
[07/12 19:22:26    178s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 19:22:26    178s] (I)       blocked area on Layer2 : 848904000  (0.38%)
[07/12 19:22:26    178s] (I)       blocked area on Layer3 : 1029638400  (0.46%)
[07/12 19:22:26    178s] (I)       blocked area on Layer4 : 1431792000  (0.64%)
[07/12 19:22:26    178s] (I)       blocked area on Layer5 : 1661817600  (0.74%)
[07/12 19:22:26    178s] (I)       blocked area on Layer6 : 1797694400  (0.80%)
[07/12 19:22:26    178s] (I)       blocked area on Layer7 : 6676480000  (2.96%)
[07/12 19:22:26    178s] (I)       blocked area on Layer8 : 7302400000  (3.24%)
[07/12 19:22:26    178s] (I)       blocked area on Layer9 : 33666560000  (14.94%)
[07/12 19:22:26    178s] (I)       blocked area on Layer10 : 89567232000  (39.74%)
[07/12 19:22:26    178s] (I)       Modeling time = 0.020 seconds
[07/12 19:22:26    178s] 
[07/12 19:22:26    178s] (I)       Number of ignored nets = 0
[07/12 19:22:26    178s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 19:22:26    178s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 19:22:26    178s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 19:22:26    178s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 19:22:26    178s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 19:22:26    178s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 19:22:26    178s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 19:22:26    178s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 19:22:26    178s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 19:22:26    178s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 19:22:26    178s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1068.6 MB
[07/12 19:22:26    178s] (I)       Ndr track 0 does not exist
[07/12 19:22:26    178s] (I)       Layer1  viaCost=200.00
[07/12 19:22:26    178s] (I)       Layer2  viaCost=200.00
[07/12 19:22:26    178s] (I)       Layer3  viaCost=100.00
[07/12 19:22:26    178s] (I)       Layer4  viaCost=100.00
[07/12 19:22:26    178s] (I)       Layer5  viaCost=100.00
[07/12 19:22:26    178s] (I)       Layer6  viaCost=100.00
[07/12 19:22:26    178s] (I)       Layer7  viaCost=100.00
[07/12 19:22:26    178s] (I)       Layer8  viaCost=100.00
[07/12 19:22:26    178s] (I)       Layer9  viaCost=100.00
[07/12 19:22:26    178s] (I)       ---------------------Grid Graph Info--------------------
[07/12 19:22:26    178s] (I)       routing area        :  (0, 0) - (475760, 473760)
[07/12 19:22:26    178s] (I)       core area           :  (10260, 10080) - (465500, 463680)
[07/12 19:22:26    178s] (I)       Site Width          :   380  (dbu)
[07/12 19:22:26    178s] (I)       Row Height          :  2800  (dbu)
[07/12 19:22:26    178s] (I)       GCell Width         :  2800  (dbu)
[07/12 19:22:26    178s] (I)       GCell Height        :  2800  (dbu)
[07/12 19:22:26    178s] (I)       grid                :   170   169    10
[07/12 19:22:26    178s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/12 19:22:26    178s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/12 19:22:26    178s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 19:22:26    178s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 19:22:26    178s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 19:22:26    178s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 19:22:26    178s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/12 19:22:26    178s] (I)       Total num of tracks :     0  1252  1692   849   845   849   281   282   147   141
[07/12 19:22:26    178s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 19:22:26    178s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 19:22:26    178s] (I)       --------------------------------------------------------
[07/12 19:22:26    178s] 
[07/12 19:22:26    178s] [NR-eGR] ============ Routing rule table ============
[07/12 19:22:26    178s] [NR-eGR] Rule id 0. Nets 14276 
[07/12 19:22:26    178s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 19:22:26    178s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 19:22:26    178s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:22:26    178s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:22:26    178s] [NR-eGR] ========================================
[07/12 19:22:26    178s] [NR-eGR] 
[07/12 19:22:26    178s] (I)       After initializing earlyGlobalRoute syMemory usage = 1068.6 MB
[07/12 19:22:26    178s] (I)       Loading and dumping file time : 0.17 seconds
[07/12 19:22:26    178s] (I)       ============= Initialization =============
[07/12 19:22:26    178s] (I)       totalPins=56019  totalGlobalPin=55622 (99.29%)
[07/12 19:22:26    178s] (I)       total 2D Cap : 1057802 = (499061 H, 558741 V)
[07/12 19:22:26    178s] [NR-eGR] Layer group 1: route 14276 net(s) in layer range [2, 10]
[07/12 19:22:26    178s] (I)       ============  Phase 1a Route ============
[07/12 19:22:26    178s] (I)       Phase 1a runs 0.08 seconds
[07/12 19:22:26    178s] (I)       Usage: 151303 = (80234 H, 71069 V) = (16.08% H, 12.72% V) = (1.123e+05um H, 9.950e+04um V)
[07/12 19:22:26    178s] (I)       
[07/12 19:22:26    178s] (I)       ============  Phase 1b Route ============
[07/12 19:22:26    178s] (I)       Usage: 151303 = (80234 H, 71069 V) = (16.08% H, 12.72% V) = (1.123e+05um H, 9.950e+04um V)
[07/12 19:22:26    178s] (I)       
[07/12 19:22:26    178s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.118242e+05um
[07/12 19:22:26    178s] (I)       ============  Phase 1c Route ============
[07/12 19:22:26    178s] (I)       Usage: 151303 = (80234 H, 71069 V) = (16.08% H, 12.72% V) = (1.123e+05um H, 9.950e+04um V)
[07/12 19:22:26    178s] (I)       
[07/12 19:22:26    178s] (I)       ============  Phase 1d Route ============
[07/12 19:22:26    178s] (I)       Usage: 151303 = (80234 H, 71069 V) = (16.08% H, 12.72% V) = (1.123e+05um H, 9.950e+04um V)
[07/12 19:22:26    178s] (I)       
[07/12 19:22:26    178s] (I)       ============  Phase 1e Route ============
[07/12 19:22:26    178s] (I)       Phase 1e runs 0.00 seconds
[07/12 19:22:26    178s] (I)       Usage: 151303 = (80234 H, 71069 V) = (16.08% H, 12.72% V) = (1.123e+05um H, 9.950e+04um V)
[07/12 19:22:26    178s] (I)       
[07/12 19:22:26    178s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.118242e+05um
[07/12 19:22:26    178s] [NR-eGR] 
[07/12 19:22:26    178s] (I)       ============  Phase 1l Route ============
[07/12 19:22:27    179s] (I)       Phase 1l runs 0.17 seconds
[07/12 19:22:27    179s] (I)       
[07/12 19:22:27    179s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[07/12 19:22:27    179s] [NR-eGR]                OverCon         OverCon            
[07/12 19:22:27    179s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[07/12 19:22:27    179s] [NR-eGR] Layer              (1)             (3)    OverCon 
[07/12 19:22:27    179s] [NR-eGR] ---------------------------------------------------
[07/12 19:22:27    179s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:22:27    179s] [NR-eGR] Layer2      23( 0.08%)       1( 0.00%)   ( 0.08%) 
[07/12 19:22:27    179s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:22:27    179s] [NR-eGR] Layer4      17( 0.06%)       0( 0.00%)   ( 0.06%) 
[07/12 19:22:27    179s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:22:27    179s] [NR-eGR] Layer6       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:22:27    179s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:22:27    179s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:22:27    179s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:22:27    179s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:22:27    179s] [NR-eGR] ---------------------------------------------------
[07/12 19:22:27    179s] [NR-eGR] Total       41( 0.02%)       1( 0.00%)   ( 0.02%) 
[07/12 19:22:27    179s] [NR-eGR] 
[07/12 19:22:27    179s] (I)       Total Global Routing Runtime: 0.37 seconds
[07/12 19:22:27    179s] (I)       total 2D Cap : 1059244 = (499801 H, 559443 V)
[07/12 19:22:27    179s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/12 19:22:27    179s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[07/12 19:22:27    179s] Early Global Route congestion estimation runtime: 0.55 seconds, mem = 1068.6M
[07/12 19:22:27    179s] [hotspot] +------------+---------------+---------------+
[07/12 19:22:27    179s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 19:22:27    179s] [hotspot] +------------+---------------+---------------+
[07/12 19:22:27    179s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 19:22:27    179s] [hotspot] +------------+---------------+---------------+
[07/12 19:22:27    179s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 19:22:27    179s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 19:22:27    179s] Skipped repairing congestion.
[07/12 19:22:27    179s] Starting Early Global Route wiring: mem = 1068.6M
[07/12 19:22:27    179s] (I)       ============= track Assignment ============
[07/12 19:22:27    179s] (I)       extract Global 3D Wires
[07/12 19:22:27    179s] (I)       Extract Global WL : time=0.02
[07/12 19:22:27    179s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[07/12 19:22:27    179s] (I)       Initialization real time=0.00 seconds
[07/12 19:22:27    179s] (I)       Run Multi-thread track assignment
[07/12 19:22:27    179s] (I)       merging nets...
[07/12 19:22:27    179s] (I)       merging nets done
[07/12 19:22:27    179s] (I)       Kernel real time=0.36 seconds
[07/12 19:22:27    179s] (I)       End Greedy Track Assignment
[07/12 19:22:27    179s] [NR-eGR] --------------------------------------------------------------------------
[07/12 19:22:27    179s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 56019
[07/12 19:22:27    179s] [NR-eGR] Layer2(metal2)(V) length: 5.467654e+04um, number of vias: 73826
[07/12 19:22:27    179s] [NR-eGR] Layer3(metal3)(H) length: 1.024685e+05um, number of vias: 25230
[07/12 19:22:27    179s] [NR-eGR] Layer4(metal4)(V) length: 3.889344e+04um, number of vias: 2482
[07/12 19:22:27    179s] [NR-eGR] Layer5(metal5)(H) length: 1.204044e+04um, number of vias: 1744
[07/12 19:22:27    179s] [NR-eGR] Layer6(metal6)(V) length: 1.485668e+04um, number of vias: 91
[07/12 19:22:27    179s] [NR-eGR] Layer7(metal7)(H) length: 1.172025e+03um, number of vias: 33
[07/12 19:22:27    179s] [NR-eGR] Layer8(metal8)(V) length: 4.065600e+02um, number of vias: 0
[07/12 19:22:27    179s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[07/12 19:22:27    179s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[07/12 19:22:27    179s] [NR-eGR] Total length: 2.245142e+05um, number of vias: 159425
[07/12 19:22:27    179s] [NR-eGR] --------------------------------------------------------------------------
[07/12 19:22:27    179s] [NR-eGR] Total clock nets wire length: 1.233484e+04um 
[07/12 19:22:27    179s] [NR-eGR] --------------------------------------------------------------------------
[07/12 19:22:27    179s] Early Global Route wiring runtime: 0.66 seconds, mem = 1059.8M
[07/12 19:22:27    179s] End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
[07/12 19:22:27    179s] *** Finishing placeDesign default flow ***
[07/12 19:22:27    179s] **placeDesign ... cpu = 0: 2:18, real = 0: 2:21, mem = 1057.5M **
[07/12 19:22:28    180s] 
[07/12 19:22:28    180s] *** Summary of all messages that are not suppressed in this session:
[07/12 19:22:28    180s] Severity  ID               Count  Summary                                  
[07/12 19:22:28    180s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[07/12 19:22:28    180s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[07/12 19:22:28    180s] *** Message Summary: 2 warning(s), 0 error(s)
[07/12 19:22:28    180s] 
[07/12 19:23:37    180s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[07/12 19:23:55    181s] <CMD> setPinAssignMode -pinEditInBatch true
[07/12 19:23:55    181s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 0.14 -pin CLK
[07/12 19:23:56    181s] Successfully spread [1] pins.
[07/12 19:23:56    181s] editPin : finished (cpu = 0:00:00.2 real = 0:00:01.0, mem = 1063.6M).
[07/12 19:24:28    182s] <CMD> setPinAssignMode -pinEditInBatch true
[07/12 19:24:28    182s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Left -layer 1 -spreadType side -pin {{IR[0]} {IR[1]} {IR[2]} {IR[3]} {IR[4]} {IR[5]} {IR[6]} {IR[7]} {IR[8]} {IR[9]} {IR[10]} {IR[11]} {IR[12]} {IR[13]} {IR[14]} {IR[15]} {IR[16]} {IR[17]} {IR[18]} {IR[19]} {IR[20]} {IR[21]} {IR[22]} {IR[23]} {IR[24]} {IR[25]} {IR[26]} {IR[27]} {IR[28]} {IR[29]} {IR[30]} {IR[31]}}
[07/12 19:24:28    182s] Successfully spread [32] pins.
[07/12 19:24:28    182s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.6M).
[07/12 19:24:39    183s] <CMD> setPinAssignMode -pinEditInBatch true
[07/12 19:24:39    183s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Right -layer 1 -spreadType side -pin {{PC[0]} {PC[1]} {PC[2]} {PC[3]} {PC[4]} {PC[5]} {PC[6]} {PC[7]} {PC[8]} {PC[9]} {PC[10]} {PC[11]} {PC[12]} {PC[13]} {PC[14]} {PC[15]} {PC[16]} {PC[17]} {PC[18]} {PC[19]} {PC[20]} {PC[21]} {PC[22]} {PC[23]} {PC[24]} {PC[25]} {PC[26]} {PC[27]} {PC[28]} {PC[29]} {PC[30]} {PC[31]}}
[07/12 19:24:39    183s] Successfully spread [32] pins.
[07/12 19:24:39    183s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.6M).
[07/12 19:25:52    184s] <CMD> setPinAssignMode -pinEditInBatch true
[07/12 19:25:52    184s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin RST
[07/12 19:25:52    184s] Successfully spread [1] pins.
[07/12 19:25:52    184s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.6M).
[07/12 19:25:58    184s] <CMD> setPinAssignMode -pinEditInBatch true
[07/12 19:25:58    184s] <CMD> editPin -pinWidth 0.07 -pinDepth 0.07 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 1 -spreadType center -spacing 0.14 -pin RST
[07/12 19:25:58    184s] Successfully spread [1] pins.
[07/12 19:25:58    184s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1064.6M).
[07/12 19:26:01    185s] <CMD> setPinAssignMode -pinEditInBatch false
[07/12 19:26:33    185s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/12 19:26:33    185s] <CMD> optDesign -postCTS
[07/12 19:26:33    185s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/12 19:26:33    185s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 19:26:33    185s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 19:26:34    186s] #spOpts: mergeVia=F 
[07/12 19:26:34    187s] GigaOpt running with 1 threads.
[07/12 19:26:34    187s] Info: 1 threads available for lower-level modules during optimization.
[07/12 19:26:34    187s] #spOpts: mergeVia=F 
[07/12 19:26:34    187s] Updating RC grid for preRoute extraction ...
[07/12 19:26:34    187s] Initializing multi-corner capacitance tables ... 
[07/12 19:26:34    187s] Initializing multi-corner resistance tables ...
[07/12 19:26:34    187s] 
[07/12 19:26:34    187s] Creating Lib Analyzer ...
[07/12 19:26:34    187s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 19:26:34    187s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 19:26:34    187s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 19:26:34    187s] 
[07/12 19:26:35    188s] Creating Lib Analyzer, finished. 
[07/12 19:26:35    188s] Setting timing_disable_library_data_to_data_checks to 'true'.
[07/12 19:26:35    188s] Setting timing_disable_user_data_to_data_checks to 'true'.
[07/12 19:26:35    188s] Effort level <high> specified for reg2reg path_group
[07/12 19:26:37    189s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 856.3M, totSessionCpu=0:03:10 **
[07/12 19:26:37    189s] Added -handlePreroute to trialRouteMode
[07/12 19:26:37    189s] *** optDesign -postCTS ***
[07/12 19:26:37    189s] DRC Margin: user margin 0.0; extra margin 0.2
[07/12 19:26:37    189s] Hold Target Slack: user slack 0
[07/12 19:26:37    189s] Setup Target Slack: user slack 0; extra slack 0.1
[07/12 19:26:37    189s] setUsefulSkewMode -ecoRoute false
[07/12 19:26:37    189s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[07/12 19:26:37    189s] Multi-VT timing optimization disabled based on library information.
[07/12 19:26:37    189s] Deleting Cell Server ...
[07/12 19:26:37    189s] Deleting Lib Analyzer.
[07/12 19:26:37    189s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 19:26:37    189s] Summary for sequential cells identification: 
[07/12 19:26:37    189s]   Identified SBFF number: 16
[07/12 19:26:37    189s]   Identified MBFF number: 0
[07/12 19:26:37    189s]   Identified SB Latch number: 0
[07/12 19:26:37    189s]   Identified MB Latch number: 0
[07/12 19:26:37    189s]   Not identified SBFF number: 0
[07/12 19:26:37    189s]   Not identified MBFF number: 0
[07/12 19:26:37    189s]   Not identified SB Latch number: 0
[07/12 19:26:37    189s]   Not identified MB Latch number: 0
[07/12 19:26:37    189s]   Number of sequential cells which are not FFs: 13
[07/12 19:26:37    189s] Creating Cell Server, finished. 
[07/12 19:26:37    189s] 
[07/12 19:26:37    189s] 
[07/12 19:26:37    189s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:26:37    189s]   
[07/12 19:26:37    189s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:26:37    189s]   Deleting Cell Server ...
[07/12 19:26:37    189s] Start to check current routing status for nets...
[07/12 19:26:37    189s] Net CLK is not routed.
[07/12 19:26:37    189s] All nets will be re-routed.
[07/12 19:26:37    189s] End to check current routing status for nets (mem=1113.4M)
[07/12 19:26:37    190s] ### Creating LA Mngr. totSessionCpu=0:03:10 mem=1113.4M
[07/12 19:26:38    190s] ### Creating LA Mngr, finished. totSessionCpu=0:03:11 mem=1113.4M
[07/12 19:26:38    190s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[07/12 19:26:38    190s] [NR-eGR] Started earlyGlobalRoute kernel
[07/12 19:26:38    190s] [NR-eGR] Initial Peak syMemory usage = 1113.4 MB
[07/12 19:26:38    190s] (I)       Reading DB...
[07/12 19:26:38    190s] (I)       before initializing RouteDB syMemory usage = 1118.9 MB
[07/12 19:26:38    190s] (I)       congestionReportName   : 
[07/12 19:26:38    190s] (I)       layerRangeFor2DCongestion : 
[07/12 19:26:38    190s] (I)       buildTerm2TermWires    : 1
[07/12 19:26:38    190s] (I)       doTrackAssignment      : 1
[07/12 19:26:38    190s] (I)       dumpBookshelfFiles     : 0
[07/12 19:26:38    190s] (I)       numThreads             : 1
[07/12 19:26:38    190s] (I)       bufferingAwareRouting  : false
[07/12 19:26:38    190s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 19:26:38    190s] (I)       honorPin               : false
[07/12 19:26:38    190s] (I)       honorPinGuide          : true
[07/12 19:26:38    190s] (I)       honorPartition         : false
[07/12 19:26:38    190s] (I)       allowPartitionCrossover: false
[07/12 19:26:38    190s] (I)       honorSingleEntry       : true
[07/12 19:26:38    190s] (I)       honorSingleEntryStrong : true
[07/12 19:26:38    190s] (I)       handleViaSpacingRule   : false
[07/12 19:26:38    190s] (I)       handleEolSpacingRule   : false
[07/12 19:26:38    190s] (I)       PDConstraint           : none
[07/12 19:26:38    190s] (I)       expBetterNDRHandling   : false
[07/12 19:26:38    190s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 19:26:38    190s] (I)       routingEffortLevel     : 3
[07/12 19:26:38    190s] (I)       effortLevel            : standard
[07/12 19:26:38    190s] [NR-eGR] minRouteLayer          : 2
[07/12 19:26:38    190s] [NR-eGR] maxRouteLayer          : 127
[07/12 19:26:38    190s] (I)       relaxedTopLayerCeiling : 127
[07/12 19:26:38    190s] (I)       relaxedBottomLayerFloor: 2
[07/12 19:26:38    190s] (I)       numRowsPerGCell        : 1
[07/12 19:26:38    190s] (I)       speedUpLargeDesign     : 0
[07/12 19:26:38    190s] (I)       multiThreadingTA       : 1
[07/12 19:26:38    190s] (I)       blkAwareLayerSwitching : 1
[07/12 19:26:38    190s] (I)       optimizationMode       : false
[07/12 19:26:38    190s] (I)       routeSecondPG          : false
[07/12 19:26:38    190s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 19:26:38    190s] (I)       detourLimitForLayerRelax: 0.00
[07/12 19:26:38    190s] (I)       punchThroughDistance   : 500.00
[07/12 19:26:38    190s] (I)       scenicBound            : 1.15
[07/12 19:26:38    190s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 19:26:38    190s] (I)       source-to-sink ratio   : 0.00
[07/12 19:26:38    190s] (I)       targetCongestionRatioH : 1.00
[07/12 19:26:38    190s] (I)       targetCongestionRatioV : 1.00
[07/12 19:26:38    190s] (I)       layerCongestionRatio   : 0.70
[07/12 19:26:38    190s] (I)       m1CongestionRatio      : 0.10
[07/12 19:26:38    190s] (I)       m2m3CongestionRatio    : 0.70
[07/12 19:26:38    190s] (I)       localRouteEffort       : 1.00
[07/12 19:26:38    190s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 19:26:38    190s] (I)       supplyScaleFactorH     : 1.00
[07/12 19:26:38    190s] (I)       supplyScaleFactorV     : 1.00
[07/12 19:26:38    190s] (I)       highlight3DOverflowFactor: 0.00
[07/12 19:26:38    190s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 19:26:38    190s] (I)       routeVias              : 
[07/12 19:26:38    190s] (I)       readTROption           : true
[07/12 19:26:38    190s] (I)       extraSpacingFactor     : 1.00
[07/12 19:26:38    190s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 19:26:38    190s] (I)       routeSelectedNetsOnly  : false
[07/12 19:26:38    190s] (I)       clkNetUseMaxDemand     : false
[07/12 19:26:38    190s] (I)       extraDemandForClocks   : 0
[07/12 19:26:38    190s] (I)       steinerRemoveLayers    : false
[07/12 19:26:38    190s] (I)       demoteLayerScenicScale : 1.00
[07/12 19:26:38    190s] (I)       nonpreferLayerCostScale : 100.00
[07/12 19:26:38    190s] (I)       similarTopologyRoutingFast : false
[07/12 19:26:38    190s] (I)       spanningTreeRefinement : false
[07/12 19:26:38    190s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 19:26:38    190s] (I)       starting read tracks
[07/12 19:26:38    190s] (I)       build grid graph
[07/12 19:26:38    190s] (I)       build grid graph start
[07/12 19:26:38    190s] [NR-eGR] Layer1 has no routable track
[07/12 19:26:38    190s] [NR-eGR] Layer2 has single uniform track structure
[07/12 19:26:38    190s] [NR-eGR] Layer3 has single uniform track structure
[07/12 19:26:38    190s] [NR-eGR] Layer4 has single uniform track structure
[07/12 19:26:38    190s] [NR-eGR] Layer5 has single uniform track structure
[07/12 19:26:38    190s] [NR-eGR] Layer6 has single uniform track structure
[07/12 19:26:38    190s] [NR-eGR] Layer7 has single uniform track structure
[07/12 19:26:38    190s] [NR-eGR] Layer8 has single uniform track structure
[07/12 19:26:38    190s] [NR-eGR] Layer9 has single uniform track structure
[07/12 19:26:38    190s] [NR-eGR] Layer10 has single uniform track structure
[07/12 19:26:38    190s] (I)       build grid graph end
[07/12 19:26:38    190s] (I)       numViaLayers=10
[07/12 19:26:38    190s] (I)       Reading via via1_8 for layer: 0 
[07/12 19:26:38    190s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:26:38    190s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:26:38    190s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:26:38    190s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:26:38    190s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:26:38    190s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:26:38    190s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:26:38    190s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:26:38    190s] (I)       end build via table
[07/12 19:26:38    190s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5676 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 19:26:38    190s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 19:26:38    190s] (I)       readDataFromPlaceDB
[07/12 19:26:38    190s] (I)       Read net information..
[07/12 19:26:38    190s] [NR-eGR] Read numTotalNets=14294  numIgnoredNets=0
[07/12 19:26:38    190s] (I)       Read testcase time = 0.020 seconds
[07/12 19:26:38    190s] 
[07/12 19:26:38    190s] (I)       read default dcut vias
[07/12 19:26:38    190s] (I)       Reading via via1_8 for layer: 0 
[07/12 19:26:38    190s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:26:38    190s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:26:38    190s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:26:38    190s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:26:38    190s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:26:38    190s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:26:38    190s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:26:38    190s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:26:38    190s] (I)       build grid graph start
[07/12 19:26:38    190s] (I)       build grid graph end
[07/12 19:26:38    190s] (I)       Model blockage into capacity
[07/12 19:26:38    190s] (I)       Read numBlocks=5676  numPreroutedWires=0  numCapScreens=0
[07/12 19:26:38    190s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 19:26:38    190s] (I)       blocked area on Layer2 : 848904000  (0.38%)
[07/12 19:26:38    190s] (I)       blocked area on Layer3 : 1029638400  (0.46%)
[07/12 19:26:38    190s] (I)       blocked area on Layer4 : 1431792000  (0.64%)
[07/12 19:26:38    190s] (I)       blocked area on Layer5 : 1661817600  (0.74%)
[07/12 19:26:38    190s] (I)       blocked area on Layer6 : 1797694400  (0.80%)
[07/12 19:26:38    190s] (I)       blocked area on Layer7 : 6676480000  (2.96%)
[07/12 19:26:38    190s] (I)       blocked area on Layer8 : 7302400000  (3.24%)
[07/12 19:26:38    190s] (I)       blocked area on Layer9 : 33666560000  (14.94%)
[07/12 19:26:38    190s] (I)       blocked area on Layer10 : 89567232000  (39.74%)
[07/12 19:26:38    190s] (I)       Modeling time = 0.030 seconds
[07/12 19:26:38    190s] 
[07/12 19:26:38    190s] (I)       Number of ignored nets = 0
[07/12 19:26:38    190s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 19:26:38    190s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 19:26:38    190s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 19:26:38    190s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 19:26:38    190s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 19:26:38    190s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 19:26:38    190s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 19:26:38    190s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 19:26:38    190s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 19:26:38    190s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 19:26:38    190s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1121.2 MB
[07/12 19:26:38    190s] (I)       Ndr track 0 does not exist
[07/12 19:26:38    190s] (I)       Layer1  viaCost=200.00
[07/12 19:26:38    190s] (I)       Layer2  viaCost=200.00
[07/12 19:26:38    190s] (I)       Layer3  viaCost=100.00
[07/12 19:26:38    190s] (I)       Layer4  viaCost=100.00
[07/12 19:26:38    190s] (I)       Layer5  viaCost=100.00
[07/12 19:26:38    190s] (I)       Layer6  viaCost=100.00
[07/12 19:26:38    190s] (I)       Layer7  viaCost=100.00
[07/12 19:26:38    190s] (I)       Layer8  viaCost=100.00
[07/12 19:26:38    190s] (I)       Layer9  viaCost=100.00
[07/12 19:26:38    190s] (I)       ---------------------Grid Graph Info--------------------
[07/12 19:26:38    190s] (I)       routing area        :  (0, 0) - (475760, 473760)
[07/12 19:26:38    190s] (I)       core area           :  (10260, 10080) - (465500, 463680)
[07/12 19:26:38    190s] (I)       Site Width          :   380  (dbu)
[07/12 19:26:38    190s] (I)       Row Height          :  2800  (dbu)
[07/12 19:26:38    190s] (I)       GCell Width         :  2800  (dbu)
[07/12 19:26:38    190s] (I)       GCell Height        :  2800  (dbu)
[07/12 19:26:38    190s] (I)       grid                :   170   169    10
[07/12 19:26:38    190s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/12 19:26:38    190s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/12 19:26:38    190s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 19:26:38    190s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 19:26:38    190s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 19:26:38    190s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 19:26:38    190s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/12 19:26:38    190s] (I)       Total num of tracks :     0  1252  1692   849   845   849   281   282   147   141
[07/12 19:26:38    190s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 19:26:38    190s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 19:26:38    190s] (I)       --------------------------------------------------------
[07/12 19:26:38    190s] 
[07/12 19:26:38    190s] [NR-eGR] ============ Routing rule table ============
[07/12 19:26:38    190s] [NR-eGR] Rule id 0. Nets 14294 
[07/12 19:26:38    190s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 19:26:38    190s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 19:26:38    190s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:26:38    190s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:26:38    190s] [NR-eGR] ========================================
[07/12 19:26:38    190s] [NR-eGR] 
[07/12 19:26:38    190s] (I)       After initializing earlyGlobalRoute syMemory usage = 1121.2 MB
[07/12 19:26:38    190s] (I)       Loading and dumping file time : 0.25 seconds
[07/12 19:26:38    190s] (I)       ============= Initialization =============
[07/12 19:26:38    190s] (I)       totalPins=56101  totalGlobalPin=55709 (99.30%)
[07/12 19:26:38    191s] (I)       total 2D Cap : 1057802 = (499061 H, 558741 V)
[07/12 19:26:38    191s] [NR-eGR] Layer group 1: route 14294 net(s) in layer range [2, 10]
[07/12 19:26:38    191s] (I)       ============  Phase 1a Route ============
[07/12 19:26:38    191s] (I)       Phase 1a runs 0.13 seconds
[07/12 19:26:38    191s] (I)       Usage: 161128 = (85526 H, 75602 V) = (17.14% H, 13.53% V) = (1.197e+05um H, 1.058e+05um V)
[07/12 19:26:38    191s] (I)       
[07/12 19:26:38    191s] (I)       ============  Phase 1b Route ============
[07/12 19:26:38    191s] (I)       Usage: 161128 = (85526 H, 75602 V) = (17.14% H, 13.53% V) = (1.197e+05um H, 1.058e+05um V)
[07/12 19:26:38    191s] (I)       
[07/12 19:26:38    191s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.255792e+05um
[07/12 19:26:38    191s] (I)       ============  Phase 1c Route ============
[07/12 19:26:38    191s] (I)       Usage: 161128 = (85526 H, 75602 V) = (17.14% H, 13.53% V) = (1.197e+05um H, 1.058e+05um V)
[07/12 19:26:38    191s] (I)       
[07/12 19:26:38    191s] (I)       ============  Phase 1d Route ============
[07/12 19:26:38    191s] (I)       Usage: 161128 = (85526 H, 75602 V) = (17.14% H, 13.53% V) = (1.197e+05um H, 1.058e+05um V)
[07/12 19:26:38    191s] (I)       
[07/12 19:26:38    191s] (I)       ============  Phase 1e Route ============
[07/12 19:26:38    191s] (I)       Phase 1e runs 0.00 seconds
[07/12 19:26:38    191s] (I)       Usage: 161128 = (85526 H, 75602 V) = (17.14% H, 13.53% V) = (1.197e+05um H, 1.058e+05um V)
[07/12 19:26:38    191s] (I)       
[07/12 19:26:38    191s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.255792e+05um
[07/12 19:26:38    191s] [NR-eGR] 
[07/12 19:26:38    191s] (I)       ============  Phase 1l Route ============
[07/12 19:26:39    191s] (I)       Phase 1l runs 0.19 seconds
[07/12 19:26:39    191s] (I)       
[07/12 19:26:39    191s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[07/12 19:26:39    191s] [NR-eGR]                OverCon         OverCon            
[07/12 19:26:39    191s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[07/12 19:26:39    191s] [NR-eGR] Layer              (1)             (3)    OverCon 
[07/12 19:26:39    191s] [NR-eGR] ---------------------------------------------------
[07/12 19:26:39    191s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:26:39    191s] [NR-eGR] Layer2      23( 0.08%)       1( 0.00%)   ( 0.08%) 
[07/12 19:26:39    191s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:26:39    191s] [NR-eGR] Layer4      15( 0.05%)       0( 0.00%)   ( 0.05%) 
[07/12 19:26:39    191s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:26:39    191s] [NR-eGR] Layer6       1( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:26:39    191s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:26:39    191s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:26:39    191s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:26:39    191s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[07/12 19:26:39    191s] [NR-eGR] ---------------------------------------------------
[07/12 19:26:39    191s] [NR-eGR] Total       39( 0.02%)       1( 0.00%)   ( 0.02%) 
[07/12 19:26:39    191s] [NR-eGR] 
[07/12 19:26:39    191s] (I)       Total Global Routing Runtime: 0.48 seconds
[07/12 19:26:39    191s] (I)       total 2D Cap : 1059244 = (499801 H, 559443 V)
[07/12 19:26:39    191s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/12 19:26:39    191s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[07/12 19:26:39    191s] (I)       ============= track Assignment ============
[07/12 19:26:39    191s] (I)       extract Global 3D Wires
[07/12 19:26:39    191s] (I)       Extract Global WL : time=0.01
[07/12 19:26:39    191s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[07/12 19:26:39    191s] (I)       Initialization real time=0.00 seconds
[07/12 19:26:39    191s] (I)       Run Multi-thread track assignment
[07/12 19:26:39    191s] (I)       merging nets...
[07/12 19:26:39    191s] (I)       merging nets done
[07/12 19:26:39    191s] (I)       Kernel real time=0.36 seconds
[07/12 19:26:39    191s] (I)       End Greedy Track Assignment
[07/12 19:26:39    192s] [NR-eGR] --------------------------------------------------------------------------
[07/12 19:26:39    192s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 56101
[07/12 19:26:39    192s] [NR-eGR] Layer2(metal2)(V) length: 5.534301e+04um, number of vias: 73891
[07/12 19:26:39    192s] [NR-eGR] Layer3(metal3)(H) length: 1.047630e+05um, number of vias: 25465
[07/12 19:26:39    192s] [NR-eGR] Layer4(metal4)(V) length: 4.009509e+04um, number of vias: 2550
[07/12 19:26:39    192s] [NR-eGR] Layer5(metal5)(H) length: 1.732192e+04um, number of vias: 1783
[07/12 19:26:39    192s] [NR-eGR] Layer6(metal6)(V) length: 1.883432e+04um, number of vias: 89
[07/12 19:26:39    192s] [NR-eGR] Layer7(metal7)(H) length: 1.052190e+03um, number of vias: 43
[07/12 19:26:39    192s] [NR-eGR] Layer8(metal8)(V) length: 1.012200e+03um, number of vias: 0
[07/12 19:26:39    192s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[07/12 19:26:39    192s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[07/12 19:26:39    192s] [NR-eGR] Total length: 2.384217e+05um, number of vias: 159922
[07/12 19:26:39    192s] [NR-eGR] --------------------------------------------------------------------------
[07/12 19:26:39    192s] [NR-eGR] Total clock nets wire length: 1.235615e+04um 
[07/12 19:26:39    192s] [NR-eGR] --------------------------------------------------------------------------
[07/12 19:26:39    192s] [NR-eGR] End Peak syMemory usage = 1122.2 MB
[07/12 19:26:39    192s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.41 seconds
[07/12 19:26:39    192s] ### Creating LA Mngr. totSessionCpu=0:03:12 mem=1119.9M
[07/12 19:26:39    192s] Updating RC grid for preRoute extraction ...
[07/12 19:26:39    192s] Initializing multi-corner capacitance tables ... 
[07/12 19:26:39    192s] Initializing multi-corner resistance tables ...
[07/12 19:26:40    192s] ### Creating LA Mngr, finished. totSessionCpu=0:03:13 mem=1119.9M
[07/12 19:26:40    192s] Extraction called for design 'top_entity' of instances=12806 and nets=16440 using extraction engine 'preRoute' .
[07/12 19:26:40    192s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 19:26:40    192s] Type 'man IMPEXT-3530' for more detail.
[07/12 19:26:40    192s] PreRoute RC Extraction called for design top_entity.
[07/12 19:26:40    192s] RC Extraction called in multi-corner(1) mode.
[07/12 19:26:40    192s] RCMode: PreRoute
[07/12 19:26:40    192s]       RC Corner Indexes            0   
[07/12 19:26:40    192s] Capacitance Scaling Factor   : 1.00000 
[07/12 19:26:40    192s] Resistance Scaling Factor    : 1.00000 
[07/12 19:26:40    192s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 19:26:40    192s] Clock Res. Scaling Factor    : 1.00000 
[07/12 19:26:40    192s] Shrink Factor                : 1.00000
[07/12 19:26:40    192s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 19:26:40    192s] Using capacitance table file ...
[07/12 19:26:40    192s] Updating RC grid for preRoute extraction ...
[07/12 19:26:40    192s] Initializing multi-corner capacitance tables ... 
[07/12 19:26:40    192s] Initializing multi-corner resistance tables ...
[07/12 19:26:40    193s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1119.906M)
[07/12 19:26:40    193s] 
[07/12 19:26:40    193s] Footprint cell infomation for calculating maxBufDist
[07/12 19:26:40    193s] *info: There are 9 candidate Buffer cells
[07/12 19:26:40    193s] *info: There are 6 candidate Inverter cells
[07/12 19:26:40    193s] 
[07/12 19:26:43    195s] Compute RC Scale Done ...
[07/12 19:26:43    195s] #################################################################################
[07/12 19:26:43    195s] # Design Stage: PreRoute
[07/12 19:26:43    195s] # Design Name: top_entity
[07/12 19:26:43    195s] # Design Mode: 90nm
[07/12 19:26:43    195s] # Analysis Mode: MMMC Non-OCV 
[07/12 19:26:43    195s] # Parasitics Mode: No SPEF/RCDB
[07/12 19:26:43    195s] # Signoff Settings: SI Off 
[07/12 19:26:43    195s] #################################################################################
[07/12 19:26:44    196s] Calculate delays in Single mode...
[07/12 19:26:44    196s] Topological Sorting (REAL = 0:00:00.0, MEM = 1339.2M, InitMEM = 1339.2M)
[07/12 19:26:44    196s] Start delay calculation (fullDC) (1 T). (MEM=1339.2)
[07/12 19:26:44    196s] End AAE Lib Interpolated Model. (MEM=1355.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:26:55    207s] Total number of fetched objects 16581
[07/12 19:26:55    207s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[07/12 19:26:55    207s] End delay calculation. (MEM=1329.53 CPU=0:00:11.0 REAL=0:00:11.0)
[07/12 19:26:55    207s] End delay calculation (fullDC). (MEM=1329.53 CPU=0:00:11.5 REAL=0:00:11.0)
[07/12 19:26:55    207s] *** CDM Built up (cpu=0:00:12.1  real=0:00:12.0  mem= 1329.5M) ***
[07/12 19:26:56    209s] *** Done Building Timing Graph (cpu=0:00:13.3 real=0:00:13.0 totSessionCpu=0:03:29 mem=1329.5M)
[07/12 19:26:58    211s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.345  |  0.840  |  0.345  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    480 (480)     |   -0.190   |    480 (480)     |
|   max_tran     |   259 (10217)    |   -0.413   |   259 (10217)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.128%
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 963.0M, totSessionCpu=0:03:31 **
[07/12 19:26:58    211s] ** INFO : this run is activating low effort ccoptDesign flow
[07/12 19:26:58    211s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 19:26:58    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:31 mem=1186.9M
[07/12 19:26:58    211s] #spOpts: mergeVia=F 
[07/12 19:26:58    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:31 mem=1186.9M
[07/12 19:27:00    212s] *** Starting optimizing excluded clock nets MEM= 1187.9M) ***
[07/12 19:27:00    212s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1187.9M) ***
[07/12 19:27:00    212s] *** Starting optimizing excluded clock nets MEM= 1187.9M) ***
[07/12 19:27:00    212s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1187.9M) ***
[07/12 19:27:01    213s] Begin: GigaOpt DRV Optimization
[07/12 19:27:01    214s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 19:27:01    214s] Info: 1 clock net  excluded from IPO operation.
[07/12 19:27:01    214s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 19:27:01    214s] ### Creating PhyDesignMc. totSessionCpu=0:03:34 mem=1211.9M
[07/12 19:27:01    214s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:34 mem=1211.9M
[07/12 19:27:02    214s] 
[07/12 19:27:02    214s] Creating Lib Analyzer ...
[07/12 19:27:02    214s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 19:27:02    214s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 19:27:02    214s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 19:27:02    214s] 
[07/12 19:27:02    215s] Creating Lib Analyzer, finished. 
[07/12 19:27:02    215s] 
[07/12 19:27:02    215s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[07/12 19:27:02    215s] ### Creating LA Mngr. totSessionCpu=0:03:35 mem=1211.9M
[07/12 19:27:02    215s] ### Creating LA Mngr, finished. totSessionCpu=0:03:35 mem=1211.9M
[07/12 19:27:07    219s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:27:07    219s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/12 19:27:07    219s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:27:07    219s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/12 19:27:07    219s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:27:07    219s] Info: violation cost 18557.025391 (cap = 674.962708, tran = 17882.062500, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 19:27:07    219s] |   371| 13947|    -0.45|   502|   502|    -0.20|     0|     0|     0|     0|     0.35|     0.00|       0|       0|       0|  57.13|          |         |
[07/12 19:29:47    378s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 19:29:47    378s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.59|     0.00|     284|       0|     261|  57.85|   0:02:40|  1559.1M|
[07/12 19:29:47    378s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 19:29:47    379s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.59|     0.00|       0|       0|       0|  57.85| 0:00:00.0|  1559.1M|
[07/12 19:29:47    379s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:29:47    379s] **** Begin NDR-Layer Usage Statistics ****
[07/12 19:29:47    379s] Layer 4 has 33 constrained nets 
[07/12 19:29:47    379s] **** End NDR-Layer Usage Statistics ****
[07/12 19:29:47    379s] 
[07/12 19:29:47    379s] *** Finish DRV Fixing (cpu=0:02:40 real=0:02:41 mem=1559.1M) ***
[07/12 19:29:47    379s] 
[07/12 19:29:48    379s] *** Starting refinePlace (0:06:19 mem=1575.1M) ***
[07/12 19:29:48    379s] Total net bbox length = 1.692e+05 (8.564e+04 8.352e+04) (ext = 1.373e+04)
[07/12 19:29:48    379s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:29:48    379s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[07/12 19:29:48    379s] Type 'man IMPSP-5140' for more detail.
[07/12 19:29:48    379s] **WARN: (IMPSP-315):	Found 13090 instances insts with no PG Term connections.
[07/12 19:29:48    379s] Type 'man IMPSP-315' for more detail.
[07/12 19:29:48    379s] default core: bins with density >  0.75 =    0 % ( 0 / 289 )
[07/12 19:29:48    379s] Density distribution unevenness ratio = 4.800%
[07/12 19:29:48    379s] RPlace IncrNP Skipped
[07/12 19:29:48    379s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1575.1MB) @(0:06:19 - 0:06:19).
[07/12 19:29:48    379s] Starting refinePlace ...
[07/12 19:29:48    379s] default core: bins with density >  0.75 =    0 % ( 0 / 289 )
[07/12 19:29:48    379s] Density distribution unevenness ratio = 4.789%
[07/12 19:29:48    379s]   Spread Effort: high, pre-route mode, useDDP on.
[07/12 19:29:48    379s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1575.1MB) @(0:06:19 - 0:06:20).
[07/12 19:29:48    379s] Move report: preRPlace moves 545 insts, mean move: 0.31 um, max move: 1.97 um
[07/12 19:29:48    379s] 	Max move on inst (datapath_0/mem_access_map/DRAM_0/FE_OFC97_n2699): (185.82, 66.64) --> (185.25, 65.24)
[07/12 19:29:48    379s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[07/12 19:29:48    379s] wireLenOptFixPriorityInst 0 inst fixed
[07/12 19:29:49    380s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:29:49    380s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1575.1MB) @(0:06:20 - 0:06:20).
[07/12 19:29:49    380s] Move report: Detail placement moves 545 insts, mean move: 0.31 um, max move: 1.97 um
[07/12 19:29:49    380s] 	Max move on inst (datapath_0/mem_access_map/DRAM_0/FE_OFC97_n2699): (185.82, 66.64) --> (185.25, 65.24)
[07/12 19:29:49    380s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1575.1MB
[07/12 19:29:49    380s] Statistics of distance of Instance movement in refine placement:
[07/12 19:29:49    380s]   maximum (X+Y) =         1.97 um
[07/12 19:29:49    380s]   inst (datapath_0/mem_access_map/DRAM_0/FE_OFC97_n2699) with max move: (185.82, 66.64) -> (185.25, 65.24)
[07/12 19:29:49    380s]   mean    (X+Y) =         0.31 um
[07/12 19:29:49    380s] Summary Report:
[07/12 19:29:49    380s] Instances move: 545 (out of 13090 movable)
[07/12 19:29:49    380s] Instances flipped: 0
[07/12 19:29:49    380s] Mean displacement: 0.31 um
[07/12 19:29:49    380s] Max displacement: 1.97 um (Instance: datapath_0/mem_access_map/DRAM_0/FE_OFC97_n2699) (185.82, 66.64) -> (185.25, 65.24)
[07/12 19:29:49    380s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
[07/12 19:29:49    380s] Total instances moved : 545
[07/12 19:29:49    380s] Total net bbox length = 1.693e+05 (8.575e+04 8.352e+04) (ext = 1.373e+04)
[07/12 19:29:49    380s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1575.1MB
[07/12 19:29:49    380s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1575.1MB) @(0:06:19 - 0:06:20).
[07/12 19:29:49    380s] *** Finished refinePlace (0:06:20 mem=1575.1M) ***
[07/12 19:29:49    380s] *** maximum move = 1.97 um ***
[07/12 19:29:49    380s] *** Finished re-routing un-routed nets (1575.1M) ***
[07/12 19:29:49    380s] 
[07/12 19:29:49    380s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1575.1M) ***
[07/12 19:29:49    380s] End: GigaOpt DRV Optimization
[07/12 19:29:49    380s] GigaOpt DRV: restore maxLocalDensity to 0.98
[07/12 19:29:51    382s] 
------------------------------------------------------------
     Summary (cpu=2.78min real=2.80min mem=1264.3M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.592  |  1.401  |  0.592  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.853%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:13, real = 0:03:14, mem = 991.0M, totSessionCpu=0:06:23 **
[07/12 19:29:51    382s] 
[07/12 19:29:51    382s] Active setup views:
[07/12 19:29:51    382s]  default
[07/12 19:29:51    382s]   Dominating endpoints: 0
[07/12 19:29:51    382s]   Dominating TNS: -0.000
[07/12 19:29:51    382s] 
[07/12 19:29:51    382s] *** Timing Is met
[07/12 19:29:51    382s] *** Check timing (0:00:00.0)
[07/12 19:29:51    382s] Deleting Lib Analyzer.
[07/12 19:29:51    382s] **INFO: Flow update: Design timing is met.
[07/12 19:29:51    382s] **INFO: Flow update: Design timing is met.
[07/12 19:29:51    382s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 19:29:51    383s] Info: 1 clock net  excluded from IPO operation.
[07/12 19:29:51    383s] ### Creating LA Mngr. totSessionCpu=0:06:23 mem=1260.3M
[07/12 19:29:51    383s] ### Creating LA Mngr, finished. totSessionCpu=0:06:23 mem=1260.3M
[07/12 19:29:51    383s] Begin: Area Reclaim Optimization
[07/12 19:29:51    383s] 
[07/12 19:29:51    383s] Creating Lib Analyzer ...
[07/12 19:29:52    383s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 19:29:52    383s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 19:29:52    383s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 19:29:52    383s] 
[07/12 19:29:52    383s] Creating Lib Analyzer, finished. 
[07/12 19:29:52    383s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 19:29:52    383s] ### Creating PhyDesignMc. totSessionCpu=0:06:24 mem=1397.9M
[07/12 19:29:52    383s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:24 mem=1397.9M
[07/12 19:29:52    383s] 
[07/12 19:29:52    383s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.5393} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/12 19:29:52    383s] ### Creating LA Mngr. totSessionCpu=0:06:24 mem=1397.9M
[07/12 19:29:52    383s] ### Creating LA Mngr, finished. totSessionCpu=0:06:24 mem=1397.9M
[07/12 19:29:53    384s] Usable buffer cells for single buffer setup transform:
[07/12 19:29:53    384s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[07/12 19:29:53    384s] Number of usable buffer cells above: 9
[07/12 19:29:53    384s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 57.85
[07/12 19:29:53    384s] +----------+---------+--------+--------+------------+--------+
[07/12 19:29:53    384s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[07/12 19:29:53    384s] +----------+---------+--------+--------+------------+--------+
[07/12 19:29:53    384s] |    57.85%|        -|   0.020|   0.000|   0:00:00.0| 1397.9M|
[07/12 19:29:56    387s] |    57.85%|        1|   0.020|   0.000|   0:00:03.0| 1397.9M|
[07/12 19:29:56    387s] |    57.85%|        1|   0.020|   0.000|   0:00:00.0| 1397.9M|
[07/12 19:29:56    387s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[07/12 19:29:58    389s] |    57.85%|       31|   0.020|   0.000|   0:00:02.0| 1397.9M|
[07/12 19:29:59    390s] |    57.83%|       10|   0.020|   0.000|   0:00:01.0| 1397.9M|
[07/12 19:29:59    390s] |    57.83%|        0|   0.020|   0.000|   0:00:00.0| 1397.9M|
[07/12 19:30:01    392s] |    57.83%|        2|   0.020|   0.000|   0:00:02.0| 1397.9M|
[07/12 19:30:01    392s] |    57.83%|        0|   0.020|   0.000|   0:00:00.0| 1397.9M|
[07/12 19:30:01    392s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[07/12 19:30:01    392s] |    57.83%|        0|   0.020|   0.000|   0:00:00.0| 1397.9M|
[07/12 19:30:01    392s] +----------+---------+--------+--------+------------+--------+
[07/12 19:30:01    392s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 57.83
[07/12 19:30:01    392s] 
[07/12 19:30:01    392s] ** Summary: Restruct = 2 Buffer Deletion = 16 Declone = 0 Resize = 2 **
[07/12 19:30:01    392s] --------------------------------------------------------------
[07/12 19:30:01    392s] |                                   | Total     | Sequential |
[07/12 19:30:01    392s] --------------------------------------------------------------
[07/12 19:30:01    392s] | Num insts resized                 |       2  |       0    |
[07/12 19:30:01    392s] | Num insts undone                  |       0  |       0    |
[07/12 19:30:01    392s] | Num insts Downsized               |       2  |       0    |
[07/12 19:30:01    392s] | Num insts Samesized               |       0  |       0    |
[07/12 19:30:01    392s] | Num insts Upsized                 |       0  |       0    |
[07/12 19:30:01    392s] | Num multiple commits+uncommits    |       0  |       -    |
[07/12 19:30:01    392s] --------------------------------------------------------------
[07/12 19:30:01    392s] **** Begin NDR-Layer Usage Statistics ****
[07/12 19:30:01    392s] Layer 4 has 2 constrained nets 
[07/12 19:30:01    392s] **** End NDR-Layer Usage Statistics ****
[07/12 19:30:01    392s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:09.4) (real = 0:00:10.0) **
[07/12 19:30:01    392s] *** Starting refinePlace (0:06:33 mem=1397.9M) ***
[07/12 19:30:01    392s] Total net bbox length = 1.693e+05 (8.575e+04 8.351e+04) (ext = 1.373e+04)
[07/12 19:30:01    392s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:30:01    392s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[07/12 19:30:01    392s] Type 'man IMPSP-5140' for more detail.
[07/12 19:30:01    392s] **WARN: (IMPSP-315):	Found 13074 instances insts with no PG Term connections.
[07/12 19:30:01    392s] Type 'man IMPSP-315' for more detail.
[07/12 19:30:01    392s] Starting refinePlace ...
[07/12 19:30:02    393s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:30:02    393s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1397.9MB) @(0:06:33 - 0:06:33).
[07/12 19:30:02    393s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:30:02    393s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1397.9MB
[07/12 19:30:02    393s] Statistics of distance of Instance movement in refine placement:
[07/12 19:30:02    393s]   maximum (X+Y) =         0.00 um
[07/12 19:30:02    393s]   mean    (X+Y) =         0.00 um
[07/12 19:30:02    393s] Total instances flipped for legalization: 2
[07/12 19:30:02    393s] Summary Report:
[07/12 19:30:02    393s] Instances move: 0 (out of 13074 movable)
[07/12 19:30:02    393s] Instances flipped: 2
[07/12 19:30:02    393s] Mean displacement: 0.00 um
[07/12 19:30:02    393s] Max displacement: 0.00 um 
[07/12 19:30:02    393s] Total instances moved : 0
[07/12 19:30:02    393s] Total net bbox length = 1.693e+05 (8.575e+04 8.350e+04) (ext = 1.373e+04)
[07/12 19:30:02    393s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1397.9MB
[07/12 19:30:02    393s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1397.9MB) @(0:06:33 - 0:06:33).
[07/12 19:30:02    393s] *** Finished refinePlace (0:06:33 mem=1397.9M) ***
[07/12 19:30:02    393s] *** maximum move = 0.00 um ***
[07/12 19:30:02    393s] *** Finished re-routing un-routed nets (1397.9M) ***
[07/12 19:30:02    393s] 
[07/12 19:30:02    393s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1397.9M) ***
[07/12 19:30:02    393s] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1264.31M, totSessionCpu=0:06:34).
[07/12 19:30:03    393s] ### Creating LA Mngr. totSessionCpu=0:06:34 mem=1264.3M
[07/12 19:30:03    393s] ### Creating LA Mngr, finished. totSessionCpu=0:06:34 mem=1264.3M
[07/12 19:30:03    393s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[07/12 19:30:03    394s] [PSP]     Started earlyGlobalRoute kernel
[07/12 19:30:03    394s] [PSP]     Initial Peak syMemory usage = 1264.3 MB
[07/12 19:30:03    394s] (I)       Reading DB...
[07/12 19:30:03    394s] (I)       before initializing RouteDB syMemory usage = 1269.8 MB
[07/12 19:30:03    394s] (I)       congestionReportName   : 
[07/12 19:30:03    394s] (I)       layerRangeFor2DCongestion : 
[07/12 19:30:03    394s] (I)       buildTerm2TermWires    : 1
[07/12 19:30:03    394s] (I)       doTrackAssignment      : 1
[07/12 19:30:03    394s] (I)       dumpBookshelfFiles     : 0
[07/12 19:30:03    394s] (I)       numThreads             : 1
[07/12 19:30:03    394s] (I)       bufferingAwareRouting  : false
[07/12 19:30:03    394s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 19:30:03    394s] (I)       honorPin               : false
[07/12 19:30:03    394s] (I)       honorPinGuide          : true
[07/12 19:30:03    394s] (I)       honorPartition         : false
[07/12 19:30:03    394s] (I)       allowPartitionCrossover: false
[07/12 19:30:03    394s] (I)       honorSingleEntry       : true
[07/12 19:30:03    394s] (I)       honorSingleEntryStrong : true
[07/12 19:30:03    394s] (I)       handleViaSpacingRule   : false
[07/12 19:30:03    394s] (I)       handleEolSpacingRule   : false
[07/12 19:30:03    394s] (I)       PDConstraint           : none
[07/12 19:30:03    394s] (I)       expBetterNDRHandling   : false
[07/12 19:30:03    394s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 19:30:03    394s] (I)       routingEffortLevel     : 3
[07/12 19:30:03    394s] (I)       effortLevel            : standard
[07/12 19:30:03    394s] [NR-eGR] minRouteLayer          : 2
[07/12 19:30:03    394s] [NR-eGR] maxRouteLayer          : 127
[07/12 19:30:03    394s] (I)       relaxedTopLayerCeiling : 127
[07/12 19:30:03    394s] (I)       relaxedBottomLayerFloor: 2
[07/12 19:30:03    394s] (I)       numRowsPerGCell        : 1
[07/12 19:30:03    394s] (I)       speedUpLargeDesign     : 0
[07/12 19:30:03    394s] (I)       multiThreadingTA       : 1
[07/12 19:30:03    394s] (I)       blkAwareLayerSwitching : 1
[07/12 19:30:03    394s] (I)       optimizationMode       : false
[07/12 19:30:03    394s] (I)       routeSecondPG          : false
[07/12 19:30:03    394s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 19:30:03    394s] (I)       detourLimitForLayerRelax: 0.00
[07/12 19:30:03    394s] (I)       punchThroughDistance   : 500.00
[07/12 19:30:03    394s] (I)       scenicBound            : 1.15
[07/12 19:30:03    394s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 19:30:03    394s] (I)       source-to-sink ratio   : 0.00
[07/12 19:30:03    394s] (I)       targetCongestionRatioH : 1.00
[07/12 19:30:03    394s] (I)       targetCongestionRatioV : 1.00
[07/12 19:30:03    394s] (I)       layerCongestionRatio   : 0.70
[07/12 19:30:03    394s] (I)       m1CongestionRatio      : 0.10
[07/12 19:30:03    394s] (I)       m2m3CongestionRatio    : 0.70
[07/12 19:30:03    394s] (I)       localRouteEffort       : 1.00
[07/12 19:30:03    394s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 19:30:03    394s] (I)       supplyScaleFactorH     : 1.00
[07/12 19:30:03    394s] (I)       supplyScaleFactorV     : 1.00
[07/12 19:30:03    394s] (I)       highlight3DOverflowFactor: 0.00
[07/12 19:30:03    394s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 19:30:03    394s] (I)       routeVias              : 
[07/12 19:30:03    394s] (I)       readTROption           : true
[07/12 19:30:03    394s] (I)       extraSpacingFactor     : 1.00
[07/12 19:30:03    394s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 19:30:03    394s] (I)       routeSelectedNetsOnly  : false
[07/12 19:30:03    394s] (I)       clkNetUseMaxDemand     : false
[07/12 19:30:03    394s] (I)       extraDemandForClocks   : 0
[07/12 19:30:03    394s] (I)       steinerRemoveLayers    : false
[07/12 19:30:03    394s] (I)       demoteLayerScenicScale : 1.00
[07/12 19:30:03    394s] (I)       nonpreferLayerCostScale : 100.00
[07/12 19:30:03    394s] (I)       similarTopologyRoutingFast : false
[07/12 19:30:03    394s] (I)       spanningTreeRefinement : false
[07/12 19:30:03    394s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 19:30:03    394s] (I)       starting read tracks
[07/12 19:30:03    394s] (I)       build grid graph
[07/12 19:30:03    394s] (I)       build grid graph start
[07/12 19:30:03    394s] [NR-eGR] Layer1 has no routable track
[07/12 19:30:03    394s] [NR-eGR] Layer2 has single uniform track structure
[07/12 19:30:03    394s] [NR-eGR] Layer3 has single uniform track structure
[07/12 19:30:03    394s] [NR-eGR] Layer4 has single uniform track structure
[07/12 19:30:03    394s] [NR-eGR] Layer5 has single uniform track structure
[07/12 19:30:03    394s] [NR-eGR] Layer6 has single uniform track structure
[07/12 19:30:03    394s] [NR-eGR] Layer7 has single uniform track structure
[07/12 19:30:03    394s] [NR-eGR] Layer8 has single uniform track structure
[07/12 19:30:03    394s] [NR-eGR] Layer9 has single uniform track structure
[07/12 19:30:03    394s] [NR-eGR] Layer10 has single uniform track structure
[07/12 19:30:03    394s] (I)       build grid graph end
[07/12 19:30:03    394s] (I)       numViaLayers=10
[07/12 19:30:03    394s] (I)       Reading via via1_8 for layer: 0 
[07/12 19:30:03    394s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:30:03    394s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:30:03    394s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:30:03    394s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:30:03    394s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:30:03    394s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:30:03    394s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:30:03    394s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:30:03    394s] (I)       end build via table
[07/12 19:30:03    394s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5676 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 19:30:03    394s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 19:30:03    394s] (I)       readDataFromPlaceDB
[07/12 19:30:03    394s] (I)       Read net information..
[07/12 19:30:03    394s] [NR-eGR] Read numTotalNets=14562  numIgnoredNets=0
[07/12 19:30:03    394s] (I)       Read testcase time = 0.010 seconds
[07/12 19:30:03    394s] 
[07/12 19:30:03    394s] (I)       read default dcut vias
[07/12 19:30:03    394s] (I)       Reading via via1_8 for layer: 0 
[07/12 19:30:03    394s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:30:03    394s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:30:03    394s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:30:03    394s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:30:03    394s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:30:03    394s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:30:03    394s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:30:03    394s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:30:03    394s] (I)       build grid graph start
[07/12 19:30:03    394s] (I)       build grid graph end
[07/12 19:30:03    394s] (I)       Model blockage into capacity
[07/12 19:30:03    394s] (I)       Read numBlocks=5676  numPreroutedWires=0  numCapScreens=0
[07/12 19:30:03    394s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 19:30:03    394s] (I)       blocked area on Layer2 : 848904000  (0.38%)
[07/12 19:30:03    394s] (I)       blocked area on Layer3 : 1029638400  (0.46%)
[07/12 19:30:03    394s] (I)       blocked area on Layer4 : 1431792000  (0.64%)
[07/12 19:30:03    394s] (I)       blocked area on Layer5 : 1661817600  (0.74%)
[07/12 19:30:03    394s] (I)       blocked area on Layer6 : 1797694400  (0.80%)
[07/12 19:30:03    394s] (I)       blocked area on Layer7 : 6676480000  (2.96%)
[07/12 19:30:03    394s] (I)       blocked area on Layer8 : 7302400000  (3.24%)
[07/12 19:30:03    394s] (I)       blocked area on Layer9 : 33666560000  (14.94%)
[07/12 19:30:03    394s] (I)       blocked area on Layer10 : 89567232000  (39.74%)
[07/12 19:30:03    394s] (I)       Modeling time = 0.020 seconds
[07/12 19:30:03    394s] 
[07/12 19:30:03    394s] (I)       Number of ignored nets = 0
[07/12 19:30:03    394s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 19:30:03    394s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 19:30:03    394s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 19:30:03    394s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 19:30:03    394s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 19:30:03    394s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 19:30:03    394s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 19:30:03    394s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 19:30:03    394s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 19:30:03    394s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 19:30:03    394s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1272.1 MB
[07/12 19:30:03    394s] (I)       Ndr track 0 does not exist
[07/12 19:30:03    394s] (I)       Layer1  viaCost=200.00
[07/12 19:30:03    394s] (I)       Layer2  viaCost=200.00
[07/12 19:30:03    394s] (I)       Layer3  viaCost=100.00
[07/12 19:30:03    394s] (I)       Layer4  viaCost=100.00
[07/12 19:30:03    394s] (I)       Layer5  viaCost=100.00
[07/12 19:30:03    394s] (I)       Layer6  viaCost=100.00
[07/12 19:30:03    394s] (I)       Layer7  viaCost=100.00
[07/12 19:30:03    394s] (I)       Layer8  viaCost=100.00
[07/12 19:30:03    394s] (I)       Layer9  viaCost=100.00
[07/12 19:30:03    394s] (I)       ---------------------Grid Graph Info--------------------
[07/12 19:30:03    394s] (I)       routing area        :  (0, 0) - (475760, 473760)
[07/12 19:30:03    394s] (I)       core area           :  (10260, 10080) - (465500, 463680)
[07/12 19:30:03    394s] (I)       Site Width          :   380  (dbu)
[07/12 19:30:03    394s] (I)       Row Height          :  2800  (dbu)
[07/12 19:30:03    394s] (I)       GCell Width         :  2800  (dbu)
[07/12 19:30:03    394s] (I)       GCell Height        :  2800  (dbu)
[07/12 19:30:03    394s] (I)       grid                :   170   169    10
[07/12 19:30:03    394s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/12 19:30:03    394s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/12 19:30:03    394s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 19:30:03    394s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 19:30:03    394s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 19:30:03    394s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 19:30:03    394s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/12 19:30:03    394s] (I)       Total num of tracks :     0  1252  1692   849   845   849   281   282   147   141
[07/12 19:30:03    394s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 19:30:03    394s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 19:30:03    394s] (I)       --------------------------------------------------------
[07/12 19:30:03    394s] 
[07/12 19:30:03    394s] [NR-eGR] ============ Routing rule table ============
[07/12 19:30:03    394s] [NR-eGR] Rule id 0. Nets 14562 
[07/12 19:30:03    394s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 19:30:03    394s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 19:30:03    394s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:30:03    394s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:30:03    394s] [NR-eGR] ========================================
[07/12 19:30:03    394s] [NR-eGR] 
[07/12 19:30:03    394s] (I)       After initializing earlyGlobalRoute syMemory usage = 1272.1 MB
[07/12 19:30:03    394s] (I)       Loading and dumping file time : 0.29 seconds
[07/12 19:30:03    394s] (I)       ============= Initialization =============
[07/12 19:30:03    394s] (I)       totalPins=56635  totalGlobalPin=55975 (98.83%)
[07/12 19:30:03    394s] (I)       total 2D Cap : 1057802 = (499061 H, 558741 V)
[07/12 19:30:03    394s] [NR-eGR] Layer group 1: route 14562 net(s) in layer range [2, 10]
[07/12 19:30:03    394s] (I)       ============  Phase 1a Route ============
[07/12 19:30:03    394s] (I)       Phase 1a runs 0.06 seconds
[07/12 19:30:03    394s] (I)       Usage: 161206 = (85382 H, 75824 V) = (17.11% H, 13.57% V) = (1.195e+05um H, 1.062e+05um V)
[07/12 19:30:03    394s] (I)       
[07/12 19:30:03    394s] (I)       ============  Phase 1b Route ============
[07/12 19:30:03    394s] (I)       Usage: 161206 = (85382 H, 75824 V) = (17.11% H, 13.57% V) = (1.195e+05um H, 1.062e+05um V)
[07/12 19:30:03    394s] (I)       
[07/12 19:30:03    394s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.256884e+05um
[07/12 19:30:03    394s] (I)       ============  Phase 1c Route ============
[07/12 19:30:03    394s] (I)       Usage: 161206 = (85382 H, 75824 V) = (17.11% H, 13.57% V) = (1.195e+05um H, 1.062e+05um V)
[07/12 19:30:03    394s] (I)       
[07/12 19:30:03    394s] (I)       ============  Phase 1d Route ============
[07/12 19:30:03    394s] (I)       Usage: 161206 = (85382 H, 75824 V) = (17.11% H, 13.57% V) = (1.195e+05um H, 1.062e+05um V)
[07/12 19:30:03    394s] (I)       
[07/12 19:30:03    394s] (I)       ============  Phase 1e Route ============
[07/12 19:30:03    394s] (I)       Phase 1e runs 0.00 seconds
[07/12 19:30:03    394s] (I)       Usage: 161206 = (85382 H, 75824 V) = (17.11% H, 13.57% V) = (1.195e+05um H, 1.062e+05um V)
[07/12 19:30:03    394s] (I)       
[07/12 19:30:03    394s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.256884e+05um
[07/12 19:30:03    394s] [NR-eGR] 
[07/12 19:30:03    394s] (I)       ============  Phase 1l Route ============
[07/12 19:30:03    394s] (I)       Phase 1l runs 0.16 seconds
[07/12 19:30:03    394s] (I)       
[07/12 19:30:03    394s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[07/12 19:30:03    394s] [NR-eGR]                OverCon            
[07/12 19:30:03    394s] [NR-eGR]                 #Gcell     %Gcell
[07/12 19:30:03    394s] [NR-eGR] Layer              (2)    OverCon 
[07/12 19:30:03    394s] [NR-eGR] ------------------------------------
[07/12 19:30:03    394s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[07/12 19:30:03    394s] [NR-eGR] Layer2      25( 0.09%)   ( 0.09%) 
[07/12 19:30:03    394s] [NR-eGR] Layer3       1( 0.00%)   ( 0.00%) 
[07/12 19:30:03    394s] [NR-eGR] Layer4      12( 0.04%)   ( 0.04%) 
[07/12 19:30:03    394s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[07/12 19:30:03    394s] [NR-eGR] Layer6       1( 0.00%)   ( 0.00%) 
[07/12 19:30:03    394s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[07/12 19:30:03    394s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[07/12 19:30:03    394s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[07/12 19:30:03    394s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[07/12 19:30:03    394s] [NR-eGR] ------------------------------------
[07/12 19:30:03    394s] [NR-eGR] Total       39( 0.02%)   ( 0.02%) 
[07/12 19:30:03    394s] [NR-eGR] 
[07/12 19:30:03    394s] (I)       Total Global Routing Runtime: 0.36 seconds
[07/12 19:30:03    394s] (I)       total 2D Cap : 1059244 = (499801 H, 559443 V)
[07/12 19:30:03    394s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/12 19:30:03    394s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[07/12 19:30:03    394s] (I)       ============= track Assignment ============
[07/12 19:30:03    394s] (I)       extract Global 3D Wires
[07/12 19:30:03    394s] (I)       Extract Global WL : time=0.01
[07/12 19:30:03    394s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[07/12 19:30:03    394s] (I)       Initialization real time=0.00 seconds
[07/12 19:30:03    394s] (I)       Run Multi-thread track assignment
[07/12 19:30:04    395s] (I)       merging nets...
[07/12 19:30:04    395s] (I)       merging nets done
[07/12 19:30:04    395s] (I)       Kernel real time=0.38 seconds
[07/12 19:30:04    395s] (I)       End Greedy Track Assignment
[07/12 19:30:04    395s] [NR-eGR] --------------------------------------------------------------------------
[07/12 19:30:04    395s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 56635
[07/12 19:30:04    395s] [NR-eGR] Layer2(metal2)(V) length: 5.549446e+04um, number of vias: 74555
[07/12 19:30:04    395s] [NR-eGR] Layer3(metal3)(H) length: 1.041003e+05um, number of vias: 25267
[07/12 19:30:04    395s] [NR-eGR] Layer4(metal4)(V) length: 3.987517e+04um, number of vias: 2663
[07/12 19:30:04    395s] [NR-eGR] Layer5(metal5)(H) length: 1.756002e+04um, number of vias: 1829
[07/12 19:30:04    395s] [NR-eGR] Layer6(metal6)(V) length: 1.946141e+04um, number of vias: 94
[07/12 19:30:04    395s] [NR-eGR] Layer7(metal7)(H) length: 1.291280e+03um, number of vias: 47
[07/12 19:30:04    395s] [NR-eGR] Layer8(metal8)(V) length: 8.015345e+02um, number of vias: 0
[07/12 19:30:04    395s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[07/12 19:30:04    395s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[07/12 19:30:04    395s] [NR-eGR] Total length: 2.385842e+05um, number of vias: 161090
[07/12 19:30:04    395s] [NR-eGR] --------------------------------------------------------------------------
[07/12 19:30:04    395s] [NR-eGR] Total clock nets wire length: 1.232653e+04um 
[07/12 19:30:04    395s] [NR-eGR] --------------------------------------------------------------------------
[07/12 19:30:04    395s] [NR-eGR] End Peak syMemory usage = 1243.5 MB
[07/12 19:30:04    395s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.66 seconds
[07/12 19:30:04    395s] Extraction called for design 'top_entity' of instances=13074 and nets=16708 using extraction engine 'preRoute' .
[07/12 19:30:04    395s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 19:30:04    395s] Type 'man IMPEXT-3530' for more detail.
[07/12 19:30:04    395s] PreRoute RC Extraction called for design top_entity.
[07/12 19:30:04    395s] RC Extraction called in multi-corner(1) mode.
[07/12 19:30:04    395s] RCMode: PreRoute
[07/12 19:30:04    395s]       RC Corner Indexes            0   
[07/12 19:30:04    395s] Capacitance Scaling Factor   : 1.00000 
[07/12 19:30:04    395s] Resistance Scaling Factor    : 1.00000 
[07/12 19:30:04    395s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 19:30:04    395s] Clock Res. Scaling Factor    : 1.00000 
[07/12 19:30:04    395s] Shrink Factor                : 1.00000
[07/12 19:30:04    395s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 19:30:04    395s] Using capacitance table file ...
[07/12 19:30:04    395s] Updating RC grid for preRoute extraction ...
[07/12 19:30:04    395s] Initializing multi-corner capacitance tables ... 
[07/12 19:30:04    395s] Initializing multi-corner resistance tables ...
[07/12 19:30:05    395s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1241.180M)
[07/12 19:30:06    397s] Compute RC Scale Done ...
[07/12 19:30:06    397s] [hotspot] +------------+---------------+---------------+
[07/12 19:30:06    397s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 19:30:06    397s] [hotspot] +------------+---------------+---------------+
[07/12 19:30:06    397s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 19:30:06    397s] [hotspot] +------------+---------------+---------------+
[07/12 19:30:06    397s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 19:30:06    397s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 19:30:06    397s] #################################################################################
[07/12 19:30:06    397s] # Design Stage: PreRoute
[07/12 19:30:06    397s] # Design Name: top_entity
[07/12 19:30:06    397s] # Design Mode: 90nm
[07/12 19:30:06    397s] # Analysis Mode: MMMC Non-OCV 
[07/12 19:30:06    397s] # Parasitics Mode: No SPEF/RCDB
[07/12 19:30:06    397s] # Signoff Settings: SI Off 
[07/12 19:30:06    397s] #################################################################################
[07/12 19:30:08    399s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:30:08    399s] Calculate delays in Single mode...
[07/12 19:30:08    399s] Topological Sorting (REAL = 0:00:00.0, MEM = 1294.4M, InitMEM = 1294.4M)
[07/12 19:30:08    399s] Start delay calculation (fullDC) (1 T). (MEM=1294.41)
[07/12 19:30:08    399s] End AAE Lib Interpolated Model. (MEM=1310.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:30:20    410s] Total number of fetched objects 16849
[07/12 19:30:20    411s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 19:30:20    411s] End delay calculation. (MEM=1297.82 CPU=0:00:11.5 REAL=0:00:12.0)
[07/12 19:30:20    411s] End delay calculation (fullDC). (MEM=1297.82 CPU=0:00:12.0 REAL=0:00:12.0)
[07/12 19:30:20    411s] *** CDM Built up (cpu=0:00:13.5  real=0:00:14.0  mem= 1297.8M) ***
[07/12 19:30:21    412s] Begin: GigaOpt postEco DRV Optimization
[07/12 19:30:21    412s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 19:30:21    412s] Info: 1 clock net  excluded from IPO operation.
[07/12 19:30:21    412s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 19:30:21    412s] ### Creating PhyDesignMc. totSessionCpu=0:06:52 mem=1297.8M
[07/12 19:30:21    412s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 19:30:21    412s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 19:30:21    412s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:53 mem=1297.8M
[07/12 19:30:21    412s] 
[07/12 19:30:21    412s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[07/12 19:30:21    412s] ### Creating LA Mngr. totSessionCpu=0:06:53 mem=1297.8M
[07/12 19:30:21    412s] ### Creating LA Mngr, finished. totSessionCpu=0:06:53 mem=1297.8M
[07/12 19:30:26    417s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:30:26    417s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[07/12 19:30:26    417s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:30:26    417s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/12 19:30:26    417s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:30:26    417s] Info: violation cost 0.017629 (cap = 0.017629, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 19:30:26    417s] |     0|     0|     0.00|     3|     3|    -0.00|     0|     0|     0|     0|     0.58|     0.00|       0|       0|       0|  57.83|          |         |
[07/12 19:30:28    418s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 19:30:28    418s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.58|     0.00|       1|       0|       3|  57.83| 0:00:02.0|  1427.5M|
[07/12 19:30:28    418s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 19:30:28    418s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.58|     0.00|       0|       0|       0|  57.83| 0:00:00.0|  1427.5M|
[07/12 19:30:28    418s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:30:28    418s] **** Begin NDR-Layer Usage Statistics ****
[07/12 19:30:28    418s] Layer 4 has 3 constrained nets 
[07/12 19:30:28    418s] **** End NDR-Layer Usage Statistics ****
[07/12 19:30:28    418s] 
[07/12 19:30:28    418s] *** Finish DRV Fixing (cpu=0:00:03.8 real=0:00:04.0 mem=1427.5M) ***
[07/12 19:30:28    418s] 
[07/12 19:30:28    419s] *** Starting refinePlace (0:06:59 mem=1443.6M) ***
[07/12 19:30:28    419s] Total net bbox length = 1.694e+05 (8.584e+04 8.351e+04) (ext = 1.373e+04)
[07/12 19:30:28    419s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:30:28    419s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[07/12 19:30:28    419s] Type 'man IMPSP-5140' for more detail.
[07/12 19:30:28    419s] **WARN: (IMPSP-315):	Found 13075 instances insts with no PG Term connections.
[07/12 19:30:28    419s] Type 'man IMPSP-315' for more detail.
[07/12 19:30:28    419s] Starting refinePlace ...
[07/12 19:30:28    419s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:30:28    419s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1443.6MB) @(0:06:59 - 0:07:00).
[07/12 19:30:28    419s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:30:28    419s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1443.6MB
[07/12 19:30:28    419s] Statistics of distance of Instance movement in refine placement:
[07/12 19:30:28    419s]   maximum (X+Y) =         0.00 um
[07/12 19:30:28    419s]   mean    (X+Y) =         0.00 um
[07/12 19:30:28    419s] Summary Report:
[07/12 19:30:28    419s] Instances move: 0 (out of 13075 movable)
[07/12 19:30:28    419s] Instances flipped: 0
[07/12 19:30:28    419s] Mean displacement: 0.00 um
[07/12 19:30:28    419s] Max displacement: 0.00 um 
[07/12 19:30:28    419s] Total instances moved : 0
[07/12 19:30:29    419s] Total net bbox length = 1.694e+05 (8.584e+04 8.351e+04) (ext = 1.373e+04)
[07/12 19:30:29    419s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1443.6MB
[07/12 19:30:29    419s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1443.6MB) @(0:06:59 - 0:07:00).
[07/12 19:30:29    419s] *** Finished refinePlace (0:07:00 mem=1443.6M) ***
[07/12 19:30:29    419s] *** maximum move = 0.00 um ***
[07/12 19:30:29    419s] *** Finished re-routing un-routed nets (1443.6M) ***
[07/12 19:30:29    420s] 
[07/12 19:30:29    420s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1443.6M) ***
[07/12 19:30:29    420s] End: GigaOpt postEco DRV Optimization
[07/12 19:30:29    420s] **INFO: Flow update: Design timing is met.
[07/12 19:30:29    420s] **INFO: Flow update: Design timing is met.
[07/12 19:30:29    420s] **INFO: Flow update: Design timing is met.
[07/12 19:30:29    420s] *** Steiner Routed Nets: 0.027%; Threshold: 100; Threshold for Hold: 100
[07/12 19:30:29    420s] ### Creating LA Mngr. totSessionCpu=0:07:00 mem=1424.5M
[07/12 19:30:29    420s] ### Creating LA Mngr, finished. totSessionCpu=0:07:00 mem=1424.5M
[07/12 19:30:29    420s] Re-routed 0 nets
[07/12 19:30:29    420s] 
[07/12 19:30:29    420s] Active setup views:
[07/12 19:30:29    420s]  default
[07/12 19:30:29    420s]   Dominating endpoints: 0
[07/12 19:30:29    420s]   Dominating TNS: -0.000
[07/12 19:30:29    420s] 
[07/12 19:30:29    420s] Extraction called for design 'top_entity' of instances=13075 and nets=16709 using extraction engine 'preRoute' .
[07/12 19:30:29    420s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 19:30:29    420s] Type 'man IMPEXT-3530' for more detail.
[07/12 19:30:29    420s] PreRoute RC Extraction called for design top_entity.
[07/12 19:30:29    420s] RC Extraction called in multi-corner(1) mode.
[07/12 19:30:29    420s] RCMode: PreRoute
[07/12 19:30:29    420s]       RC Corner Indexes            0   
[07/12 19:30:29    420s] Capacitance Scaling Factor   : 1.00000 
[07/12 19:30:29    420s] Resistance Scaling Factor    : 1.00000 
[07/12 19:30:29    420s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 19:30:29    420s] Clock Res. Scaling Factor    : 1.00000 
[07/12 19:30:29    420s] Shrink Factor                : 1.00000
[07/12 19:30:29    420s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[07/12 19:30:29    420s] Using capacitance table file ...
[07/12 19:30:29    420s] Initializing multi-corner capacitance tables ... 
[07/12 19:30:29    420s] Initializing multi-corner resistance tables ...
[07/12 19:30:30    420s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1238.438M)
[07/12 19:30:30    420s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[07/12 19:30:30    420s] [PSP]     Started earlyGlobalRoute kernel
[07/12 19:30:30    420s] [PSP]     Initial Peak syMemory usage = 1238.4 MB
[07/12 19:30:30    420s] (I)       Reading DB...
[07/12 19:30:30    421s] (I)       before initializing RouteDB syMemory usage = 1243.9 MB
[07/12 19:30:30    421s] (I)       congestionReportName   : 
[07/12 19:30:30    421s] (I)       layerRangeFor2DCongestion : 
[07/12 19:30:30    421s] (I)       buildTerm2TermWires    : 0
[07/12 19:30:30    421s] (I)       doTrackAssignment      : 1
[07/12 19:30:30    421s] (I)       dumpBookshelfFiles     : 0
[07/12 19:30:30    421s] (I)       numThreads             : 1
[07/12 19:30:30    421s] (I)       bufferingAwareRouting  : false
[07/12 19:30:30    421s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 19:30:30    421s] (I)       honorPin               : false
[07/12 19:30:30    421s] (I)       honorPinGuide          : true
[07/12 19:30:30    421s] (I)       honorPartition         : false
[07/12 19:30:30    421s] (I)       allowPartitionCrossover: false
[07/12 19:30:30    421s] (I)       honorSingleEntry       : true
[07/12 19:30:30    421s] (I)       honorSingleEntryStrong : true
[07/12 19:30:30    421s] (I)       handleViaSpacingRule   : false
[07/12 19:30:30    421s] (I)       handleEolSpacingRule   : false
[07/12 19:30:30    421s] (I)       PDConstraint           : none
[07/12 19:30:30    421s] (I)       expBetterNDRHandling   : false
[07/12 19:30:30    421s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 19:30:30    421s] (I)       routingEffortLevel     : 3
[07/12 19:30:30    421s] (I)       effortLevel            : standard
[07/12 19:30:30    421s] [NR-eGR] minRouteLayer          : 2
[07/12 19:30:30    421s] [NR-eGR] maxRouteLayer          : 127
[07/12 19:30:30    421s] (I)       relaxedTopLayerCeiling : 127
[07/12 19:30:30    421s] (I)       relaxedBottomLayerFloor: 2
[07/12 19:30:30    421s] (I)       numRowsPerGCell        : 1
[07/12 19:30:30    421s] (I)       speedUpLargeDesign     : 0
[07/12 19:30:30    421s] (I)       multiThreadingTA       : 1
[07/12 19:30:30    421s] (I)       blkAwareLayerSwitching : 1
[07/12 19:30:30    421s] (I)       optimizationMode       : false
[07/12 19:30:30    421s] (I)       routeSecondPG          : false
[07/12 19:30:30    421s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 19:30:30    421s] (I)       detourLimitForLayerRelax: 0.00
[07/12 19:30:30    421s] (I)       punchThroughDistance   : 500.00
[07/12 19:30:30    421s] (I)       scenicBound            : 1.15
[07/12 19:30:30    421s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 19:30:30    421s] (I)       source-to-sink ratio   : 0.00
[07/12 19:30:30    421s] (I)       targetCongestionRatioH : 1.00
[07/12 19:30:30    421s] (I)       targetCongestionRatioV : 1.00
[07/12 19:30:30    421s] (I)       layerCongestionRatio   : 0.70
[07/12 19:30:30    421s] (I)       m1CongestionRatio      : 0.10
[07/12 19:30:30    421s] (I)       m2m3CongestionRatio    : 0.70
[07/12 19:30:30    421s] (I)       localRouteEffort       : 1.00
[07/12 19:30:30    421s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 19:30:30    421s] (I)       supplyScaleFactorH     : 1.00
[07/12 19:30:30    421s] (I)       supplyScaleFactorV     : 1.00
[07/12 19:30:30    421s] (I)       highlight3DOverflowFactor: 0.00
[07/12 19:30:30    421s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 19:30:30    421s] (I)       routeVias              : 
[07/12 19:30:30    421s] (I)       readTROption           : true
[07/12 19:30:30    421s] (I)       extraSpacingFactor     : 1.00
[07/12 19:30:30    421s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 19:30:30    421s] (I)       routeSelectedNetsOnly  : false
[07/12 19:30:30    421s] (I)       clkNetUseMaxDemand     : false
[07/12 19:30:30    421s] (I)       extraDemandForClocks   : 0
[07/12 19:30:30    421s] (I)       steinerRemoveLayers    : false
[07/12 19:30:30    421s] (I)       demoteLayerScenicScale : 1.00
[07/12 19:30:30    421s] (I)       nonpreferLayerCostScale : 100.00
[07/12 19:30:30    421s] (I)       similarTopologyRoutingFast : false
[07/12 19:30:30    421s] (I)       spanningTreeRefinement : false
[07/12 19:30:30    421s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 19:30:30    421s] (I)       starting read tracks
[07/12 19:30:30    421s] (I)       build grid graph
[07/12 19:30:30    421s] (I)       build grid graph start
[07/12 19:30:30    421s] [NR-eGR] Layer1 has no routable track
[07/12 19:30:30    421s] [NR-eGR] Layer2 has single uniform track structure
[07/12 19:30:30    421s] [NR-eGR] Layer3 has single uniform track structure
[07/12 19:30:30    421s] [NR-eGR] Layer4 has single uniform track structure
[07/12 19:30:30    421s] [NR-eGR] Layer5 has single uniform track structure
[07/12 19:30:30    421s] [NR-eGR] Layer6 has single uniform track structure
[07/12 19:30:30    421s] [NR-eGR] Layer7 has single uniform track structure
[07/12 19:30:30    421s] [NR-eGR] Layer8 has single uniform track structure
[07/12 19:30:30    421s] [NR-eGR] Layer9 has single uniform track structure
[07/12 19:30:30    421s] [NR-eGR] Layer10 has single uniform track structure
[07/12 19:30:30    421s] (I)       build grid graph end
[07/12 19:30:30    421s] (I)       numViaLayers=10
[07/12 19:30:30    421s] (I)       Reading via via1_8 for layer: 0 
[07/12 19:30:30    421s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:30:30    421s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:30:30    421s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:30:30    421s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:30:30    421s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:30:30    421s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:30:30    421s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:30:30    421s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:30:30    421s] (I)       end build via table
[07/12 19:30:30    421s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5676 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 19:30:30    421s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 19:30:30    421s] (I)       readDataFromPlaceDB
[07/12 19:30:30    421s] (I)       Read net information..
[07/12 19:30:30    421s] [NR-eGR] Read numTotalNets=14563  numIgnoredNets=0
[07/12 19:30:30    421s] (I)       Read testcase time = 0.010 seconds
[07/12 19:30:30    421s] 
[07/12 19:30:30    421s] (I)       read default dcut vias
[07/12 19:30:30    421s] (I)       Reading via via1_8 for layer: 0 
[07/12 19:30:30    421s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:30:30    421s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:30:30    421s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:30:30    421s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:30:30    421s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:30:30    421s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:30:30    421s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:30:30    421s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:30:30    421s] (I)       build grid graph start
[07/12 19:30:30    421s] (I)       build grid graph end
[07/12 19:30:30    421s] (I)       Model blockage into capacity
[07/12 19:30:30    421s] (I)       Read numBlocks=5676  numPreroutedWires=0  numCapScreens=0
[07/12 19:30:30    421s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 19:30:30    421s] (I)       blocked area on Layer2 : 848904000  (0.38%)
[07/12 19:30:30    421s] (I)       blocked area on Layer3 : 1029638400  (0.46%)
[07/12 19:30:30    421s] (I)       blocked area on Layer4 : 1431792000  (0.64%)
[07/12 19:30:30    421s] (I)       blocked area on Layer5 : 1661817600  (0.74%)
[07/12 19:30:30    421s] (I)       blocked area on Layer6 : 1797694400  (0.80%)
[07/12 19:30:30    421s] (I)       blocked area on Layer7 : 6676480000  (2.96%)
[07/12 19:30:30    421s] (I)       blocked area on Layer8 : 7302400000  (3.24%)
[07/12 19:30:30    421s] (I)       blocked area on Layer9 : 33666560000  (14.94%)
[07/12 19:30:30    421s] (I)       blocked area on Layer10 : 89567232000  (39.74%)
[07/12 19:30:30    421s] (I)       Modeling time = 0.020 seconds
[07/12 19:30:30    421s] 
[07/12 19:30:30    421s] (I)       Number of ignored nets = 0
[07/12 19:30:30    421s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 19:30:30    421s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 19:30:30    421s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 19:30:30    421s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 19:30:30    421s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 19:30:30    421s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 19:30:30    421s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 19:30:30    421s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 19:30:30    421s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 19:30:30    421s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 19:30:30    421s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1246.3 MB
[07/12 19:30:30    421s] (I)       Ndr track 0 does not exist
[07/12 19:30:30    421s] (I)       Layer1  viaCost=200.00
[07/12 19:30:30    421s] (I)       Layer2  viaCost=200.00
[07/12 19:30:30    421s] (I)       Layer3  viaCost=100.00
[07/12 19:30:30    421s] (I)       Layer4  viaCost=100.00
[07/12 19:30:30    421s] (I)       Layer5  viaCost=100.00
[07/12 19:30:30    421s] (I)       Layer6  viaCost=100.00
[07/12 19:30:30    421s] (I)       Layer7  viaCost=100.00
[07/12 19:30:30    421s] (I)       Layer8  viaCost=100.00
[07/12 19:30:30    421s] (I)       Layer9  viaCost=100.00
[07/12 19:30:30    421s] (I)       ---------------------Grid Graph Info--------------------
[07/12 19:30:30    421s] (I)       routing area        :  (0, 0) - (475760, 473760)
[07/12 19:30:30    421s] (I)       core area           :  (10260, 10080) - (465500, 463680)
[07/12 19:30:30    421s] (I)       Site Width          :   380  (dbu)
[07/12 19:30:30    421s] (I)       Row Height          :  2800  (dbu)
[07/12 19:30:30    421s] (I)       GCell Width         :  2800  (dbu)
[07/12 19:30:30    421s] (I)       GCell Height        :  2800  (dbu)
[07/12 19:30:30    421s] (I)       grid                :   170   169    10
[07/12 19:30:30    421s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/12 19:30:30    421s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/12 19:30:30    421s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 19:30:30    421s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 19:30:30    421s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 19:30:30    421s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 19:30:30    421s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/12 19:30:30    421s] (I)       Total num of tracks :     0  1252  1692   849   845   849   281   282   147   141
[07/12 19:30:30    421s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 19:30:30    421s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 19:30:30    421s] (I)       --------------------------------------------------------
[07/12 19:30:30    421s] 
[07/12 19:30:30    421s] [NR-eGR] ============ Routing rule table ============
[07/12 19:30:30    421s] [NR-eGR] Rule id 0. Nets 14563 
[07/12 19:30:30    421s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 19:30:30    421s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 19:30:30    421s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:30:30    421s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:30:30    421s] [NR-eGR] ========================================
[07/12 19:30:30    421s] [NR-eGR] 
[07/12 19:30:30    421s] (I)       After initializing earlyGlobalRoute syMemory usage = 1246.3 MB
[07/12 19:30:30    421s] (I)       Loading and dumping file time : 0.32 seconds
[07/12 19:30:30    421s] (I)       ============= Initialization =============
[07/12 19:30:30    421s] (I)       totalPins=56637  totalGlobalPin=55976 (98.83%)
[07/12 19:30:30    421s] (I)       total 2D Cap : 1057802 = (499061 H, 558741 V)
[07/12 19:30:30    421s] [NR-eGR] Layer group 1: route 14563 net(s) in layer range [2, 10]
[07/12 19:30:30    421s] (I)       ============  Phase 1a Route ============
[07/12 19:30:30    421s] (I)       Phase 1a runs 0.10 seconds
[07/12 19:30:30    421s] (I)       Usage: 161206 = (85384 H, 75822 V) = (17.11% H, 13.57% V) = (1.195e+05um H, 1.062e+05um V)
[07/12 19:30:30    421s] (I)       
[07/12 19:30:30    421s] (I)       ============  Phase 1b Route ============
[07/12 19:30:30    421s] (I)       Usage: 161206 = (85384 H, 75822 V) = (17.11% H, 13.57% V) = (1.195e+05um H, 1.062e+05um V)
[07/12 19:30:30    421s] (I)       
[07/12 19:30:30    421s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.256884e+05um
[07/12 19:30:30    421s] (I)       ============  Phase 1c Route ============
[07/12 19:30:30    421s] (I)       Usage: 161206 = (85384 H, 75822 V) = (17.11% H, 13.57% V) = (1.195e+05um H, 1.062e+05um V)
[07/12 19:30:30    421s] (I)       
[07/12 19:30:30    421s] (I)       ============  Phase 1d Route ============
[07/12 19:30:30    421s] (I)       Usage: 161206 = (85384 H, 75822 V) = (17.11% H, 13.57% V) = (1.195e+05um H, 1.062e+05um V)
[07/12 19:30:30    421s] (I)       
[07/12 19:30:30    421s] (I)       ============  Phase 1e Route ============
[07/12 19:30:30    421s] (I)       Phase 1e runs 0.00 seconds
[07/12 19:30:30    421s] (I)       Usage: 161206 = (85384 H, 75822 V) = (17.11% H, 13.57% V) = (1.195e+05um H, 1.062e+05um V)
[07/12 19:30:30    421s] (I)       
[07/12 19:30:30    421s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.256884e+05um
[07/12 19:30:30    421s] [NR-eGR] 
[07/12 19:30:30    421s] (I)       ============  Phase 1l Route ============
[07/12 19:30:30    421s] (I)       Phase 1l runs 0.18 seconds
[07/12 19:30:30    421s] (I)       
[07/12 19:30:30    421s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[07/12 19:30:30    421s] [NR-eGR]                OverCon            
[07/12 19:30:30    421s] [NR-eGR]                 #Gcell     %Gcell
[07/12 19:30:30    421s] [NR-eGR] Layer              (2)    OverCon 
[07/12 19:30:30    421s] [NR-eGR] ------------------------------------
[07/12 19:30:30    421s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[07/12 19:30:30    421s] [NR-eGR] Layer2      26( 0.09%)   ( 0.09%) 
[07/12 19:30:30    421s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[07/12 19:30:30    421s] [NR-eGR] Layer4      14( 0.05%)   ( 0.05%) 
[07/12 19:30:30    421s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[07/12 19:30:30    421s] [NR-eGR] Layer6       1( 0.00%)   ( 0.00%) 
[07/12 19:30:30    421s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[07/12 19:30:30    421s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[07/12 19:30:30    421s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[07/12 19:30:30    421s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[07/12 19:30:30    421s] [NR-eGR] ------------------------------------
[07/12 19:30:30    421s] [NR-eGR] Total       41( 0.02%)   ( 0.02%) 
[07/12 19:30:30    421s] [NR-eGR] 
[07/12 19:30:30    421s] (I)       Total Global Routing Runtime: 0.41 seconds
[07/12 19:30:31    421s] (I)       total 2D Cap : 1059244 = (499801 H, 559443 V)
[07/12 19:30:31    421s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/12 19:30:31    421s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[07/12 19:30:31    421s] [NR-eGR] End Peak syMemory usage = 1246.3 MB
[07/12 19:30:31    421s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.75 seconds
[07/12 19:30:31    421s] [hotspot] +------------+---------------+---------------+
[07/12 19:30:31    421s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 19:30:31    421s] [hotspot] +------------+---------------+---------------+
[07/12 19:30:31    421s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 19:30:31    421s] [hotspot] +------------+---------------+---------------+
[07/12 19:30:31    421s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 19:30:31    421s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 19:30:31    421s] #################################################################################
[07/12 19:30:31    421s] # Design Stage: PreRoute
[07/12 19:30:31    421s] # Design Name: top_entity
[07/12 19:30:31    421s] # Design Mode: 90nm
[07/12 19:30:31    421s] # Analysis Mode: MMMC Non-OCV 
[07/12 19:30:31    421s] # Parasitics Mode: No SPEF/RCDB
[07/12 19:30:31    421s] # Signoff Settings: SI Off 
[07/12 19:30:31    421s] #################################################################################
[07/12 19:30:32    423s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:30:32    423s] Calculate delays in Single mode...
[07/12 19:30:32    423s] Topological Sorting (REAL = 0:00:00.0, MEM = 1244.3M, InitMEM = 1244.3M)
[07/12 19:30:32    423s] Start delay calculation (fullDC) (1 T). (MEM=1244.27)
[07/12 19:30:33    423s] End AAE Lib Interpolated Model. (MEM=1260.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:30:44    435s] Total number of fetched objects 16850
[07/12 19:30:44    435s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[07/12 19:30:44    435s] End delay calculation. (MEM=1286.57 CPU=0:00:11.6 REAL=0:00:11.0)
[07/12 19:30:44    435s] End delay calculation (fullDC). (MEM=1286.57 CPU=0:00:12.0 REAL=0:00:12.0)
[07/12 19:30:44    435s] *** CDM Built up (cpu=0:00:13.6  real=0:00:13.0  mem= 1286.6M) ***
[07/12 19:30:45    436s] *** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:14.0 totSessionCpu=0:07:17 mem=1286.6M)
[07/12 19:30:46    436s] Reported timing to dir ./timingReports
[07/12 19:30:46    436s] **optDesign ... cpu = 0:04:07, real = 0:04:09, mem = 994.5M, totSessionCpu=0:07:17 **
[07/12 19:30:49    439s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.582  |  1.399  |  0.582  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.828%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:10, real = 0:04:12, mem = 995.3M, totSessionCpu=0:07:20 **
[07/12 19:30:49    439s] *** Finished optDesign ***
[07/12 19:30:49    439s] 
[07/12 19:30:49    439s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:28 real=  0:07:31)
[07/12 19:30:49    439s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:10.6 real=0:00:10.8)
[07/12 19:30:49    439s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:22.6 real=0:00:22.8)
[07/12 19:30:49    439s] Info: pop threads available for lower-level modules during optimization.
[07/12 19:30:49    439s] Deleting Lib Analyzer.
[07/12 19:30:49    440s] Info: Destroy the CCOpt slew target map.
[07/12 19:30:49    440s] <CMD> optDesign -postCTS -hold
[07/12 19:30:49    440s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/12 19:30:49    440s] GigaOpt running with 1 threads.
[07/12 19:30:49    440s] Info: 1 threads available for lower-level modules during optimization.
[07/12 19:30:49    440s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 19:30:49    440s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 19:30:50    440s] #spOpts: mergeVia=F 
[07/12 19:30:50    440s] #spOpts: mergeVia=F 
[07/12 19:30:50    440s] 
[07/12 19:30:50    440s] Creating Lib Analyzer ...
[07/12 19:30:50    440s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 19:30:50    440s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 19:30:50    440s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 19:30:50    440s] 
[07/12 19:30:51    441s] Creating Lib Analyzer, finished. 
[07/12 19:30:51    441s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 915.4M, totSessionCpu=0:07:22 **
[07/12 19:30:51    441s] *** optDesign -postCTS ***
[07/12 19:30:51    441s] DRC Margin: user margin 0.0
[07/12 19:30:51    441s] Hold Target Slack: user slack 0
[07/12 19:30:51    441s] Setup Target Slack: user slack 0;
[07/12 19:30:51    441s] setUsefulSkewMode -ecoRoute false
[07/12 19:30:51    441s] Deleting Cell Server ...
[07/12 19:30:51    441s] Deleting Lib Analyzer.
[07/12 19:30:51    441s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 19:30:51    441s] Summary for sequential cells identification: 
[07/12 19:30:51    441s]   Identified SBFF number: 16
[07/12 19:30:51    441s]   Identified MBFF number: 0
[07/12 19:30:51    441s]   Identified SB Latch number: 0
[07/12 19:30:51    441s]   Identified MB Latch number: 0
[07/12 19:30:51    441s]   Not identified SBFF number: 0
[07/12 19:30:51    441s]   Not identified MBFF number: 0
[07/12 19:30:51    441s]   Not identified SB Latch number: 0
[07/12 19:30:51    441s]   Not identified MB Latch number: 0
[07/12 19:30:51    441s]   Number of sequential cells which are not FFs: 13
[07/12 19:30:51    441s] Creating Cell Server, finished. 
[07/12 19:30:51    441s] 
[07/12 19:30:51    441s] Deleting Cell Server ...
[07/12 19:30:51    441s] Start to check current routing status for nets...
[07/12 19:30:51    441s] All nets are already routed correctly.
[07/12 19:30:51    441s] End to check current routing status for nets (mem=1163.4M)
[07/12 19:30:51    441s] *info: All cells identified as Buffer and Delay cells:
[07/12 19:30:51    441s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[07/12 19:30:51    441s] *info: ------------------------------------------------------------------
[07/12 19:30:51    441s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[07/12 19:30:51    441s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[07/12 19:30:51    441s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[07/12 19:30:51    441s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[07/12 19:30:51    441s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[07/12 19:30:51    441s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[07/12 19:30:51    441s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[07/12 19:30:51    441s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[07/12 19:30:51    441s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[07/12 19:30:51    441s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 19:30:51    441s] ### Creating PhyDesignMc. totSessionCpu=0:07:22 mem=1163.4M
[07/12 19:30:51    441s] #spOpts: mergeVia=F 
[07/12 19:30:51    441s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 19:30:51    441s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 19:30:51    441s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:22 mem=1163.4M
[07/12 19:30:51    442s] GigaOpt Hold Optimizer is used
[07/12 19:30:51    442s] End AAE Lib Interpolated Model. (MEM=1163.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:30:51    442s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:22 mem=1163.4M ***
[07/12 19:30:53    443s] ### Creating LA Mngr. totSessionCpu=0:07:24 mem=1163.4M
[07/12 19:30:53    444s] ### Creating LA Mngr, finished. totSessionCpu=0:07:24 mem=1163.4M
[07/12 19:30:54    444s] ### Creating LA Mngr. totSessionCpu=0:07:25 mem=1321.2M
[07/12 19:30:54    444s] ### Creating LA Mngr, finished. totSessionCpu=0:07:25 mem=1321.2M
[07/12 19:30:54    444s] 
[07/12 19:30:54    444s] Creating Lib Analyzer ...
[07/12 19:30:54    444s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 19:30:54    444s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 19:30:54    444s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 19:30:54    444s] 
[07/12 19:30:55    445s] Creating Lib Analyzer, finished. 
[07/12 19:30:55    445s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[07/12 19:30:55    445s] *info: Run optDesign holdfix with 1 thread.
[07/12 19:30:55    445s] Effort level <high> specified for reg2reg path_group
[07/12 19:30:57    447s] End AAE Lib Interpolated Model. (MEM=1378.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:30:57    447s] **INFO: Starting Blocking QThread with 1 CPU
[07/12 19:30:57    447s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/12 19:30:57    447s] #################################################################################
[07/12 19:30:57    447s] # Design Stage: PreRoute
[07/12 19:30:57    447s] # Design Name: top_entity
[07/12 19:30:57    447s] # Design Mode: 90nm
[07/12 19:30:57    447s] # Analysis Mode: MMMC Non-OCV 
[07/12 19:30:57    447s] # Parasitics Mode: No SPEF/RCDB
[07/12 19:30:57    447s] # Signoff Settings: SI Off 
[07/12 19:30:57    447s] #################################################################################
[07/12 19:30:57    447s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:30:57    447s] Calculate delays in Single mode...
[07/12 19:30:57    447s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/12 19:30:57    447s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 19:30:57    447s] End AAE Lib Interpolated Model. (MEM=0.449219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:30:57    447s] Total number of fetched objects 16850
[07/12 19:30:57    447s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[07/12 19:30:57    447s] End delay calculation. (MEM=0 CPU=0:00:10.6 REAL=0:00:11.0)
[07/12 19:30:57    447s] End delay calculation (fullDC). (MEM=0 CPU=0:00:10.8 REAL=0:00:11.0)
[07/12 19:30:57    447s] *** CDM Built up (cpu=0:00:11.0  real=0:00:11.0  mem= 0.0M) ***
[07/12 19:30:57    447s] *** Done Building Timing Graph (cpu=0:00:12.2 real=0:00:12.0 totSessionCpu=0:00:13.9 mem=0.0M)
[07/12 19:30:57    447s] 
[07/12 19:30:57    447s] Active hold views:
[07/12 19:30:57    447s]  default
[07/12 19:30:57    447s]   Dominating endpoints: 0
[07/12 19:30:57    447s]   Dominating TNS: -0.000
[07/12 19:30:57    447s] 
[07/12 19:30:57    447s] Done building cte hold timing graph (fixHold) cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:00:14.0 mem=0.0M ***
[07/12 19:30:57    447s] Done building hold timer [568 node(s), 815 edge(s), 1 view(s)] (fixHold) cpu=0:00:16.7 real=0:00:17.0 totSessionCpu=0:00:16.7 mem=0.0M ***
[07/12 19:31:14    463s]  
_______________________________________________________________________
[07/12 19:31:15    465s] Done building cte setup timing graph (fixHold) cpu=0:00:22.9 real=0:00:24.0 totSessionCpu=0:07:45 mem=1378.4M ***
[07/12 19:31:18    468s] *info: category slack lower bound [L 0.0] default
[07/12 19:31:18    468s] *info: category slack lower bound [H 0.0] reg2reg 
[07/12 19:31:18    468s] --------------------------------------------------- 
[07/12 19:31:18    468s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/12 19:31:18    468s] --------------------------------------------------- 
[07/12 19:31:18    468s]          WNS    reg2regWNS
[07/12 19:31:18    468s]     0.582 ns      1.399 ns
[07/12 19:31:18    468s] --------------------------------------------------- 
[07/12 19:31:18    468s] Restoring autoHoldViews:  default
[07/12 19:31:19    469s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.582  |  1.399  |  0.582  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.169  |  0.072  | -0.169  |
|           TNS (ns):| -9.258  |  0.000  | -9.258  |
|    Violating Paths:|   61    |    0    |   61    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.828%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[07/12 19:31:19    469s] Deleting Lib Analyzer.
[07/12 19:31:19    469s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 19:31:19    469s] Summary for sequential cells identification: 
[07/12 19:31:19    469s]   Identified SBFF number: 16
[07/12 19:31:19    469s]   Identified MBFF number: 0
[07/12 19:31:19    469s]   Identified SB Latch number: 0
[07/12 19:31:19    469s]   Identified MB Latch number: 0
[07/12 19:31:19    469s]   Not identified SBFF number: 0
[07/12 19:31:19    469s]   Not identified MBFF number: 0
[07/12 19:31:19    469s]   Not identified SB Latch number: 0
[07/12 19:31:19    469s]   Not identified MB Latch number: 0
[07/12 19:31:19    469s]   Number of sequential cells which are not FFs: 13
[07/12 19:31:19    469s] Creating Cell Server, finished. 
[07/12 19:31:19    469s] 
[07/12 19:31:19    469s] Deleting Cell Server ...
[07/12 19:31:19    469s] 
[07/12 19:31:19    469s] Creating Lib Analyzer ...
[07/12 19:31:19    469s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 19:31:19    469s] Summary for sequential cells identification: 
[07/12 19:31:19    469s]   Identified SBFF number: 16
[07/12 19:31:19    469s]   Identified MBFF number: 0
[07/12 19:31:19    469s]   Identified SB Latch number: 0
[07/12 19:31:19    469s]   Identified MB Latch number: 0
[07/12 19:31:19    469s]   Not identified SBFF number: 0
[07/12 19:31:19    469s]   Not identified MBFF number: 0
[07/12 19:31:19    469s]   Not identified SB Latch number: 0
[07/12 19:31:19    469s]   Not identified MB Latch number: 0
[07/12 19:31:19    469s]   Number of sequential cells which are not FFs: 13
[07/12 19:31:19    469s] Creating Cell Server, finished. 
[07/12 19:31:19    469s] 
[07/12 19:31:19    469s] 
[07/12 19:31:19    469s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:31:19    469s]   
[07/12 19:31:19    469s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:31:19    469s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 19:31:19    469s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 19:31:19    469s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 19:31:19    469s] 
[07/12 19:31:20    469s] Creating Lib Analyzer, finished. 
[07/12 19:31:20    469s] 
[07/12 19:31:20    469s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[07/12 19:31:20    469s] *Info: worst delay setup view: default
[07/12 19:31:20    469s] Footprint list for hold buffering (delay unit: ps)
[07/12 19:31:20    469s] =================================================================
[07/12 19:31:20    469s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[07/12 19:31:20    469s] ------------------------------------------------------------------
[07/12 19:31:20    469s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[07/12 19:31:20    469s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[07/12 19:31:20    469s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[07/12 19:31:20    469s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[07/12 19:31:20    469s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[07/12 19:31:20    469s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[07/12 19:31:20    469s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[07/12 19:31:20    469s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[07/12 19:31:20    469s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[07/12 19:31:20    469s] =================================================================
[07/12 19:31:21    470s] **optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 996.1M, totSessionCpu=0:07:50 **
[07/12 19:31:21    470s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 19:31:21    470s] Info: 1 clock net  excluded from IPO operation.
[07/12 19:31:21    470s] --------------------------------------------------- 
[07/12 19:31:21    470s]    Hold Timing Summary  - Initial 
[07/12 19:31:21    470s] --------------------------------------------------- 
[07/12 19:31:21    470s]  Target slack: 0.000 ns
[07/12 19:31:21    470s] View: default 
[07/12 19:31:21    470s] 	WNS: -0.169 
[07/12 19:31:21    470s] 	TNS: -9.258 
[07/12 19:31:21    470s] 	VP: 61 
[07/12 19:31:21    470s] 	Worst hold path end point: cu_0/cw1_reg[6]/RN 
[07/12 19:31:21    470s] --------------------------------------------------- 
[07/12 19:31:21    470s]    Setup Timing Summary  - Initial 
[07/12 19:31:21    470s] --------------------------------------------------- 
[07/12 19:31:21    470s]  Target slack: 0.000 ns
[07/12 19:31:21    470s] View: default 
[07/12 19:31:21    470s] 	WNS: 0.582 
[07/12 19:31:21    470s] 	TNS: 0.000 
[07/12 19:31:21    470s] 	VP: 0 
[07/12 19:31:21    470s] 	Worst setup path end point:datapath_0/decode_map/RF/OUT1_reg[8]/D 
[07/12 19:31:21    470s] --------------------------------------------------- 
[07/12 19:31:21    470s] PhyDesignGrid: maxLocalDensity 0.98
[07/12 19:31:21    470s] ### Creating PhyDesignMc. totSessionCpu=0:07:51 mem=1388.8M
[07/12 19:31:21    470s] #spOpts: mergeVia=F 
[07/12 19:31:21    470s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:51 mem=1388.8M
[07/12 19:31:21    470s] 
[07/12 19:31:21    470s] *** Starting Core Fixing (fixHold) cpu=0:00:28.5 real=0:00:30.0 totSessionCpu=0:07:51 mem=1388.8M density=57.828% ***
[07/12 19:31:21    470s] Optimizer Target Slack 0.000 StdDelay is 0.010  
[07/12 19:31:21    471s] 
[07/12 19:31:21    471s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.5393} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[07/12 19:31:21    471s] 
[07/12 19:31:21    471s] Phase I ......
[07/12 19:31:21    471s] *info: Multithread Hold Batch Commit is enabled
[07/12 19:31:21    471s] *info: Levelized Batch Commit is enabled
[07/12 19:31:21    471s] Executing transform: ECO Safe Resize
[07/12 19:31:21    471s] +-----------------------------------------------------------------------------------------------+
[07/12 19:31:21    471s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[07/12 19:31:21    471s] +-----------------------------------------------------------------------------------------------+
[07/12 19:31:22    471s] Worst hold path end point:
[07/12 19:31:22    471s]   cu_0/cw1_reg[6]/RN
[07/12 19:31:22    471s]     net: cu_0/n220 (nrTerm=62)
[07/12 19:31:22    471s] |   0|  -0.169|    -9.26|      61|          0|       0(     0)|    57.83%|   0:00:31.0|  1388.8M|
[07/12 19:31:22    471s] Worst hold path end point:
[07/12 19:31:22    471s]   cu_0/cw1_reg[6]/RN
[07/12 19:31:22    471s]     net: cu_0/n220 (nrTerm=62)
[07/12 19:31:22    471s] |   1|  -0.169|    -9.26|      61|          0|       0(     0)|    57.83%|   0:00:31.0|  1388.8M|
[07/12 19:31:22    471s] +-----------------------------------------------------------------------------------------------+
[07/12 19:31:22    471s] Executing transform: AddBuffer + LegalResize
[07/12 19:31:22    471s] +-----------------------------------------------------------------------------------------------+
[07/12 19:31:22    471s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[07/12 19:31:22    471s] +-----------------------------------------------------------------------------------------------+
[07/12 19:31:22    471s] Worst hold path end point:
[07/12 19:31:22    471s]   cu_0/cw1_reg[6]/RN
[07/12 19:31:22    471s]     net: cu_0/n220 (nrTerm=62)
[07/12 19:31:22    471s] |   0|  -0.169|    -9.26|      61|          0|       0(     0)|    57.83%|   0:00:31.0|  1388.8M|
[07/12 19:31:22    472s] Worst hold path end point:
[07/12 19:31:22    472s]   cu_0/cw1_reg[6]/RN
[07/12 19:31:22    472s]     net: cu_0/n220 (nrTerm=62)
[07/12 19:31:22    472s] |   1|  -0.130|    -6.85|      61|          1|       0(     0)|    57.83%|   0:00:31.0|  1395.6M|
[07/12 19:31:23    473s] Worst hold path end point:
[07/12 19:31:23    473s]   cu_0/cw1_reg[6]/RN
[07/12 19:31:23    473s]     net: cu_0/n220 (nrTerm=62)
[07/12 19:31:23    473s] |   2|  -0.081|    -3.83|      61|          1|       0(     0)|    57.83%|   0:00:32.0|  1414.7M|
[07/12 19:31:23    473s] Worst hold path end point:
[07/12 19:31:23    473s]   cu_0/cw1_reg[6]/RN
[07/12 19:31:23    473s]     net: cu_0/n220 (nrTerm=62)
[07/12 19:31:23    473s] |   3|   0.006|     0.00|       0|          1|       0(     0)|    57.86%|   0:00:32.0|  1414.7M|
[07/12 19:31:23    473s] +-----------------------------------------------------------------------------------------------+
[07/12 19:31:23    473s] 
[07/12 19:31:23    473s] *info:    Total 3 cells added for Phase I
[07/12 19:31:23    473s] --------------------------------------------------- 
[07/12 19:31:23    473s]    Hold Timing Summary  - Phase I 
[07/12 19:31:23    473s] --------------------------------------------------- 
[07/12 19:31:23    473s]  Target slack: 0.000 ns
[07/12 19:31:23    473s] View: default 
[07/12 19:31:23    473s] 	WNS: 0.006 
[07/12 19:31:23    473s] 	TNS: 0.000 
[07/12 19:31:23    473s] 	VP: 0 
[07/12 19:31:23    473s] 	Worst hold path end point: cu_0/cw1_reg[6]/RN 
[07/12 19:31:23    473s] --------------------------------------------------- 
[07/12 19:31:23    473s]    Setup Timing Summary  - Phase I 
[07/12 19:31:23    473s] --------------------------------------------------- 
[07/12 19:31:23    473s]  Target slack: 0.000 ns
[07/12 19:31:23    473s] View: default 
[07/12 19:31:23    473s] 	WNS: 0.582 
[07/12 19:31:23    473s] 	TNS: 0.000 
[07/12 19:31:23    473s] 	VP: 0 
[07/12 19:31:23    473s] 	Worst setup path end point:datapath_0/decode_map/RF/OUT1_reg[8]/D 
[07/12 19:31:23    473s] --------------------------------------------------- 
[07/12 19:31:24    473s] 
[07/12 19:31:24    473s] *** Finished Core Fixing (fixHold) cpu=0:00:31.0 real=0:00:33.0 totSessionCpu=0:07:53 mem=1414.7M density=57.857% ***
[07/12 19:31:24    473s] 
[07/12 19:31:24    473s] *info:
[07/12 19:31:24    473s] *info: Added a total of 3 cells to fix/reduce hold violation
[07/12 19:31:24    473s] *info:          in which 2 termBuffering
[07/12 19:31:24    473s] *info:
[07/12 19:31:24    473s] *info: Summary: 
[07/12 19:31:24    473s] *info:            2 cells of type 'CLKBUF_X1' (3.0, 	25.535) used
[07/12 19:31:24    473s] *info:            1 cell  of type 'BUF_X32' (49.0, 	0.605) used
[07/12 19:31:24    473s] 
[07/12 19:31:24    473s] *** Starting refinePlace (0:07:54 mem=1414.7M) ***
[07/12 19:31:24    473s] Total net bbox length = 1.696e+05 (8.588e+04 8.368e+04) (ext = 1.372e+04)
[07/12 19:31:24    473s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:31:24    473s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[07/12 19:31:24    473s] Type 'man IMPSP-5140' for more detail.
[07/12 19:31:24    473s] **WARN: (IMPSP-315):	Found 13078 instances insts with no PG Term connections.
[07/12 19:31:24    473s] Type 'man IMPSP-315' for more detail.
[07/12 19:31:24    473s] Starting refinePlace ...
[07/12 19:31:24    473s] default core: bins with density >  0.75 =    0 % ( 0 / 289 )
[07/12 19:31:24    473s] Density distribution unevenness ratio = 4.790%
[07/12 19:31:24    473s]   Spread Effort: high, pre-route mode, useDDP on.
[07/12 19:31:24    473s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1414.7MB) @(0:07:54 - 0:07:54).
[07/12 19:31:24    473s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:31:24    473s] wireLenOptFixPriorityInst 0 inst fixed
[07/12 19:31:24    474s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:31:24    474s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1414.7MB) @(0:07:54 - 0:07:54).
[07/12 19:31:24    474s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[07/12 19:31:24    474s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1414.7MB
[07/12 19:31:24    474s] Statistics of distance of Instance movement in refine placement:
[07/12 19:31:24    474s]   maximum (X+Y) =         0.00 um
[07/12 19:31:24    474s]   mean    (X+Y) =         0.00 um
[07/12 19:31:24    474s] Summary Report:
[07/12 19:31:24    474s] Instances move: 0 (out of 13078 movable)
[07/12 19:31:24    474s] Instances flipped: 0
[07/12 19:31:24    474s] Mean displacement: 0.00 um
[07/12 19:31:24    474s] Max displacement: 0.00 um 
[07/12 19:31:24    474s] Total instances moved : 0
[07/12 19:31:24    474s] Total net bbox length = 1.696e+05 (8.588e+04 8.368e+04) (ext = 1.372e+04)
[07/12 19:31:24    474s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1414.7MB
[07/12 19:31:24    474s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1414.7MB) @(0:07:54 - 0:07:54).
[07/12 19:31:24    474s] *** Finished refinePlace (0:07:54 mem=1414.7M) ***
[07/12 19:31:24    474s] *** maximum move = 0.00 um ***
[07/12 19:31:24    474s] *** Finished re-routing un-routed nets (1414.7M) ***
[07/12 19:31:25    474s] 
[07/12 19:31:25    474s] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1414.7M) ***
[07/12 19:31:25    474s] *** Finish Post CTS Hold Fixing (cpu=0:00:32.1 real=0:00:34.0 totSessionCpu=0:07:54 mem=1414.7M density=57.857%) ***
[07/12 19:31:25    474s] *** Steiner Routed Nets: 0.055%; Threshold: 100; Threshold for Hold: 100
[07/12 19:31:25    474s] ### Creating LA Mngr. totSessionCpu=0:07:55 mem=1256.4M
[07/12 19:31:25    474s] ### Creating LA Mngr, finished. totSessionCpu=0:07:55 mem=1256.4M
[07/12 19:31:25    474s] Re-routed 0 nets
[07/12 19:31:25    474s] GigaOpt_HOLD: Recover setup timing after hold fixing
[07/12 19:31:25    474s] Deleting Cell Server ...
[07/12 19:31:25    474s] Deleting Lib Analyzer.
[07/12 19:31:25    474s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 19:31:25    474s] Summary for sequential cells identification: 
[07/12 19:31:25    474s]   Identified SBFF number: 16
[07/12 19:31:25    474s]   Identified MBFF number: 0
[07/12 19:31:25    474s]   Identified SB Latch number: 0
[07/12 19:31:25    474s]   Identified MB Latch number: 0
[07/12 19:31:25    474s]   Not identified SBFF number: 0
[07/12 19:31:25    474s]   Not identified MBFF number: 0
[07/12 19:31:25    474s]   Not identified SB Latch number: 0
[07/12 19:31:25    474s]   Not identified MB Latch number: 0
[07/12 19:31:25    474s]   Number of sequential cells which are not FFs: 13
[07/12 19:31:25    474s] Creating Cell Server, finished. 
[07/12 19:31:25    474s] 
[07/12 19:31:25    474s] 
[07/12 19:31:25    474s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:31:25    474s]   
[07/12 19:31:25    474s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:31:25    474s]   Deleting Cell Server ...
[07/12 19:31:25    474s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 19:31:25    474s] Summary for sequential cells identification: 
[07/12 19:31:25    474s]   Identified SBFF number: 16
[07/12 19:31:25    474s]   Identified MBFF number: 0
[07/12 19:31:25    474s]   Identified SB Latch number: 0
[07/12 19:31:25    474s]   Identified MB Latch number: 0
[07/12 19:31:25    474s]   Not identified SBFF number: 0
[07/12 19:31:25    474s]   Not identified MBFF number: 0
[07/12 19:31:25    474s]   Not identified SB Latch number: 0
[07/12 19:31:25    474s]   Not identified MB Latch number: 0
[07/12 19:31:25    474s]   Number of sequential cells which are not FFs: 13
[07/12 19:31:25    474s] Creating Cell Server, finished. 
[07/12 19:31:25    474s] 
[07/12 19:31:25    474s] 
[07/12 19:31:25    474s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:31:25    474s]   
[07/12 19:31:25    474s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:31:25    474s]   GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[07/12 19:31:25    474s] GigaOpt: Skipping postEco optimization
[07/12 19:31:25    475s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[07/12 19:31:25    475s] GigaOpt: Skipping nonLegal postEco optimization
[07/12 19:31:25    475s] *** Steiner Routed Nets: 0.055%; Threshold: 100; Threshold for Hold: 100
[07/12 19:31:25    475s] ### Creating LA Mngr. totSessionCpu=0:07:55 mem=1256.4M
[07/12 19:31:25    475s] ### Creating LA Mngr, finished. totSessionCpu=0:07:55 mem=1256.4M
[07/12 19:31:25    475s] Re-routed 0 nets
[07/12 19:31:26    475s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0, threshold = 0.00505)
[07/12 19:31:26    475s] GigaOpt: Skipping post-eco TNS optimization
[07/12 19:31:26    475s] 
[07/12 19:31:26    475s] Active setup views:
[07/12 19:31:26    475s]  default
[07/12 19:31:26    475s]   Dominating endpoints: 0
[07/12 19:31:26    475s]   Dominating TNS: -0.000
[07/12 19:31:26    475s] 
[07/12 19:31:26    475s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[07/12 19:31:26    475s] [PSP]     Started earlyGlobalRoute kernel
[07/12 19:31:26    475s] [PSP]     Initial Peak syMemory usage = 1256.4 MB
[07/12 19:31:26    475s] (I)       Reading DB...
[07/12 19:31:26    475s] (I)       before initializing RouteDB syMemory usage = 1259.4 MB
[07/12 19:31:26    475s] (I)       congestionReportName   : 
[07/12 19:31:26    475s] (I)       layerRangeFor2DCongestion : 
[07/12 19:31:26    475s] (I)       buildTerm2TermWires    : 0
[07/12 19:31:26    475s] (I)       doTrackAssignment      : 1
[07/12 19:31:26    475s] (I)       dumpBookshelfFiles     : 0
[07/12 19:31:26    475s] (I)       numThreads             : 1
[07/12 19:31:26    475s] (I)       bufferingAwareRouting  : false
[07/12 19:31:26    475s] [NR-eGR] honorMsvRouteConstraint: false
[07/12 19:31:26    475s] (I)       honorPin               : false
[07/12 19:31:26    475s] (I)       honorPinGuide          : true
[07/12 19:31:26    475s] (I)       honorPartition         : false
[07/12 19:31:26    475s] (I)       allowPartitionCrossover: false
[07/12 19:31:26    475s] (I)       honorSingleEntry       : true
[07/12 19:31:26    475s] (I)       honorSingleEntryStrong : true
[07/12 19:31:26    475s] (I)       handleViaSpacingRule   : false
[07/12 19:31:26    475s] (I)       handleEolSpacingRule   : false
[07/12 19:31:26    475s] (I)       PDConstraint           : none
[07/12 19:31:26    475s] (I)       expBetterNDRHandling   : false
[07/12 19:31:26    475s] [NR-eGR] honorClockSpecNDR      : 0
[07/12 19:31:26    475s] (I)       routingEffortLevel     : 3
[07/12 19:31:26    475s] (I)       effortLevel            : standard
[07/12 19:31:26    475s] [NR-eGR] minRouteLayer          : 2
[07/12 19:31:26    475s] [NR-eGR] maxRouteLayer          : 127
[07/12 19:31:26    475s] (I)       relaxedTopLayerCeiling : 127
[07/12 19:31:26    475s] (I)       relaxedBottomLayerFloor: 2
[07/12 19:31:26    475s] (I)       numRowsPerGCell        : 1
[07/12 19:31:26    475s] (I)       speedUpLargeDesign     : 0
[07/12 19:31:26    475s] (I)       multiThreadingTA       : 1
[07/12 19:31:26    475s] (I)       blkAwareLayerSwitching : 1
[07/12 19:31:26    475s] (I)       optimizationMode       : false
[07/12 19:31:26    475s] (I)       routeSecondPG          : false
[07/12 19:31:26    475s] (I)       scenicRatioForLayerRelax: 0.00
[07/12 19:31:26    475s] (I)       detourLimitForLayerRelax: 0.00
[07/12 19:31:26    475s] (I)       punchThroughDistance   : 500.00
[07/12 19:31:26    475s] (I)       scenicBound            : 1.15
[07/12 19:31:26    475s] (I)       maxScenicToAvoidBlk    : 100.00
[07/12 19:31:26    475s] (I)       source-to-sink ratio   : 0.00
[07/12 19:31:26    475s] (I)       targetCongestionRatioH : 1.00
[07/12 19:31:26    475s] (I)       targetCongestionRatioV : 1.00
[07/12 19:31:26    475s] (I)       layerCongestionRatio   : 0.70
[07/12 19:31:26    475s] (I)       m1CongestionRatio      : 0.10
[07/12 19:31:26    475s] (I)       m2m3CongestionRatio    : 0.70
[07/12 19:31:26    475s] (I)       localRouteEffort       : 1.00
[07/12 19:31:26    475s] (I)       numSitesBlockedByOneVia: 8.00
[07/12 19:31:26    475s] (I)       supplyScaleFactorH     : 1.00
[07/12 19:31:26    475s] (I)       supplyScaleFactorV     : 1.00
[07/12 19:31:26    475s] (I)       highlight3DOverflowFactor: 0.00
[07/12 19:31:26    475s] (I)       doubleCutViaModelingRatio: 0.00
[07/12 19:31:26    475s] (I)       routeVias              : 
[07/12 19:31:26    475s] (I)       readTROption           : true
[07/12 19:31:26    475s] (I)       extraSpacingFactor     : 1.00
[07/12 19:31:26    475s] [NR-eGR] numTracksPerClockWire  : 0
[07/12 19:31:26    475s] (I)       routeSelectedNetsOnly  : false
[07/12 19:31:26    475s] (I)       clkNetUseMaxDemand     : false
[07/12 19:31:26    475s] (I)       extraDemandForClocks   : 0
[07/12 19:31:26    475s] (I)       steinerRemoveLayers    : false
[07/12 19:31:26    475s] (I)       demoteLayerScenicScale : 1.00
[07/12 19:31:26    475s] (I)       nonpreferLayerCostScale : 100.00
[07/12 19:31:26    475s] (I)       similarTopologyRoutingFast : false
[07/12 19:31:26    475s] (I)       spanningTreeRefinement : false
[07/12 19:31:26    475s] (I)       spanningTreeRefinementAlpha : 0.50
[07/12 19:31:26    475s] (I)       starting read tracks
[07/12 19:31:26    475s] (I)       build grid graph
[07/12 19:31:26    475s] (I)       build grid graph start
[07/12 19:31:26    475s] [NR-eGR] Layer1 has no routable track
[07/12 19:31:26    475s] [NR-eGR] Layer2 has single uniform track structure
[07/12 19:31:26    475s] [NR-eGR] Layer3 has single uniform track structure
[07/12 19:31:26    475s] [NR-eGR] Layer4 has single uniform track structure
[07/12 19:31:26    475s] [NR-eGR] Layer5 has single uniform track structure
[07/12 19:31:26    475s] [NR-eGR] Layer6 has single uniform track structure
[07/12 19:31:26    475s] [NR-eGR] Layer7 has single uniform track structure
[07/12 19:31:26    475s] [NR-eGR] Layer8 has single uniform track structure
[07/12 19:31:26    475s] [NR-eGR] Layer9 has single uniform track structure
[07/12 19:31:26    475s] [NR-eGR] Layer10 has single uniform track structure
[07/12 19:31:26    475s] (I)       build grid graph end
[07/12 19:31:26    475s] (I)       numViaLayers=10
[07/12 19:31:26    475s] (I)       Reading via via1_8 for layer: 0 
[07/12 19:31:26    475s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:31:26    475s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:31:26    475s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:31:26    475s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:31:26    475s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:31:26    475s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:31:26    475s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:31:26    475s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:31:26    475s] (I)       end build via table
[07/12 19:31:26    475s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5676 numBumpBlks=0 numBoundaryFakeBlks=0
[07/12 19:31:26    475s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[07/12 19:31:26    475s] (I)       readDataFromPlaceDB
[07/12 19:31:26    475s] (I)       Read net information..
[07/12 19:31:26    475s] [NR-eGR] Read numTotalNets=14566  numIgnoredNets=0
[07/12 19:31:26    475s] (I)       Read testcase time = 0.010 seconds
[07/12 19:31:26    475s] 
[07/12 19:31:26    475s] (I)       read default dcut vias
[07/12 19:31:26    475s] (I)       Reading via via1_8 for layer: 0 
[07/12 19:31:26    475s] (I)       Reading via via2_8 for layer: 1 
[07/12 19:31:26    475s] (I)       Reading via via3_2 for layer: 2 
[07/12 19:31:26    475s] (I)       Reading via via4_0 for layer: 3 
[07/12 19:31:26    475s] (I)       Reading via via5_0 for layer: 4 
[07/12 19:31:26    475s] (I)       Reading via via6_0 for layer: 5 
[07/12 19:31:26    475s] (I)       Reading via via7_0 for layer: 6 
[07/12 19:31:26    475s] (I)       Reading via via8_0 for layer: 7 
[07/12 19:31:26    475s] (I)       Reading via via9_0 for layer: 8 
[07/12 19:31:26    475s] (I)       build grid graph start
[07/12 19:31:26    475s] (I)       build grid graph end
[07/12 19:31:26    475s] (I)       Model blockage into capacity
[07/12 19:31:26    475s] (I)       Read numBlocks=5676  numPreroutedWires=0  numCapScreens=0
[07/12 19:31:26    475s] (I)       blocked area on Layer1 : 0  (0.00%)
[07/12 19:31:26    475s] (I)       blocked area on Layer2 : 848904000  (0.38%)
[07/12 19:31:26    475s] (I)       blocked area on Layer3 : 1029638400  (0.46%)
[07/12 19:31:26    475s] (I)       blocked area on Layer4 : 1431792000  (0.64%)
[07/12 19:31:26    475s] (I)       blocked area on Layer5 : 1661817600  (0.74%)
[07/12 19:31:26    475s] (I)       blocked area on Layer6 : 1797694400  (0.80%)
[07/12 19:31:26    475s] (I)       blocked area on Layer7 : 6676480000  (2.96%)
[07/12 19:31:26    475s] (I)       blocked area on Layer8 : 7302400000  (3.24%)
[07/12 19:31:26    475s] (I)       blocked area on Layer9 : 33666560000  (14.94%)
[07/12 19:31:26    475s] (I)       blocked area on Layer10 : 89567232000  (39.74%)
[07/12 19:31:26    475s] (I)       Modeling time = 0.020 seconds
[07/12 19:31:26    475s] 
[07/12 19:31:26    475s] (I)       Number of ignored nets = 0
[07/12 19:31:26    475s] (I)       Number of fixed nets = 0.  Ignored: Yes
[07/12 19:31:26    475s] (I)       Number of clock nets = 1.  Ignored: No
[07/12 19:31:26    475s] (I)       Number of analog nets = 0.  Ignored: Yes
[07/12 19:31:26    475s] (I)       Number of special nets = 0.  Ignored: Yes
[07/12 19:31:26    475s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[07/12 19:31:26    475s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[07/12 19:31:26    475s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[07/12 19:31:26    475s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[07/12 19:31:26    475s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[07/12 19:31:26    475s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[07/12 19:31:26    475s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1261.7 MB
[07/12 19:31:26    475s] (I)       Ndr track 0 does not exist
[07/12 19:31:26    475s] (I)       Layer1  viaCost=200.00
[07/12 19:31:26    475s] (I)       Layer2  viaCost=200.00
[07/12 19:31:26    475s] (I)       Layer3  viaCost=100.00
[07/12 19:31:26    475s] (I)       Layer4  viaCost=100.00
[07/12 19:31:26    475s] (I)       Layer5  viaCost=100.00
[07/12 19:31:26    475s] (I)       Layer6  viaCost=100.00
[07/12 19:31:26    475s] (I)       Layer7  viaCost=100.00
[07/12 19:31:26    475s] (I)       Layer8  viaCost=100.00
[07/12 19:31:26    475s] (I)       Layer9  viaCost=100.00
[07/12 19:31:26    475s] (I)       ---------------------Grid Graph Info--------------------
[07/12 19:31:26    475s] (I)       routing area        :  (0, 0) - (475760, 473760)
[07/12 19:31:26    475s] (I)       core area           :  (10260, 10080) - (465500, 463680)
[07/12 19:31:26    475s] (I)       Site Width          :   380  (dbu)
[07/12 19:31:26    475s] (I)       Row Height          :  2800  (dbu)
[07/12 19:31:26    475s] (I)       GCell Width         :  2800  (dbu)
[07/12 19:31:26    475s] (I)       GCell Height        :  2800  (dbu)
[07/12 19:31:26    475s] (I)       grid                :   170   169    10
[07/12 19:31:26    475s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[07/12 19:31:26    475s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[07/12 19:31:26    475s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[07/12 19:31:26    475s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[07/12 19:31:26    475s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[07/12 19:31:26    475s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[07/12 19:31:26    475s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[07/12 19:31:26    475s] (I)       Total num of tracks :     0  1252  1692   849   845   849   281   282   147   141
[07/12 19:31:26    475s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[07/12 19:31:26    475s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[07/12 19:31:26    475s] (I)       --------------------------------------------------------
[07/12 19:31:26    475s] 
[07/12 19:31:26    475s] [NR-eGR] ============ Routing rule table ============
[07/12 19:31:26    475s] [NR-eGR] Rule id 0. Nets 14566 
[07/12 19:31:26    475s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[07/12 19:31:26    475s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[07/12 19:31:26    475s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:31:26    475s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[07/12 19:31:26    475s] [NR-eGR] ========================================
[07/12 19:31:26    475s] [NR-eGR] 
[07/12 19:31:26    475s] (I)       After initializing earlyGlobalRoute syMemory usage = 1261.7 MB
[07/12 19:31:26    475s] (I)       Loading and dumping file time : 0.23 seconds
[07/12 19:31:26    475s] (I)       ============= Initialization =============
[07/12 19:31:26    475s] (I)       totalPins=56643  totalGlobalPin=55982 (98.83%)
[07/12 19:31:26    475s] (I)       total 2D Cap : 1057802 = (499061 H, 558741 V)
[07/12 19:31:26    475s] [NR-eGR] Layer group 1: route 14566 net(s) in layer range [2, 10]
[07/12 19:31:26    475s] (I)       ============  Phase 1a Route ============
[07/12 19:31:26    475s] (I)       Phase 1a runs 0.13 seconds
[07/12 19:31:26    475s] (I)       Usage: 161378 = (85398 H, 75980 V) = (17.11% H, 13.60% V) = (1.196e+05um H, 1.064e+05um V)
[07/12 19:31:26    475s] (I)       
[07/12 19:31:26    475s] (I)       ============  Phase 1b Route ============
[07/12 19:31:26    475s] (I)       Usage: 161378 = (85398 H, 75980 V) = (17.11% H, 13.60% V) = (1.196e+05um H, 1.064e+05um V)
[07/12 19:31:26    475s] (I)       
[07/12 19:31:26    475s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.259292e+05um
[07/12 19:31:26    475s] (I)       ============  Phase 1c Route ============
[07/12 19:31:26    475s] (I)       Usage: 161378 = (85398 H, 75980 V) = (17.11% H, 13.60% V) = (1.196e+05um H, 1.064e+05um V)
[07/12 19:31:26    475s] (I)       
[07/12 19:31:26    475s] (I)       ============  Phase 1d Route ============
[07/12 19:31:26    475s] (I)       Usage: 161378 = (85398 H, 75980 V) = (17.11% H, 13.60% V) = (1.196e+05um H, 1.064e+05um V)
[07/12 19:31:26    475s] (I)       
[07/12 19:31:26    475s] (I)       ============  Phase 1e Route ============
[07/12 19:31:26    475s] (I)       Phase 1e runs 0.00 seconds
[07/12 19:31:26    475s] (I)       Usage: 161378 = (85398 H, 75980 V) = (17.11% H, 13.60% V) = (1.196e+05um H, 1.064e+05um V)
[07/12 19:31:26    475s] (I)       
[07/12 19:31:26    476s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.259292e+05um
[07/12 19:31:26    476s] [NR-eGR] 
[07/12 19:31:26    476s] (I)       ============  Phase 1l Route ============
[07/12 19:31:27    476s] (I)       Phase 1l runs 0.22 seconds
[07/12 19:31:27    476s] (I)       
[07/12 19:31:27    476s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[07/12 19:31:27    476s] [NR-eGR]                OverCon            
[07/12 19:31:27    476s] [NR-eGR]                 #Gcell     %Gcell
[07/12 19:31:27    476s] [NR-eGR] Layer              (2)    OverCon 
[07/12 19:31:27    476s] [NR-eGR] ------------------------------------
[07/12 19:31:27    476s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[07/12 19:31:27    476s] [NR-eGR] Layer2      25( 0.09%)   ( 0.09%) 
[07/12 19:31:27    476s] [NR-eGR] Layer3       2( 0.01%)   ( 0.01%) 
[07/12 19:31:27    476s] [NR-eGR] Layer4      12( 0.04%)   ( 0.04%) 
[07/12 19:31:27    476s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[07/12 19:31:27    476s] [NR-eGR] Layer6       1( 0.00%)   ( 0.00%) 
[07/12 19:31:27    476s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[07/12 19:31:27    476s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[07/12 19:31:27    476s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[07/12 19:31:27    476s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[07/12 19:31:27    476s] [NR-eGR] ------------------------------------
[07/12 19:31:27    476s] [NR-eGR] Total       40( 0.02%)   ( 0.02%) 
[07/12 19:31:27    476s] [NR-eGR] 
[07/12 19:31:27    476s] (I)       Total Global Routing Runtime: 0.52 seconds
[07/12 19:31:27    476s] (I)       total 2D Cap : 1059244 = (499801 H, 559443 V)
[07/12 19:31:27    476s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[07/12 19:31:27    476s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[07/12 19:31:27    476s] [NR-eGR] End Peak syMemory usage = 1261.7 MB
[07/12 19:31:27    476s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.77 seconds
[07/12 19:31:27    476s] [hotspot] +------------+---------------+---------------+
[07/12 19:31:27    476s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 19:31:27    476s] [hotspot] +------------+---------------+---------------+
[07/12 19:31:27    476s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 19:31:27    476s] [hotspot] +------------+---------------+---------------+
[07/12 19:31:27    476s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 19:31:27    476s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 19:31:27    476s] Reported timing to dir ./timingReports
[07/12 19:31:27    476s] **optDesign ... cpu = 0:00:35, real = 0:00:36, mem = 958.5M, totSessionCpu=0:07:57 **
[07/12 19:31:27    476s] End AAE Lib Interpolated Model. (MEM=1231.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:31:27    476s] **INFO: Starting Blocking QThread with 1 CPU
[07/12 19:31:27    476s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/12 19:31:27    476s] #################################################################################
[07/12 19:31:27    476s] # Design Stage: PreRoute
[07/12 19:31:27    476s] # Design Name: top_entity
[07/12 19:31:27    476s] # Design Mode: 90nm
[07/12 19:31:27    476s] # Analysis Mode: MMMC Non-OCV 
[07/12 19:31:27    476s] # Parasitics Mode: No SPEF/RCDB
[07/12 19:31:27    476s] # Signoff Settings: SI Off 
[07/12 19:31:27    476s] #################################################################################
[07/12 19:31:27    476s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:31:27    476s] Calculate delays in Single mode...
[07/12 19:31:27    476s] Topological Sorting (REAL = 0:00:00.0, MEM = 2.6M, InitMEM = 0.6M)
[07/12 19:31:27    476s] Start delay calculation (fullDC) (1 T). (MEM=2.56641)
[07/12 19:31:27    476s] End AAE Lib Interpolated Model. (MEM=18.8984 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:31:27    476s] Total number of fetched objects 16853
[07/12 19:31:27    476s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[07/12 19:31:27    476s] End delay calculation. (MEM=0 CPU=0:00:10.9 REAL=0:00:11.0)
[07/12 19:31:27    476s] End delay calculation (fullDC). (MEM=0 CPU=0:00:11.1 REAL=0:00:11.0)
[07/12 19:31:27    476s] *** CDM Built up (cpu=0:00:11.4  real=0:00:11.0  mem= 0.0M) ***
[07/12 19:31:27    476s] *** Done Building Timing Graph (cpu=0:00:12.6 real=0:00:12.0 totSessionCpu=0:00:30.3 mem=0.0M)
[07/12 19:31:42    491s]  
_______________________________________________________________________
[07/12 19:31:43    491s] #################################################################################
[07/12 19:31:43    491s] # Design Stage: PreRoute
[07/12 19:31:43    491s] # Design Name: top_entity
[07/12 19:31:43    491s] # Design Mode: 90nm
[07/12 19:31:43    491s] # Analysis Mode: MMMC Non-OCV 
[07/12 19:31:43    491s] # Parasitics Mode: No SPEF/RCDB
[07/12 19:31:43    491s] # Signoff Settings: SI Off 
[07/12 19:31:43    491s] #################################################################################
[07/12 19:31:44    493s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:31:44    493s] Calculate delays in Single mode...
[07/12 19:31:44    493s] Topological Sorting (REAL = 0:00:00.0, MEM = 1233.6M, InitMEM = 1231.6M)
[07/12 19:31:44    493s] Start delay calculation (fullDC) (1 T). (MEM=1233.56)
[07/12 19:31:44    493s] End AAE Lib Interpolated Model. (MEM=1249.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:31:56    505s] Total number of fetched objects 16853
[07/12 19:31:56    505s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 19:31:56    505s] End delay calculation. (MEM=1275.12 CPU=0:00:11.6 REAL=0:00:12.0)
[07/12 19:31:56    505s] End delay calculation (fullDC). (MEM=1275.12 CPU=0:00:11.9 REAL=0:00:12.0)
[07/12 19:31:56    505s] *** CDM Built up (cpu=0:00:13.5  real=0:00:13.0  mem= 1275.1M) ***
[07/12 19:31:58    506s] *** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:16.0 totSessionCpu=0:08:27 mem=1275.1M)
[07/12 19:32:00    509s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.582  |  1.399  |  0.582  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.038  |  0.072  |  0.038  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.857%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:32.9, REAL=0:00:33.0, MEM=1217.9M
[07/12 19:32:00    509s] **optDesign ... cpu = 0:01:08, real = 0:01:09, mem = 989.6M, totSessionCpu=0:08:30 **
[07/12 19:32:00    509s] *** Finished optDesign ***
[07/12 19:32:00    509s] 
[07/12 19:32:00    509s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:01:09 real=  0:01:11)
[07/12 19:32:00    509s] Info: pop threads available for lower-level modules during optimization.
[07/12 19:32:01    509s] Info: Destroy the CCOpt slew target map.
[07/12 19:35:05    511s] <CMD> selectWire 121.3550 115.6400 152.2950 115.7800 5 datapath_0/mem_access_map/DRAM_0/n5838
[07/12 19:35:07    511s] <CMD> deselectAll
[07/12 19:35:32    511s] <CMD> getFillerMode -quiet
[07/12 19:35:50    511s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[07/12 19:35:50    512s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 19:35:50    512s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 19:35:50    512s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[07/12 19:35:52    514s] *INFO: Adding fillers to top-module.
[07/12 19:35:52    514s] *INFO:   Added 46 filler insts (cell FILLCELL_X32 / prefix FILLER).
[07/12 19:35:52    514s] *INFO:   Added 303 filler insts (cell FILLCELL_X16 / prefix FILLER).
[07/12 19:35:52    514s] *INFO:   Added 4397 filler insts (cell FILLCELL_X8 / prefix FILLER).
[07/12 19:35:52    514s] *INFO:   Added 5563 filler insts (cell FILLCELL_X4 / prefix FILLER).
[07/12 19:35:52    514s] *INFO:   Added 18042 filler insts (cell FILLCELL_X1 / prefix FILLER).
[07/12 19:35:52    514s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[07/12 19:35:52    514s] *INFO: Total 28351 filler insts added - prefix FILLER (CPU: 0:00:02.1).
[07/12 19:35:52    514s] For 28351 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[07/12 19:44:31    517s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/12 19:44:37    517s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[07/12 19:44:37    517s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[07/12 19:44:37    517s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/12 19:44:37    517s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[07/12 19:44:37    517s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/12 19:44:37    517s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[07/12 19:44:37    517s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[07/12 19:44:37    517s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[07/12 19:44:37    517s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[07/12 19:44:37    517s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[07/12 19:44:37    517s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[07/12 19:44:37    517s] Running Native NanoRoute ...
[07/12 19:44:37    517s] <CMD> routeDesign -globalDetail
[07/12 19:44:37    517s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1013.97 (MB), peak = 1204.59 (MB)
[07/12 19:44:37    517s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[07/12 19:44:37    517s] #**INFO: setDesignMode -flowEffort standard
[07/12 19:44:37    517s] #**INFO: mulit-cut via swapping is disabled by user.
[07/12 19:44:37    517s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[07/12 19:44:37    517s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[07/12 19:44:37    517s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[07/12 19:44:37    517s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 19:44:37    517s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 19:44:37    517s] Begin checking placement ... (start mem=1215.9M, init mem=1215.9M)
[07/12 19:44:38    517s] *info: Placed = 41429         
[07/12 19:44:38    517s] *info: Unplaced = 0           
[07/12 19:44:38    517s] Placement Density:100.00%(51624/51624)
[07/12 19:44:38    517s] Placement Density (including fixed std cells):100.00%(51624/51624)
[07/12 19:44:38    518s] Finished checkPlace (cpu: total=0:00:00.6, vio checks=0:00:00.5; mem=1215.9M)
[07/12 19:44:38    518s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[07/12 19:44:38    518s] #**INFO: honoring user setting for routeWithSiDriven set to false
[07/12 19:44:38    518s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[07/12 19:44:38    518s] 
[07/12 19:44:38    518s] changeUseClockNetStatus Option :  -noFixedNetWires 
[07/12 19:44:38    518s] *** Changed status on (0) nets in Clock.
[07/12 19:44:38    518s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1215.9M) ***
[07/12 19:44:38    518s] 
[07/12 19:44:38    518s] globalDetailRoute
[07/12 19:44:38    518s] 
[07/12 19:44:38    518s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[07/12 19:44:38    518s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[07/12 19:44:38    518s] #setNanoRouteMode -routeWithSiDriven false
[07/12 19:44:38    518s] #setNanoRouteMode -routeWithTimingDriven false
[07/12 19:44:38    518s] #Start globalDetailRoute on Thu Jul 12 19:44:38 2018
[07/12 19:44:38    518s] #
[07/12 19:44:39    518s] ### Net info: total nets: 16712
[07/12 19:44:39    518s] ### Net info: dirty nets: 8
[07/12 19:44:39    518s] ### Net info: marked as disconnected nets: 0
[07/12 19:44:39    518s] ### Net info: fully routed nets: 0
[07/12 19:44:39    518s] ### Net info: trivial (single pin) nets: 0
[07/12 19:44:39    518s] ### Net info: unrouted nets: 16712
[07/12 19:44:39    518s] ### Net info: re-extraction nets: 0
[07/12 19:44:39    518s] ### Net info: ignored nets: 0
[07/12 19:44:39    518s] ### Net info: skip routing nets: 0
[07/12 19:44:39    518s] ### import route signature (0) =  908159046
[07/12 19:44:39    518s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[07/12 19:44:39    518s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[07/12 19:44:39    518s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[07/12 19:44:39    518s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[07/12 19:44:39    518s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670a889e02eb4945e4dbcaa31ea9560527e1202495b
[07/12 19:44:39    518s] #       de5f8c5714f63a5f6627089fa71b30523151e430c782e07c23852aa12821290fa48a297a
[07/12 19:44:39    518s] #       1cd936082fd77b4a0808bcedbda98dddc3e88c0567bc6ffb7af7255996425576ce007f0d
[07/12 19:44:39    518s] #       43376bb4144018137e0e78d50da59f8584942cb611a102d6b475c3803b6fa764dea55a80
[07/12 19:44:39    518s] #       b7e3df2e91ebe58742d31ab462ba4c24b09fb3376fe95c7b05
[07/12 19:44:39    518s] #
[07/12 19:44:39    518s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670a889e02eb4945e4dbcaa31ea9560527e1202495b
[07/12 19:44:39    518s] #       de5f8c5714f63a5f6627089fa71b30523151e430c782e07c23852aa12821290fa48a297a
[07/12 19:44:39    518s] #       1cd936082fd77b4a0808bcedbda98dddc3e88c0567bc6ffb7af7255996425576ce007f0d
[07/12 19:44:39    518s] #       43376bb4144018137e0e78d50da59f8584942cb611a102d6b475c3803b6fa764dea55a80
[07/12 19:44:39    518s] #       b7e3df2e91ebe58742d31ab462ba4c24b09fb3376fe95c7b05
[07/12 19:44:39    518s] #
[07/12 19:44:39    518s] #Start routing data preparation on Thu Jul 12 19:44:39 2018
[07/12 19:44:39    518s] #
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[07/12 19:44:39    518s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[07/12 19:44:39    518s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[07/12 19:44:39    518s] #Minimum voltage of a net in the design = 0.000.
[07/12 19:44:39    518s] #Maximum voltage of a net in the design = 1.100.
[07/12 19:44:39    518s] #Voltage range [0.000 - 0.000] has 576 nets.
[07/12 19:44:39    518s] #Voltage range [1.100 - 1.100] has 22 nets.
[07/12 19:44:39    518s] #Voltage range [0.000 - 1.100] has 16114 nets.
[07/12 19:44:40    519s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[07/12 19:44:40    519s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[07/12 19:44:40    519s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[07/12 19:44:40    519s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 19:44:40    519s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 19:44:40    519s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 19:44:40    519s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[07/12 19:44:40    519s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[07/12 19:44:40    519s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[07/12 19:44:40    519s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[07/12 19:44:40    520s] #Regenerating Ggrids automatically.
[07/12 19:44:40    520s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[07/12 19:44:40    520s] #Using automatically generated G-grids.
[07/12 19:44:40    520s] #Done routing data preparation.
[07/12 19:44:40    520s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 976.28 (MB), peak = 1204.59 (MB)
[07/12 19:44:40    520s] #Merging special wires...
[07/12 19:44:41    520s] #
[07/12 19:44:41    520s] #Finished routing data preparation on Thu Jul 12 19:44:41 2018
[07/12 19:44:41    520s] #
[07/12 19:44:41    520s] #Cpu time = 00:00:02
[07/12 19:44:41    520s] #Elapsed time = 00:00:02
[07/12 19:44:41    520s] #Increased memory = 10.43 (MB)
[07/12 19:44:41    520s] #Total memory = 976.62 (MB)
[07/12 19:44:41    520s] #Peak memory = 1204.59 (MB)
[07/12 19:44:41    520s] #
[07/12 19:44:41    520s] #
[07/12 19:44:41    520s] #Start global routing on Thu Jul 12 19:44:41 2018
[07/12 19:44:41    520s] #
[07/12 19:44:41    520s] #Number of eco nets is 0
[07/12 19:44:41    520s] #
[07/12 19:44:41    520s] #Start global routing data preparation on Thu Jul 12 19:44:41 2018
[07/12 19:44:41    520s] #
[07/12 19:44:41    520s] #Start routing resource analysis on Thu Jul 12 19:44:41 2018
[07/12 19:44:41    520s] #
[07/12 19:44:41    521s] #Routing resource analysis is done on Thu Jul 12 19:44:41 2018
[07/12 19:44:41    521s] #
[07/12 19:44:41    521s] #  Resource Analysis:
[07/12 19:44:41    521s] #
[07/12 19:44:41    521s] #               Routing  #Avail      #Track     #Total     %Gcell
[07/12 19:44:41    521s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[07/12 19:44:41    521s] #  --------------------------------------------------------------
[07/12 19:44:41    521s] #  metal1         H        1692           0       12769    72.45%
[07/12 19:44:41    521s] #  metal2         V        1252           0       12769     0.00%
[07/12 19:44:41    521s] #  metal3         H        1692           0       12769     0.00%
[07/12 19:44:41    521s] #  metal4         V         849           0       12769     0.00%
[07/12 19:44:41    521s] #  metal5         H         845           0       12769     0.00%
[07/12 19:44:41    521s] #  metal6         V         849           0       12769     0.00%
[07/12 19:44:41    521s] #  metal7         H         281           0       12769     0.00%
[07/12 19:44:41    521s] #  metal8         V         282           0       12769     3.40%
[07/12 19:44:41    521s] #  metal9         H         108           5       12769     7.78%
[07/12 19:44:41    521s] #  metal10        V          86          28       12769    24.61%
[07/12 19:44:41    521s] #  --------------------------------------------------------------
[07/12 19:44:41    521s] #  Total                   7936       2.90%      127690    10.82%
[07/12 19:44:41    521s] #
[07/12 19:44:41    521s] #
[07/12 19:44:41    521s] #
[07/12 19:44:41    521s] #
[07/12 19:44:41    521s] #Global routing data preparation is done on Thu Jul 12 19:44:41 2018
[07/12 19:44:41    521s] #
[07/12 19:44:41    521s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 978.53 (MB), peak = 1204.59 (MB)
[07/12 19:44:41    521s] #
[07/12 19:44:41    521s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 979.07 (MB), peak = 1204.59 (MB)
[07/12 19:44:41    521s] #
[07/12 19:44:41    521s] #start global routing iteration 1...
[07/12 19:44:42    522s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 988.68 (MB), peak = 1204.59 (MB)
[07/12 19:44:42    522s] #
[07/12 19:44:42    522s] #start global routing iteration 2...
[07/12 19:45:03    542s] #cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1046.34 (MB), peak = 1204.59 (MB)
[07/12 19:45:03    542s] #
[07/12 19:45:03    542s] #start global routing iteration 3...
[07/12 19:45:13    552s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1057.07 (MB), peak = 1204.59 (MB)
[07/12 19:45:13    552s] #
[07/12 19:45:13    552s] #
[07/12 19:45:13    552s] #Total number of trivial nets (e.g. < 2 pins) = 2143 (skipped).
[07/12 19:45:13    552s] #Total number of routable nets = 14569.
[07/12 19:45:13    552s] #Total number of nets in the design = 16712.
[07/12 19:45:13    552s] #
[07/12 19:45:13    552s] #14569 routable nets have only global wires.
[07/12 19:45:13    552s] #
[07/12 19:45:13    552s] #Routed nets constraints summary:
[07/12 19:45:13    552s] #-----------------------------
[07/12 19:45:13    552s] #        Rules   Unconstrained  
[07/12 19:45:13    552s] #-----------------------------
[07/12 19:45:13    552s] #      Default           14569  
[07/12 19:45:13    552s] #-----------------------------
[07/12 19:45:13    552s] #        Total           14569  
[07/12 19:45:13    552s] #-----------------------------
[07/12 19:45:13    552s] #
[07/12 19:45:13    552s] #Routing constraints summary of the whole design:
[07/12 19:45:13    552s] #-----------------------------
[07/12 19:45:13    552s] #        Rules   Unconstrained  
[07/12 19:45:13    552s] #-----------------------------
[07/12 19:45:13    552s] #      Default           14569  
[07/12 19:45:13    552s] #-----------------------------
[07/12 19:45:13    552s] #        Total           14569  
[07/12 19:45:13    552s] #-----------------------------
[07/12 19:45:13    552s] #
[07/12 19:45:13    552s] #
[07/12 19:45:13    552s] #  Congestion Analysis: (blocked Gcells are excluded)
[07/12 19:45:13    552s] #
[07/12 19:45:13    552s] #                 OverCon       OverCon       OverCon          
[07/12 19:45:13    552s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[07/12 19:45:13    552s] #     Layer           (1)           (2)           (3)   OverCon
[07/12 19:45:13    552s] #  ------------------------------------------------------------
[07/12 19:45:13    552s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 19:45:13    552s] #  metal2       30(0.23%)     13(0.10%)      4(0.03%)   (0.37%)
[07/12 19:45:13    552s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 19:45:13    552s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 19:45:13    552s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 19:45:13    552s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 19:45:13    552s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 19:45:13    552s] #  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 19:45:13    552s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 19:45:13    552s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[07/12 19:45:13    552s] #  ------------------------------------------------------------
[07/12 19:45:13    552s] #     Total     30(0.02%)     13(0.01%)      4(0.00%)   (0.04%)
[07/12 19:45:13    552s] #
[07/12 19:45:13    552s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[07/12 19:45:13    552s] #  Overflow after GR: 0.00% H + 0.08% V
[07/12 19:45:13    552s] #
[07/12 19:45:13    552s] [hotspot] +------------+---------------+---------------+
[07/12 19:45:13    552s] [hotspot] |            |   max hotspot | total hotspot |
[07/12 19:45:13    552s] [hotspot] +------------+---------------+---------------+
[07/12 19:45:13    552s] [hotspot] | normalized |          0.00 |          0.00 |
[07/12 19:45:13    552s] [hotspot] +------------+---------------+---------------+
[07/12 19:45:13    552s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[07/12 19:45:13    552s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[07/12 19:45:13    552s] #Complete Global Routing.
[07/12 19:45:14    553s] #Total wire length = 225580 um.
[07/12 19:45:14    553s] #Total half perimeter of net bounding box = 179229 um.
[07/12 19:45:14    553s] #Total wire length on LAYER metal1 = 906 um.
[07/12 19:45:14    553s] #Total wire length on LAYER metal2 = 66162 um.
[07/12 19:45:14    553s] #Total wire length on LAYER metal3 = 105398 um.
[07/12 19:45:14    553s] #Total wire length on LAYER metal4 = 37336 um.
[07/12 19:45:14    553s] #Total wire length on LAYER metal5 = 13131 um.
[07/12 19:45:14    553s] #Total wire length on LAYER metal6 = 2619 um.
[07/12 19:45:14    553s] #Total wire length on LAYER metal7 = 27 um.
[07/12 19:45:14    553s] #Total wire length on LAYER metal8 = 0 um.
[07/12 19:45:14    553s] #Total wire length on LAYER metal9 = 0 um.
[07/12 19:45:14    553s] #Total wire length on LAYER metal10 = 0 um.
[07/12 19:45:14    553s] #Total number of vias = 96472
[07/12 19:45:14    553s] #Up-Via Summary (total 96472):
[07/12 19:45:14    553s] #           
[07/12 19:45:14    553s] #-----------------------
[07/12 19:45:14    553s] # metal1          54189
[07/12 19:45:14    553s] # metal2          35991
[07/12 19:45:14    553s] # metal3           5103
[07/12 19:45:14    553s] # metal4            984
[07/12 19:45:14    553s] # metal5            203
[07/12 19:45:14    553s] # metal6              2
[07/12 19:45:14    553s] #-----------------------
[07/12 19:45:14    553s] #                 96472 
[07/12 19:45:14    553s] #
[07/12 19:45:14    553s] #Max overcon = 3 tracks.
[07/12 19:45:14    553s] #Total overcon = 0.04%.
[07/12 19:45:14    553s] #Worst layer Gcell overcon rate = 0.00%.
[07/12 19:45:14    553s] #
[07/12 19:45:14    553s] #Global routing statistics:
[07/12 19:45:14    553s] #Cpu time = 00:00:32
[07/12 19:45:14    553s] #Elapsed time = 00:00:33
[07/12 19:45:14    553s] #Increased memory = 80.98 (MB)
[07/12 19:45:14    553s] #Total memory = 1057.61 (MB)
[07/12 19:45:14    553s] #Peak memory = 1204.59 (MB)
[07/12 19:45:14    553s] #
[07/12 19:45:14    553s] #Finished global routing on Thu Jul 12 19:45:14 2018
[07/12 19:45:14    553s] #
[07/12 19:45:14    553s] #
[07/12 19:45:14    553s] ### route signature (4) = 1953386954
[07/12 19:45:14    553s] ### violation signature (2) = 1905142130
[07/12 19:45:14    553s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1007.51 (MB), peak = 1204.59 (MB)
[07/12 19:45:14    553s] #Start Track Assignment.
[07/12 19:45:19    557s] #Done with 27832 horizontal wires in 1 hboxes and 27685 vertical wires in 1 hboxes.
[07/12 19:45:23    562s] #Done with 6128 horizontal wires in 1 hboxes and 6760 vertical wires in 1 hboxes.
[07/12 19:45:24    563s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[07/12 19:45:24    563s] #
[07/12 19:45:24    563s] #Track assignment summary:
[07/12 19:45:24    563s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[07/12 19:45:24    563s] #------------------------------------------------------------------------
[07/12 19:45:24    563s] # metal1       918.75 	  0.37%  	  0.00% 	  0.37%
[07/12 19:45:24    563s] # metal2     65090.43 	  0.11%  	  0.00% 	  0.00%
[07/12 19:45:24    563s] # metal3    104175.60 	  0.04%  	  0.00% 	  0.00%
[07/12 19:45:24    563s] # metal4     37555.84 	  0.01%  	  0.00% 	  0.00%
[07/12 19:45:24    563s] # metal5     13218.23 	  0.00%  	  0.00% 	  0.00%
[07/12 19:45:24    563s] # metal6      2634.80 	  0.03%  	  0.00% 	  0.00%
[07/12 19:45:24    563s] # metal7        27.70 	  0.00%  	  0.00% 	  0.00%
[07/12 19:45:24    563s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[07/12 19:45:24    563s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[07/12 19:45:24    563s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[07/12 19:45:24    563s] #------------------------------------------------------------------------
[07/12 19:45:24    563s] # All      223621.35  	  0.05% 	  0.00% 	  0.00%
[07/12 19:45:25    563s] #Complete Track Assignment.
[07/12 19:45:25    563s] #Total wire length = 238085 um.
[07/12 19:45:25    563s] #Total half perimeter of net bounding box = 179229 um.
[07/12 19:45:25    563s] #Total wire length on LAYER metal1 = 10941 um.
[07/12 19:45:25    563s] #Total wire length on LAYER metal2 = 65013 um.
[07/12 19:45:25    563s] #Total wire length on LAYER metal3 = 108608 um.
[07/12 19:45:25    563s] #Total wire length on LAYER metal4 = 37578 um.
[07/12 19:45:25    563s] #Total wire length on LAYER metal5 = 13273 um.
[07/12 19:45:25    563s] #Total wire length on LAYER metal6 = 2645 um.
[07/12 19:45:25    563s] #Total wire length on LAYER metal7 = 27 um.
[07/12 19:45:25    563s] #Total wire length on LAYER metal8 = 0 um.
[07/12 19:45:25    563s] #Total wire length on LAYER metal9 = 0 um.
[07/12 19:45:25    563s] #Total wire length on LAYER metal10 = 0 um.
[07/12 19:45:25    563s] #Total number of vias = 96472
[07/12 19:45:25    563s] #Up-Via Summary (total 96472):
[07/12 19:45:25    563s] #           
[07/12 19:45:25    563s] #-----------------------
[07/12 19:45:25    563s] # metal1          54189
[07/12 19:45:25    563s] # metal2          35991
[07/12 19:45:25    563s] # metal3           5103
[07/12 19:45:25    563s] # metal4            984
[07/12 19:45:25    563s] # metal5            203
[07/12 19:45:25    563s] # metal6              2
[07/12 19:45:25    563s] #-----------------------
[07/12 19:45:25    563s] #                 96472 
[07/12 19:45:25    563s] #
[07/12 19:45:25    563s] ### route signature (8) = 1741729669
[07/12 19:45:25    563s] ### violation signature (6) = 1905142130
[07/12 19:45:25    563s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1029.86 (MB), peak = 1204.59 (MB)
[07/12 19:45:25    563s] #
[07/12 19:45:25    564s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/12 19:45:25    564s] #Cpu time = 00:00:45
[07/12 19:45:25    564s] #Elapsed time = 00:00:46
[07/12 19:45:25    564s] #Increased memory = 63.72 (MB)
[07/12 19:45:25    564s] #Total memory = 1029.88 (MB)
[07/12 19:45:25    564s] #Peak memory = 1204.59 (MB)
[07/12 19:45:25    564s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 19:45:25    564s] #
[07/12 19:45:25    564s] #Start Detail Routing..
[07/12 19:45:25    564s] #start initial detail routing ...
[07/12 19:48:11    728s] #   number of violations = 1
[07/12 19:48:11    728s] #
[07/12 19:48:11    728s] #    By Layer and Type :
[07/12 19:48:11    728s] #	          Short   Totals
[07/12 19:48:11    728s] #	metal1        0        0
[07/12 19:48:11    728s] #	metal2        1        1
[07/12 19:48:11    728s] #	Totals        1        1
[07/12 19:48:11    728s] #cpu time = 00:02:44, elapsed time = 00:02:46, memory = 1035.09 (MB), peak = 1204.59 (MB)
[07/12 19:48:12    728s] #start 1st optimization iteration ...
[07/12 19:48:12    728s] #   number of violations = 0
[07/12 19:48:12    728s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1035.89 (MB), peak = 1204.59 (MB)
[07/12 19:48:12    729s] #Complete Detail Routing.
[07/12 19:48:12    729s] #Total wire length = 237512 um.
[07/12 19:48:12    729s] #Total half perimeter of net bounding box = 179229 um.
[07/12 19:48:12    729s] #Total wire length on LAYER metal1 = 10938 um.
[07/12 19:48:12    729s] #Total wire length on LAYER metal2 = 77335 um.
[07/12 19:48:12    729s] #Total wire length on LAYER metal3 = 97904 um.
[07/12 19:48:12    729s] #Total wire length on LAYER metal4 = 35590 um.
[07/12 19:48:12    729s] #Total wire length on LAYER metal5 = 13192 um.
[07/12 19:48:12    729s] #Total wire length on LAYER metal6 = 2531 um.
[07/12 19:48:12    729s] #Total wire length on LAYER metal7 = 21 um.
[07/12 19:48:12    729s] #Total wire length on LAYER metal8 = 0 um.
[07/12 19:48:12    729s] #Total wire length on LAYER metal9 = 0 um.
[07/12 19:48:12    729s] #Total wire length on LAYER metal10 = 0 um.
[07/12 19:48:12    729s] #Total number of vias = 101839
[07/12 19:48:12    729s] #Up-Via Summary (total 101839):
[07/12 19:48:12    729s] #           
[07/12 19:48:12    729s] #-----------------------
[07/12 19:48:12    729s] # metal1          57560
[07/12 19:48:12    729s] # metal2          37236
[07/12 19:48:12    729s] # metal3           5889
[07/12 19:48:12    729s] # metal4            954
[07/12 19:48:12    729s] # metal5            198
[07/12 19:48:12    729s] # metal6              2
[07/12 19:48:12    729s] #-----------------------
[07/12 19:48:12    729s] #                101839 
[07/12 19:48:12    729s] #
[07/12 19:48:12    729s] #Total number of DRC violations = 0
[07/12 19:48:12    729s] ### route signature (15) =  819267288
[07/12 19:48:12    729s] ### violation signature (13) = 1905142130
[07/12 19:48:12    729s] #Cpu time = 00:02:45
[07/12 19:48:12    729s] #Elapsed time = 00:02:47
[07/12 19:48:12    729s] #Increased memory = -23.48 (MB)
[07/12 19:48:12    729s] #Total memory = 1006.41 (MB)
[07/12 19:48:12    729s] #Peak memory = 1204.59 (MB)
[07/12 19:48:12    729s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 19:48:12    729s] #
[07/12 19:48:12    729s] #Start Post Route wire spreading..
[07/12 19:48:13    730s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 19:48:13    730s] #
[07/12 19:48:13    730s] #Start DRC checking..
[07/12 19:48:32    748s] #   number of violations = 0
[07/12 19:48:32    748s] #cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1029.72 (MB), peak = 1204.59 (MB)
[07/12 19:48:32    748s] #CELL_VIEW top_entity,init has no DRC violation.
[07/12 19:48:32    748s] #Total number of DRC violations = 0
[07/12 19:48:32    749s] ### route signature (21) =  772614847
[07/12 19:48:32    749s] ### violation signature (19) = 1905142130
[07/12 19:48:32    749s] #
[07/12 19:48:32    749s] #Start data preparation for wire spreading...
[07/12 19:48:32    749s] #
[07/12 19:48:32    749s] #Data preparation is done on Thu Jul 12 19:48:32 2018
[07/12 19:48:32    749s] #
[07/12 19:48:32    749s] #
[07/12 19:48:32    749s] #Start Post Route Wire Spread.
[07/12 19:48:36    753s] #Done with 11254 horizontal wires in 2 hboxes and 6834 vertical wires in 2 hboxes.
[07/12 19:48:36    753s] #Complete Post Route Wire Spread.
[07/12 19:48:36    753s] #
[07/12 19:48:37    753s] #Total wire length = 242988 um.
[07/12 19:48:37    753s] #Total half perimeter of net bounding box = 179229 um.
[07/12 19:48:37    753s] #Total wire length on LAYER metal1 = 10944 um.
[07/12 19:48:37    753s] #Total wire length on LAYER metal2 = 78944 um.
[07/12 19:48:37    753s] #Total wire length on LAYER metal3 = 100935 um.
[07/12 19:48:37    753s] #Total wire length on LAYER metal4 = 36329 um.
[07/12 19:48:37    753s] #Total wire length on LAYER metal5 = 13265 um.
[07/12 19:48:37    753s] #Total wire length on LAYER metal6 = 2551 um.
[07/12 19:48:37    753s] #Total wire length on LAYER metal7 = 21 um.
[07/12 19:48:37    753s] #Total wire length on LAYER metal8 = 0 um.
[07/12 19:48:37    753s] #Total wire length on LAYER metal9 = 0 um.
[07/12 19:48:37    753s] #Total wire length on LAYER metal10 = 0 um.
[07/12 19:48:37    753s] #Total number of vias = 101839
[07/12 19:48:37    753s] #Up-Via Summary (total 101839):
[07/12 19:48:37    753s] #           
[07/12 19:48:37    753s] #-----------------------
[07/12 19:48:37    753s] # metal1          57560
[07/12 19:48:37    753s] # metal2          37236
[07/12 19:48:37    753s] # metal3           5889
[07/12 19:48:37    753s] # metal4            954
[07/12 19:48:37    753s] # metal5            198
[07/12 19:48:37    753s] # metal6              2
[07/12 19:48:37    753s] #-----------------------
[07/12 19:48:37    753s] #                101839 
[07/12 19:48:37    753s] #
[07/12 19:48:37    753s] ### route signature (24) = 1940933246
[07/12 19:48:37    753s] ### violation signature (22) = 1905142130
[07/12 19:48:37    754s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 19:48:37    754s] #
[07/12 19:48:37    754s] #Start DRC checking..
[07/12 19:48:59    776s] #   number of violations = 0
[07/12 19:48:59    776s] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1032.64 (MB), peak = 1204.59 (MB)
[07/12 19:48:59    776s] #CELL_VIEW top_entity,init has no DRC violation.
[07/12 19:48:59    776s] #Total number of DRC violations = 0
[07/12 19:49:00    776s] ### route signature (29) =     266726
[07/12 19:49:00    776s] ### violation signature (27) = 1905142130
[07/12 19:49:00    776s] #   number of violations = 0
[07/12 19:49:00    776s] #cpu time = 00:00:28, elapsed time = 00:00:28, memory = 1012.34 (MB), peak = 1204.59 (MB)
[07/12 19:49:00    776s] #CELL_VIEW top_entity,init has no DRC violation.
[07/12 19:49:00    776s] #Total number of DRC violations = 0
[07/12 19:49:00    776s] #Post Route wire spread is done.
[07/12 19:49:00    776s] #Total wire length = 242988 um.
[07/12 19:49:00    776s] #Total half perimeter of net bounding box = 179229 um.
[07/12 19:49:00    776s] #Total wire length on LAYER metal1 = 10944 um.
[07/12 19:49:00    776s] #Total wire length on LAYER metal2 = 78944 um.
[07/12 19:49:00    776s] #Total wire length on LAYER metal3 = 100935 um.
[07/12 19:49:00    776s] #Total wire length on LAYER metal4 = 36329 um.
[07/12 19:49:00    776s] #Total wire length on LAYER metal5 = 13265 um.
[07/12 19:49:00    776s] #Total wire length on LAYER metal6 = 2551 um.
[07/12 19:49:00    776s] #Total wire length on LAYER metal7 = 21 um.
[07/12 19:49:00    776s] #Total wire length on LAYER metal8 = 0 um.
[07/12 19:49:00    776s] #Total wire length on LAYER metal9 = 0 um.
[07/12 19:49:00    776s] #Total wire length on LAYER metal10 = 0 um.
[07/12 19:49:00    776s] #Total number of vias = 101839
[07/12 19:49:00    776s] #Up-Via Summary (total 101839):
[07/12 19:49:00    776s] #           
[07/12 19:49:00    776s] #-----------------------
[07/12 19:49:00    776s] # metal1          57560
[07/12 19:49:00    776s] # metal2          37236
[07/12 19:49:00    776s] # metal3           5889
[07/12 19:49:00    776s] # metal4            954
[07/12 19:49:00    776s] # metal5            198
[07/12 19:49:00    776s] # metal6              2
[07/12 19:49:00    776s] #-----------------------
[07/12 19:49:00    776s] #                101839 
[07/12 19:49:00    776s] #
[07/12 19:49:00    776s] ### route signature (31) =     266726
[07/12 19:49:00    776s] ### violation signature (29) = 1905142130
[07/12 19:49:00    776s] #detailRoute Statistics:
[07/12 19:49:00    776s] #Cpu time = 00:03:33
[07/12 19:49:00    776s] #Elapsed time = 00:03:35
[07/12 19:49:00    776s] #Increased memory = -19.65 (MB)
[07/12 19:49:00    776s] #Total memory = 1010.22 (MB)
[07/12 19:49:00    776s] #Peak memory = 1204.59 (MB)
[07/12 19:49:00    777s] ### export route signature (32) =     266726
[07/12 19:49:01    777s] ### export violation signature (30) = 1905142130
[07/12 19:49:02    778s] #
[07/12 19:49:02    778s] #globalDetailRoute statistics:
[07/12 19:49:02    778s] #Cpu time = 00:04:20
[07/12 19:49:02    778s] #Elapsed time = 00:04:24
[07/12 19:49:02    778s] #Increased memory = -39.82 (MB)
[07/12 19:49:02    778s] #Total memory = 974.37 (MB)
[07/12 19:49:02    778s] #Peak memory = 1204.59 (MB)
[07/12 19:49:02    778s] #Number of warnings = 39
[07/12 19:49:02    778s] #Total number of warnings = 40
[07/12 19:49:02    778s] #Number of fails = 0
[07/12 19:49:02    778s] #Total number of fails = 0
[07/12 19:49:02    778s] #Complete globalDetailRoute on Thu Jul 12 19:49:02 2018
[07/12 19:49:02    778s] #
[07/12 19:49:02    778s] #routeDesign: cpu time = 00:04:21, elapsed time = 00:04:24, memory = 958.80 (MB), peak = 1204.59 (MB)
[07/12 19:49:02    778s] 
[07/12 19:49:02    778s] *** Summary of all messages that are not suppressed in this session:
[07/12 19:49:02    778s] Severity  ID               Count  Summary                                  
[07/12 19:49:02    778s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[07/12 19:49:02    778s] *** Message Summary: 1 warning(s), 0 error(s)
[07/12 19:49:02    778s] 
[07/12 19:49:02    778s] ### 
[07/12 19:49:02    778s] ###   Scalability Statistics
[07/12 19:49:02    778s] ### 
[07/12 19:49:02    778s] ### ------------------------+----------------+----------------+----------------+
[07/12 19:49:02    778s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[07/12 19:49:02    778s] ### ------------------------+----------------+----------------+----------------+
[07/12 19:49:02    778s] ###   Data Preparation      |        00:00:02|        00:00:02|             1.0|
[07/12 19:49:02    778s] ###   Global Routing        |        00:00:32|        00:00:33|             1.0|
[07/12 19:49:02    778s] ###   Track Assignment      |        00:00:10|        00:00:11|             1.0|
[07/12 19:49:02    778s] ###   Detail Routing        |        00:02:45|        00:02:47|             1.0|
[07/12 19:49:02    778s] ###   Total                 |        00:04:21|        00:04:24|             1.0|
[07/12 19:49:02    778s] ### ------------------------+----------------+----------------+----------------+
[07/12 19:49:02    778s] ### 
[07/12 19:54:24    782s] <CMD> setAnalysisMode -analysisType onChipVariation
[07/12 19:54:42    782s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[07/12 19:54:42    782s] <CMD> optDesign -postRoute
[07/12 19:54:42    782s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/12 19:54:42    782s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/12 19:54:42    782s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 19:54:42    782s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 19:54:44    783s] #spOpts: mergeVia=F 
[07/12 19:54:44    783s] Switching SI Aware to true by default in postroute mode   
[07/12 19:54:44    784s] GigaOpt running with 1 threads.
[07/12 19:54:44    784s] Info: 1 threads available for lower-level modules during optimization.
[07/12 19:54:44    784s] #spOpts: mergeVia=F 
[07/12 19:54:44    784s] Updating RC grid for preRoute extraction ...
[07/12 19:54:44    784s] Initializing multi-corner capacitance tables ... 
[07/12 19:54:44    784s] Initializing multi-corner resistance tables ...
[07/12 19:54:44    784s] 
[07/12 19:54:44    784s] Creating Lib Analyzer ...
[07/12 19:54:44    784s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 19:54:44    784s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 19:54:44    784s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 19:54:44    784s] 
[07/12 19:54:45    785s] Creating Lib Analyzer, finished. 
[07/12 19:54:45    785s] Effort level <high> specified for reg2reg path_group
[07/12 19:54:45    785s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1084.8M, totSessionCpu=0:13:06 **
[07/12 19:54:45    785s] #Created 135 library cell signatures
[07/12 19:54:45    785s] #Created 16712 NETS and 0 SPECIALNETS signatures
[07/12 19:54:45    785s] #Created 41429 instance signatures
[07/12 19:54:45    785s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.48 (MB), peak = 1204.59 (MB)
[07/12 19:54:46    786s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1085.50 (MB), peak = 1204.59 (MB)
[07/12 19:54:46    786s] Begin checking placement ... (start mem=1368.4M, init mem=1368.4M)
[07/12 19:54:46    786s] *info: Placed = 41429         
[07/12 19:54:46    786s] *info: Unplaced = 0           
[07/12 19:54:46    786s] Placement Density:100.00%(51624/51624)
[07/12 19:54:46    786s] Placement Density (including fixed std cells):100.00%(51624/51624)
[07/12 19:54:46    786s] Finished checkPlace (cpu: total=0:00:00.5, vio checks=0:00:00.4; mem=1368.4M)
[07/12 19:54:46    786s]  Initial DC engine is -> aae
[07/12 19:54:46    786s]  
[07/12 19:54:46    786s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[07/12 19:54:46    786s]  
[07/12 19:54:46    786s]  
[07/12 19:54:46    786s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[07/12 19:54:46    786s]  
[07/12 19:54:46    786s] Reset EOS DB
[07/12 19:54:46    786s] Ignoring AAE DB Resetting ...
[07/12 19:54:46    786s]  Set Options for AAE Based Opt flow 
[07/12 19:54:46    786s] *** optDesign -postRoute ***
[07/12 19:54:46    786s] DRC Margin: user margin 0.0; extra margin 0
[07/12 19:54:46    786s] Setup Target Slack: user slack 0
[07/12 19:54:46    786s] Hold Target Slack: user slack 0
[07/12 19:54:46    786s] Opt: RC extraction mode changed to 'detail'
[07/12 19:54:46    786s] Multi-VT timing optimization disabled based on library information.
[07/12 19:54:46    786s] Deleting Cell Server ...
[07/12 19:54:46    786s] Deleting Lib Analyzer.
[07/12 19:54:46    786s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 19:54:46    786s] Summary for sequential cells identification: 
[07/12 19:54:46    786s]   Identified SBFF number: 16
[07/12 19:54:46    786s]   Identified MBFF number: 0
[07/12 19:54:46    786s]   Identified SB Latch number: 0
[07/12 19:54:46    786s]   Identified MB Latch number: 0
[07/12 19:54:46    786s]   Not identified SBFF number: 0
[07/12 19:54:46    786s]   Not identified MBFF number: 0
[07/12 19:54:46    786s]   Not identified SB Latch number: 0
[07/12 19:54:46    786s]   Not identified MB Latch number: 0
[07/12 19:54:46    786s]   Number of sequential cells which are not FFs: 13
[07/12 19:54:46    786s] Creating Cell Server, finished. 
[07/12 19:54:46    786s] 
[07/12 19:54:46    786s] 
[07/12 19:54:46    786s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:54:46    786s]   
[07/12 19:54:46    786s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:54:46    786s]   Deleting Cell Server ...
[07/12 19:54:46    786s] ** INFO : this run is activating 'postRoute' automaton
[07/12 19:54:46    786s] Extraction called for design 'top_entity' of instances=41429 and nets=16712 using extraction engine 'postRoute' at effort level 'low' .
[07/12 19:54:46    786s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 19:54:46    786s] Type 'man IMPEXT-3530' for more detail.
[07/12 19:54:46    786s] PostRoute (effortLevel low) RC Extraction called for design top_entity.
[07/12 19:54:46    786s] RC Extraction called in multi-corner(1) mode.
[07/12 19:54:47    786s] Process corner(s) are loaded.
[07/12 19:54:47    786s]  Corner: standard
[07/12 19:54:47    786s] extractDetailRC Option : -outfile /tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d  -extended
[07/12 19:54:47    786s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/12 19:54:47    786s]       RC Corner Indexes            0   
[07/12 19:54:47    786s] Capacitance Scaling Factor   : 1.00000 
[07/12 19:54:47    786s] Coupling Cap. Scaling Factor : 1.00000 
[07/12 19:54:47    786s] Resistance Scaling Factor    : 1.00000 
[07/12 19:54:47    786s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 19:54:47    786s] Clock Res. Scaling Factor    : 1.00000 
[07/12 19:54:47    786s] Shrink Factor                : 1.00000
[07/12 19:54:48    787s] Initializing multi-corner capacitance tables ... 
[07/12 19:54:48    787s] Initializing multi-corner resistance tables ...
[07/12 19:54:48    788s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1362.4M)
[07/12 19:54:48    788s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for storing RC.
[07/12 19:54:48    788s] Extracted 10.0007% (CPU Time= 0:00:01.1  MEM= 1438.4M)
[07/12 19:54:49    789s] Extracted 20.0009% (CPU Time= 0:00:01.4  MEM= 1438.4M)
[07/12 19:54:49    789s] Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1438.4M)
[07/12 19:54:49    789s] Extracted 40.0008% (CPU Time= 0:00:01.8  MEM= 1438.4M)
[07/12 19:54:49    789s] Extracted 50.001% (CPU Time= 0:00:02.2  MEM= 1438.4M)
[07/12 19:54:50    790s] Extracted 60.0007% (CPU Time= 0:00:02.5  MEM= 1438.4M)
[07/12 19:54:50    790s] Extracted 70.0009% (CPU Time= 0:00:02.9  MEM= 1438.4M)
[07/12 19:54:51    791s] Extracted 80.0006% (CPU Time= 0:00:03.3  MEM= 1438.4M)
[07/12 19:54:51    791s] Extracted 90.0008% (CPU Time= 0:00:03.9  MEM= 1438.4M)
[07/12 19:54:53    793s] Extracted 100% (CPU Time= 0:00:05.5  MEM= 1442.4M)
[07/12 19:54:53    793s] Number of Extracted Resistors     : 296373
[07/12 19:54:53    793s] Number of Extracted Ground Cap.   : 310913
[07/12 19:54:53    793s] Number of Extracted Coupling Cap. : 499096
[07/12 19:54:53    793s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for reading.
[07/12 19:54:53    793s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 19:54:53    793s]  Corner: standard
[07/12 19:54:53    793s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1404.4M)
[07/12 19:54:53    793s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb_Filter.rcdb.d' for storing RC.
[07/12 19:54:54    794s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d'. 14566 times net's RC data read were performed.
[07/12 19:54:54    794s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1404.363M)
[07/12 19:54:54    794s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for reading.
[07/12 19:54:54    794s] processing rcdb (/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d) for hinst (top) of cell (top_entity);
[07/12 19:54:54    794s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=1404.363M)
[07/12 19:54:54    794s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.8  Real Time: 0:00:08.0  MEM: 1404.363M)
[07/12 19:54:54    794s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for reading.
[07/12 19:54:54    794s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1404.4M)
[07/12 19:54:54    794s] Initializing multi-corner capacitance tables ... 
[07/12 19:54:54    794s] Initializing multi-corner resistance tables ...
[07/12 19:54:54    794s] Unfixed 0 ViaPillar Nets
[07/12 19:54:55    795s] End AAE Lib Interpolated Model. (MEM=1404.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:54:55    795s] **INFO: Starting Blocking QThread with 1 CPU
[07/12 19:54:55    795s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/12 19:54:55    795s] #################################################################################
[07/12 19:54:55    795s] # Design Stage: PostRoute
[07/12 19:54:55    795s] # Design Name: top_entity
[07/12 19:54:55    795s] # Design Mode: 90nm
[07/12 19:54:55    795s] # Analysis Mode: MMMC OCV 
[07/12 19:54:55    795s] # Parasitics Mode: SPEF/RCDB
[07/12 19:54:55    795s] # Signoff Settings: SI Off 
[07/12 19:54:55    795s] #################################################################################
[07/12 19:54:55    795s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:54:55    795s] Calculate late delays in OCV mode...
[07/12 19:54:55    795s] Calculate early delays in OCV mode...
[07/12 19:54:55    795s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/12 19:54:55    795s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 19:54:55    795s] End AAE Lib Interpolated Model. (MEM=22.7695 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:54:55    795s] Total number of fetched objects 16853
[07/12 19:54:55    795s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[07/12 19:54:55    795s] End delay calculation. (MEM=0 CPU=0:00:10.6 REAL=0:00:11.0)
[07/12 19:54:55    795s] End delay calculation (fullDC). (MEM=0 CPU=0:00:10.9 REAL=0:00:11.0)
[07/12 19:54:55    795s] *** CDM Built up (cpu=0:00:11.2  real=0:00:11.0  mem= 0.0M) ***
[07/12 19:54:55    795s] *** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=0:00:45.0 mem=0.0M)
[07/12 19:54:55    795s] Done building cte hold timing graph (HoldAware) cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:00:45.0 mem=0.0M ***
[07/12 19:55:10    809s]  
_______________________________________________________________________
[07/12 19:55:11    809s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 19:55:11    809s] Begin IPO call back ...
[07/12 19:55:11    809s] End IPO call back ...
[07/12 19:55:11    810s] #################################################################################
[07/12 19:55:11    810s] # Design Stage: PostRoute
[07/12 19:55:11    810s] # Design Name: top_entity
[07/12 19:55:11    810s] # Design Mode: 90nm
[07/12 19:55:11    810s] # Analysis Mode: MMMC OCV 
[07/12 19:55:11    810s] # Parasitics Mode: SPEF/RCDB
[07/12 19:55:11    810s] # Signoff Settings: SI On 
[07/12 19:55:11    810s] #################################################################################
[07/12 19:55:12    810s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:55:12    810s] Setting infinite Tws ...
[07/12 19:55:12    810s] First Iteration Infinite Tw... 
[07/12 19:55:12    810s] Calculate early delays in OCV mode...
[07/12 19:55:12    810s] Calculate late delays in OCV mode...
[07/12 19:55:12    810s] Topological Sorting (REAL = 0:00:00.0, MEM = 1402.4M, InitMEM = 1402.4M)
[07/12 19:55:12    810s] Start delay calculation (fullDC) (1 T). (MEM=1402.36)
[07/12 19:55:12    810s] End AAE Lib Interpolated Model. (MEM=1418.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:55:30    828s] Total number of fetched objects 16853
[07/12 19:55:30    828s] AAE_INFO-618: Total number of nets in the design is 16712,  100.0 percent of the nets selected for SI analysis
[07/12 19:55:30    828s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[07/12 19:55:30    828s] End delay calculation. (MEM=1445.94 CPU=0:00:17.5 REAL=0:00:18.0)
[07/12 19:55:30    828s] End delay calculation (fullDC). (MEM=1445.94 CPU=0:00:18.3 REAL=0:00:18.0)
[07/12 19:55:30    828s] *** CDM Built up (cpu=0:00:18.7  real=0:00:19.0  mem= 1445.9M) ***
[07/12 19:55:32    830s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1445.9M)
[07/12 19:55:32    830s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 19:55:32    831s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1445.9M)
[07/12 19:55:32    831s] 
[07/12 19:55:32    831s] Executing IPO callback for view pruning ..
[07/12 19:55:32    831s] Starting SI iteration 2
[07/12 19:55:33    831s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:55:33    831s] Calculate early delays in OCV mode...
[07/12 19:55:33    831s] Calculate late delays in OCV mode...
[07/12 19:55:33    831s] Start delay calculation (fullDC) (1 T). (MEM=1453.99)
[07/12 19:55:33    831s] End AAE Lib Interpolated Model. (MEM=1453.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:55:33    832s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 19:55:33    832s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 16853. 
[07/12 19:55:33    832s] Total number of fetched objects 16853
[07/12 19:55:33    832s] AAE_INFO-618: Total number of nets in the design is 16712,  0.1 percent of the nets selected for SI analysis
[07/12 19:55:33    832s] End delay calculation. (MEM=1453.99 CPU=0:00:00.6 REAL=0:00:00.0)
[07/12 19:55:34    832s] End delay calculation (fullDC). (MEM=1453.99 CPU=0:00:00.8 REAL=0:00:01.0)
[07/12 19:55:34    832s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1454.0M) ***
[07/12 19:55:35    833s] *** Done Building Timing Graph (cpu=0:00:24.0 real=0:00:24.0 totSessionCpu=0:13:54 mem=1454.0M)
[07/12 19:55:35    833s] End AAE Lib Interpolated Model. (MEM=1453.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:55:36    835s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.632  |  1.429  |  0.632  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.857%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:51, mem = 1134.7M, totSessionCpu=0:13:55 **
[07/12 19:55:36    835s] Setting latch borrow mode to budget during optimization.
[07/12 19:55:39    837s] Glitch fixing enabled
[07/12 19:55:39    837s] **INFO: Start fixing DRV (Mem = 1425.56M) ...
[07/12 19:55:39    837s] Begin: GigaOpt DRV Optimization
[07/12 19:55:39    837s] Glitch fixing enabled
[07/12 19:55:39    837s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 19:55:39    837s] Info: 1 clock net  excluded from IPO operation.
[07/12 19:55:39    837s] End AAE Lib Interpolated Model. (MEM=1425.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:55:39    837s] PhyDesignGrid: maxLocalDensity 0.96
[07/12 19:55:39    837s] ### Creating PhyDesignMc. totSessionCpu=0:13:58 mem=1425.6M
[07/12 19:55:39    837s] #spOpts: mergeVia=F 
[07/12 19:55:39    837s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:58 mem=1425.6M
[07/12 19:55:39    837s] ### Creating LA Mngr. totSessionCpu=0:13:58 mem=1425.6M
[07/12 19:55:40    838s] ### Creating LA Mngr, finished. totSessionCpu=0:13:59 mem=1447.6M
[07/12 19:55:40    839s] ### Creating LA Mngr. totSessionCpu=0:13:59 mem=1607.0M
[07/12 19:55:40    839s] ### Creating LA Mngr, finished. totSessionCpu=0:13:59 mem=1607.0M
[07/12 19:55:40    839s] 
[07/12 19:55:40    839s] Creating Lib Analyzer ...
[07/12 19:55:40    839s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 19:55:40    839s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 19:55:40    839s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 19:55:40    839s] 
[07/12 19:55:41    839s] Creating Lib Analyzer, finished. 
[07/12 19:55:43    841s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[07/12 19:55:44    842s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:55:44    842s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[07/12 19:55:44    842s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:55:44    842s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[07/12 19:55:44    842s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:55:44    842s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 19:55:45    843s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.63|     0.00|       0|       0|       0| 100.00|          |         |
[07/12 19:55:45    843s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[07/12 19:55:45    843s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.63|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  1664.2M|
[07/12 19:55:45    843s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[07/12 19:55:45    843s] **** Begin NDR-Layer Usage Statistics ****
[07/12 19:55:45    843s] Layer 4 has 3 constrained nets 
[07/12 19:55:45    843s] **** End NDR-Layer Usage Statistics ****
[07/12 19:55:45    843s] 
[07/12 19:55:45    843s] *** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:02.0 mem=1664.2M) ***
[07/12 19:55:45    843s] 
[07/12 19:55:45    843s] Begin: glitch net info
[07/12 19:55:45    843s] glitch slack range: number of glitch nets
[07/12 19:55:45    843s] glitch slack < -0.32 : 0
[07/12 19:55:45    843s] -0.32 < glitch slack < -0.28 : 0
[07/12 19:55:45    843s] -0.28 < glitch slack < -0.24 : 0
[07/12 19:55:45    843s] -0.24 < glitch slack < -0.2 : 0
[07/12 19:55:45    843s] -0.2 < glitch slack < -0.16 : 0
[07/12 19:55:45    843s] -0.16 < glitch slack < -0.12 : 0
[07/12 19:55:45    843s] -0.12 < glitch slack < -0.08 : 0
[07/12 19:55:45    843s] -0.08 < glitch slack < -0.04 : 0
[07/12 19:55:45    843s] -0.04 < glitch slack : 0
[07/12 19:55:45    843s] End: glitch net info
[07/12 19:55:45    843s] drv optimizer changes nothing and skips refinePlace
[07/12 19:55:45    843s] End: GigaOpt DRV Optimization
[07/12 19:55:45    843s] **optDesign ... cpu = 0:00:58, real = 0:01:00, mem = 1247.4M, totSessionCpu=0:14:04 **
[07/12 19:55:45    843s] *info:
[07/12 19:55:45    843s] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1525.03M).
[07/12 19:55:46    844s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=1525.0M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.632  |  1.429  |  0.632  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.857%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:59, real = 0:01:01, mem = 1241.6M, totSessionCpu=0:14:05 **
[07/12 19:55:47    845s]   DRV Snapshot: (REF)
[07/12 19:55:47    845s]          Tran DRV: 0
[07/12 19:55:47    845s]           Cap DRV: 0
[07/12 19:55:47    845s]        Fanout DRV: 0
[07/12 19:55:47    845s]            Glitch: 0
[07/12 19:55:47    845s] *** Timing Is met
[07/12 19:55:47    845s] *** Check timing (0:00:00.0)
[07/12 19:55:47    845s] *** Setup timing is met (target slack 0ns)
[07/12 19:55:47    845s]   Timing Snapshot: (REF)
[07/12 19:55:47    845s]      Weighted WNS: 0.000
[07/12 19:55:47    845s]       All  PG WNS: 0.000
[07/12 19:55:47    845s]       High PG WNS: 0.000
[07/12 19:55:47    845s]       All  PG TNS: 0.000
[07/12 19:55:47    845s]       High PG TNS: 0.000
[07/12 19:55:47    845s]    Category Slack: { [L, 0.632] [H, 1.429] }
[07/12 19:55:47    845s] 
[07/12 19:55:47    845s] Running postRoute recovery in preEcoRoute mode
[07/12 19:55:47    845s] **optDesign ... cpu = 0:01:00, real = 0:01:02, mem = 1233.9M, totSessionCpu=0:14:06 **
[07/12 19:55:48    846s]   DRV Snapshot: (TGT)
[07/12 19:55:48    846s]          Tran DRV: 0
[07/12 19:55:48    846s]           Cap DRV: 0
[07/12 19:55:48    846s]        Fanout DRV: 0
[07/12 19:55:48    846s]            Glitch: 0
[07/12 19:55:48    846s] Checking DRV degradation...
[07/12 19:55:48    846s] 
[07/12 19:55:48    846s] Recovery Manager:
[07/12 19:55:48    846s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/12 19:55:48    846s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/12 19:55:48    846s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[07/12 19:55:48    846s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[07/12 19:55:48    846s] 
[07/12 19:55:48    846s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/12 19:55:48    846s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1459.27M, totSessionCpu=0:14:06).
[07/12 19:55:48    846s] **optDesign ... cpu = 0:01:01, real = 0:01:03, mem = 1234.1M, totSessionCpu=0:14:06 **
[07/12 19:55:48    846s] 
[07/12 19:55:49    847s]   Timing/DRV Snapshot: (REF)
[07/12 19:55:49    847s]      Weighted WNS: 0.000
[07/12 19:55:49    847s]       All  PG WNS: 0.000
[07/12 19:55:49    847s]       High PG WNS: 0.000
[07/12 19:55:49    847s]       All  PG TNS: 0.000
[07/12 19:55:49    847s]       High PG TNS: 0.000
[07/12 19:55:49    847s]          Tran DRV: 0
[07/12 19:55:49    847s]           Cap DRV: 0
[07/12 19:55:49    847s]        Fanout DRV: 0
[07/12 19:55:49    847s]            Glitch: 0
[07/12 19:55:49    847s]    Category Slack: { [L, 0.632] [H, 1.429] }
[07/12 19:55:49    847s] 
[07/12 19:55:49    847s] ### Creating LA Mngr. totSessionCpu=0:14:07 mem=1459.3M
[07/12 19:55:49    847s] ### Creating LA Mngr, finished. totSessionCpu=0:14:07 mem=1459.3M
[07/12 19:55:49    847s] Default Rule : ""
[07/12 19:55:49    847s] Non Default Rules :
[07/12 19:55:49    847s] Worst Slack : 1.429 ns
[07/12 19:55:49    847s] Total 0 nets layer assigned (0.2).
[07/12 19:55:49    847s] GigaOpt: setting up router preferences
[07/12 19:55:49    847s] GigaOpt: 0 nets assigned router directives
[07/12 19:55:49    847s] 
[07/12 19:55:49    847s] Start Assign Priority Nets ...
[07/12 19:55:49    847s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/12 19:55:49    847s] Existing Priority Nets 0 (0.0%)
[07/12 19:55:49    847s] Assigned Priority Nets 0 (0.0%)
[07/12 19:55:49    847s] ### Creating LA Mngr. totSessionCpu=0:14:08 mem=1516.5M
[07/12 19:55:49    847s] ### Creating LA Mngr, finished. totSessionCpu=0:14:08 mem=1516.5M
[07/12 19:55:49    847s] ### Creating LA Mngr. totSessionCpu=0:14:08 mem=1516.5M
[07/12 19:55:49    847s] ### Creating LA Mngr, finished. totSessionCpu=0:14:08 mem=1516.5M
[07/12 19:55:50    848s] Default Rule : ""
[07/12 19:55:50    848s] Non Default Rules :
[07/12 19:55:50    848s] Worst Slack : 0.632 ns
[07/12 19:55:50    848s] Total 0 nets layer assigned (0.7).
[07/12 19:55:50    848s] GigaOpt: setting up router preferences
[07/12 19:55:50    848s] GigaOpt: 0 nets assigned router directives
[07/12 19:55:50    848s] 
[07/12 19:55:50    848s] Start Assign Priority Nets ...
[07/12 19:55:50    848s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[07/12 19:55:50    848s] Existing Priority Nets 0 (0.0%)
[07/12 19:55:50    848s] Total Assign Priority Nets 2 (0.0%)
[07/12 19:55:51    849s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.632  |  1.429  |  0.632  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.857%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:04, real = 0:01:06, mem = 1156.1M, totSessionCpu=0:14:10 **
[07/12 19:55:52    850s] *** Starting refinePlace (0:14:10 mem=1384.6M) ***
[07/12 19:55:52    850s] Total net bbox length = 1.696e+05 (8.588e+04 8.368e+04) (ext = 1.372e+04)
[07/12 19:55:52    850s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[07/12 19:55:52    850s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[07/12 19:55:52    850s] Type 'man IMPSP-5140' for more detail.
[07/12 19:55:52    850s] **WARN: (IMPSP-315):	Found 41429 instances insts with no PG Term connections.
[07/12 19:55:52    850s] Type 'man IMPSP-315' for more detail.
[07/12 19:55:52    850s] Total net bbox length = 1.696e+05 (8.588e+04 8.368e+04) (ext = 1.372e+04)
[07/12 19:55:52    850s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1384.6MB
[07/12 19:55:52    850s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1384.6MB) @(0:14:10 - 0:14:10).
[07/12 19:55:52    850s] *** Finished refinePlace (0:14:10 mem=1384.6M) ***
[07/12 19:55:52    850s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[07/12 19:55:52    850s] -routeWithEco true                        # bool, default=false, user setting
[07/12 19:55:52    850s] -routeSelectedNetOnly false               # bool, default=false
[07/12 19:55:52    850s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/12 19:55:52    850s] -routeWithSiDriven false                  # bool, default=false, user setting
[07/12 19:55:52    850s] 
[07/12 19:55:52    850s] globalDetailRoute
[07/12 19:55:52    850s] 
[07/12 19:55:52    850s] #setNanoRouteMode -routeWithEco true
[07/12 19:55:52    850s] #setNanoRouteMode -routeWithSiDriven false
[07/12 19:55:52    850s] #setNanoRouteMode -routeWithTimingDriven false
[07/12 19:55:52    850s] #Start globalDetailRoute on Thu Jul 12 19:55:52 2018
[07/12 19:55:52    850s] #
[07/12 19:55:52    850s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d'. 14362 times net's RC data read were performed.
[07/12 19:55:53    851s] ### Net info: total nets: 16712
[07/12 19:55:53    851s] ### Net info: dirty nets: 0
[07/12 19:55:53    851s] ### Net info: marked as disconnected nets: 0
[07/12 19:55:56    853s] ### Net info: fully routed nets: 14569
[07/12 19:55:56    853s] ### Net info: trivial (single pin) nets: 0
[07/12 19:55:56    853s] ### Net info: unrouted nets: 2143
[07/12 19:55:56    853s] ### Net info: re-extraction nets: 0
[07/12 19:55:56    853s] ### Net info: ignored nets: 0
[07/12 19:55:56    853s] ### Net info: skip routing nets: 0
[07/12 19:55:56    854s] ### import route signature (33) =  545456499
[07/12 19:55:56    854s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[07/12 19:55:56    854s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[07/12 19:55:56    854s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[07/12 19:55:56    854s] #RTESIG:78da8dcf410b82401005e0cefd8a61f56090366fdd75dd6bd0b522aaab18680492e0aeff
[07/12 19:55:56    854s] #       3fa35b44eb1cdf7c3c66a2f8ba3b9180c980d471c915687f826123914a68bd81a9a6d565
[07/12 19:55:56    854s] #       2b96517c389e8b22a7b6ee5c43c9adefbb358dae19c835de3f9ef7d5c758ad089c81df43
[07/12 19:55:56    854s] #       49dbf5b5ff09c190c136c852911fc6bf26870e1a55f20c63c307298b70919df199969a84
[07/12 19:55:56    854s] #       a0c4f9614abfcde2054a7b7a31
[07/12 19:55:56    854s] #
[07/12 19:55:56    854s] #Loading the last recorded routing design signature
[07/12 19:55:56    854s] #Created 1234 NETS and 0 SPECIALNETS new signatures
[07/12 19:55:56    855s] #No placement changes detected since last routing
[07/12 19:55:56    855s] #RTESIG:78da8dcf410b82401005e0cefd8a61f56090366fdd75dd6bd0b522aaab18680492e0aeff
[07/12 19:55:56    855s] #       3fa35b44eb1cdf7c3c66a2f8ba3b9180c980d471c915687f826123914a68bd81a9a6d565
[07/12 19:55:56    855s] #       2b96517c389e8b22a7b6ee5c43c9adefbb358dae19c835de3f9ef7d5c758ad089c81df43
[07/12 19:55:56    855s] #       49dbf5b5ff09c190c136c852911fc6bf26870e1a55f20c63c307298b70919df199969a84
[07/12 19:55:56    855s] #       a0c4f9614abfcde2054a7b7a31
[07/12 19:55:56    855s] #
[07/12 19:55:57    855s] #Start routing data preparation on Thu Jul 12 19:55:57 2018
[07/12 19:55:57    855s] #
[07/12 19:55:57    855s] #Minimum voltage of a net in the design = 0.000.
[07/12 19:55:57    855s] #Maximum voltage of a net in the design = 1.100.
[07/12 19:55:57    855s] #Voltage range [0.000 - 0.000] has 576 nets.
[07/12 19:55:57    855s] #Voltage range [1.100 - 1.100] has 22 nets.
[07/12 19:55:57    855s] #Voltage range [0.000 - 1.100] has 16114 nets.
[07/12 19:55:57    855s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[07/12 19:55:57    855s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[07/12 19:55:57    855s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[07/12 19:55:57    855s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 19:55:57    855s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 19:55:57    855s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[07/12 19:55:57    855s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[07/12 19:55:57    855s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[07/12 19:55:57    855s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[07/12 19:55:57    855s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[07/12 19:55:58    856s] #Regenerating Ggrids automatically.
[07/12 19:55:58    856s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[07/12 19:55:58    856s] #Using automatically generated G-grids.
[07/12 19:55:58    856s] #Done routing data preparation.
[07/12 19:55:58    856s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1159.14 (MB), peak = 1259.70 (MB)
[07/12 19:55:58    856s] #Merging special wires...
[07/12 19:55:58    856s] #
[07/12 19:55:58    856s] #Connectivity extraction summary:
[07/12 19:55:58    856s] #436 routed nets are extracted.
[07/12 19:55:58    856s] #14133 routed net(s) are imported.
[07/12 19:55:58    856s] #2143 nets are fixed|skipped|trivial (not extracted).
[07/12 19:55:58    856s] #Total number of nets = 16712.
[07/12 19:55:58    856s] #
[07/12 19:55:58    856s] #Found 0 nets for post-route si or timing fixing.
[07/12 19:55:58    856s] #
[07/12 19:55:58    856s] #Finished routing data preparation on Thu Jul 12 19:55:58 2018
[07/12 19:55:58    856s] #
[07/12 19:55:58    856s] #Cpu time = 00:00:02
[07/12 19:55:58    856s] #Elapsed time = 00:00:02
[07/12 19:55:58    856s] #Increased memory = 3.74 (MB)
[07/12 19:55:58    856s] #Total memory = 1159.20 (MB)
[07/12 19:55:58    856s] #Peak memory = 1259.70 (MB)
[07/12 19:55:58    856s] #
[07/12 19:55:58    856s] #
[07/12 19:55:58    856s] #Start global routing on Thu Jul 12 19:55:58 2018
[07/12 19:55:58    856s] #
[07/12 19:55:58    856s] #WARNING (NRGR-22) Design is already detail routed.
[07/12 19:55:58    857s] ### route signature (36) =   75970425
[07/12 19:55:58    857s] ### violation signature (33) = 1905142130
[07/12 19:55:59    857s] ### route signature (39) =  914672987
[07/12 19:55:59    857s] ### violation signature (36) = 1905142130
[07/12 19:55:59    857s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[07/12 19:55:59    857s] #Cpu time = 00:00:03
[07/12 19:55:59    857s] #Elapsed time = 00:00:03
[07/12 19:55:59    857s] #Increased memory = 3.74 (MB)
[07/12 19:55:59    857s] #Total memory = 1159.20 (MB)
[07/12 19:55:59    857s] #Peak memory = 1259.70 (MB)
[07/12 19:56:00    858s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 19:56:00    858s] #
[07/12 19:56:00    858s] #Start Detail Routing..
[07/12 19:56:00    858s] #start initial detail routing ...
[07/12 19:56:00    858s] #   number of violations = 0
[07/12 19:56:00    858s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.39 (MB), peak = 1259.70 (MB)
[07/12 19:56:00    858s] #start 1st optimization iteration ...
[07/12 19:56:00    858s] #   number of violations = 0
[07/12 19:56:00    858s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.49 (MB), peak = 1259.70 (MB)
[07/12 19:56:00    858s] #Complete Detail Routing.
[07/12 19:56:00    858s] #Total wire length = 242988 um.
[07/12 19:56:00    858s] #Total half perimeter of net bounding box = 179229 um.
[07/12 19:56:00    858s] #Total wire length on LAYER metal1 = 10944 um.
[07/12 19:56:00    858s] #Total wire length on LAYER metal2 = 78944 um.
[07/12 19:56:00    858s] #Total wire length on LAYER metal3 = 100935 um.
[07/12 19:56:00    858s] #Total wire length on LAYER metal4 = 36329 um.
[07/12 19:56:00    858s] #Total wire length on LAYER metal5 = 13265 um.
[07/12 19:56:00    858s] #Total wire length on LAYER metal6 = 2551 um.
[07/12 19:56:00    858s] #Total wire length on LAYER metal7 = 21 um.
[07/12 19:56:00    858s] #Total wire length on LAYER metal8 = 0 um.
[07/12 19:56:00    858s] #Total wire length on LAYER metal9 = 0 um.
[07/12 19:56:00    858s] #Total wire length on LAYER metal10 = 0 um.
[07/12 19:56:00    858s] #Total number of vias = 101839
[07/12 19:56:00    858s] #Up-Via Summary (total 101839):
[07/12 19:56:00    858s] #           
[07/12 19:56:00    858s] #-----------------------
[07/12 19:56:00    858s] # metal1          57560
[07/12 19:56:00    858s] # metal2          37236
[07/12 19:56:00    858s] # metal3           5889
[07/12 19:56:00    858s] # metal4            954
[07/12 19:56:00    858s] # metal5            198
[07/12 19:56:00    858s] # metal6              2
[07/12 19:56:00    858s] #-----------------------
[07/12 19:56:00    858s] #                101839 
[07/12 19:56:00    858s] #
[07/12 19:56:00    858s] #Total number of DRC violations = 0
[07/12 19:56:00    858s] ### route signature (44) =  914672987
[07/12 19:56:00    858s] ### violation signature (41) = 1905142130
[07/12 19:56:00    858s] #Cpu time = 00:00:01
[07/12 19:56:00    858s] #Elapsed time = 00:00:01
[07/12 19:56:00    858s] #Increased memory = 0.16 (MB)
[07/12 19:56:00    858s] #Total memory = 1159.37 (MB)
[07/12 19:56:00    858s] #Peak memory = 1259.70 (MB)
[07/12 19:56:01    859s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[07/12 19:56:01    859s] #
[07/12 19:56:01    859s] #Start Post Route wire spreading..
[07/12 19:56:01    859s] #
[07/12 19:56:01    859s] #Start data preparation for wire spreading...
[07/12 19:56:01    859s] #
[07/12 19:56:01    859s] #Data preparation is done on Thu Jul 12 19:56:01 2018
[07/12 19:56:01    859s] #
[07/12 19:56:01    859s] #
[07/12 19:56:01    859s] #Start Post Route Wire Spread.
[07/12 19:56:05    863s] #Done with 2911 horizontal wires in 2 hboxes and 1164 vertical wires in 2 hboxes.
[07/12 19:56:05    863s] #Complete Post Route Wire Spread.
[07/12 19:56:05    863s] #
[07/12 19:56:05    863s] #Total wire length = 243911 um.
[07/12 19:56:05    863s] #Total half perimeter of net bounding box = 179229 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal1 = 10944 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal2 = 79201 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal3 = 101482 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal4 = 36437 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal5 = 13271 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal6 = 2554 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal7 = 21 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal8 = 0 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal9 = 0 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal10 = 0 um.
[07/12 19:56:05    863s] #Total number of vias = 101839
[07/12 19:56:05    863s] #Up-Via Summary (total 101839):
[07/12 19:56:05    863s] #           
[07/12 19:56:05    863s] #-----------------------
[07/12 19:56:05    863s] # metal1          57560
[07/12 19:56:05    863s] # metal2          37236
[07/12 19:56:05    863s] # metal3           5889
[07/12 19:56:05    863s] # metal4            954
[07/12 19:56:05    863s] # metal5            198
[07/12 19:56:05    863s] # metal6              2
[07/12 19:56:05    863s] #-----------------------
[07/12 19:56:05    863s] #                101839 
[07/12 19:56:05    863s] #
[07/12 19:56:05    863s] ### route signature (48) =  222607738
[07/12 19:56:05    863s] ### violation signature (45) = 1905142130
[07/12 19:56:05    863s] #   number of violations = 0
[07/12 19:56:05    863s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1197.99 (MB), peak = 1259.70 (MB)
[07/12 19:56:05    863s] #CELL_VIEW top_entity,init has no DRC violation.
[07/12 19:56:05    863s] #Total number of DRC violations = 0
[07/12 19:56:05    863s] #Post Route wire spread is done.
[07/12 19:56:05    863s] #Total wire length = 243911 um.
[07/12 19:56:05    863s] #Total half perimeter of net bounding box = 179229 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal1 = 10944 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal2 = 79201 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal3 = 101482 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal4 = 36437 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal5 = 13271 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal6 = 2554 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal7 = 21 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal8 = 0 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal9 = 0 um.
[07/12 19:56:05    863s] #Total wire length on LAYER metal10 = 0 um.
[07/12 19:56:05    863s] #Total number of vias = 101839
[07/12 19:56:05    863s] #Up-Via Summary (total 101839):
[07/12 19:56:05    863s] #           
[07/12 19:56:05    863s] #-----------------------
[07/12 19:56:05    863s] # metal1          57560
[07/12 19:56:05    863s] # metal2          37236
[07/12 19:56:05    863s] # metal3           5889
[07/12 19:56:05    863s] # metal4            954
[07/12 19:56:05    863s] # metal5            198
[07/12 19:56:05    863s] # metal6              2
[07/12 19:56:05    863s] #-----------------------
[07/12 19:56:05    863s] #                101839 
[07/12 19:56:05    863s] #
[07/12 19:56:06    864s] ### route signature (50) =  222607738
[07/12 19:56:06    864s] ### violation signature (47) = 1905142130
[07/12 19:56:06    864s] #detailRoute Statistics:
[07/12 19:56:06    864s] #Cpu time = 00:00:06
[07/12 19:56:06    864s] #Elapsed time = 00:00:06
[07/12 19:56:06    864s] #Increased memory = 1.11 (MB)
[07/12 19:56:06    864s] #Total memory = 1160.32 (MB)
[07/12 19:56:06    864s] #Peak memory = 1259.70 (MB)
[07/12 19:56:06    864s] #Updating routing design signature
[07/12 19:56:06    864s] #Created 135 library cell signatures
[07/12 19:56:06    864s] #Created 16712 NETS and 0 SPECIALNETS signatures
[07/12 19:56:06    864s] #Created 41429 instance signatures
[07/12 19:56:06    864s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.54 (MB), peak = 1259.70 (MB)
[07/12 19:56:06    864s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1162.58 (MB), peak = 1259.70 (MB)
[07/12 19:56:06    864s] ### export route signature (51) =  222607738
[07/12 19:56:07    865s] #
[07/12 19:56:07    865s] #globalDetailRoute statistics:
[07/12 19:56:07    865s] #Cpu time = 00:00:15
[07/12 19:56:07    865s] #Elapsed time = 00:00:15
[07/12 19:56:07    865s] #Increased memory = -13.61 (MB)
[07/12 19:56:07    865s] #Total memory = 1143.52 (MB)
[07/12 19:56:07    865s] #Peak memory = 1259.70 (MB)
[07/12 19:56:07    865s] #Number of warnings = 3
[07/12 19:56:07    865s] #Total number of warnings = 43
[07/12 19:56:07    865s] #Number of fails = 0
[07/12 19:56:07    865s] #Total number of fails = 0
[07/12 19:56:07    865s] #Complete globalDetailRoute on Thu Jul 12 19:56:07 2018
[07/12 19:56:07    865s] #
[07/12 19:56:07    865s] ### 
[07/12 19:56:07    865s] ###   Scalability Statistics
[07/12 19:56:07    865s] ### 
[07/12 19:56:07    865s] ### ------------------------+----------------+----------------+----------------+
[07/12 19:56:07    865s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[07/12 19:56:07    865s] ### ------------------------+----------------+----------------+----------------+
[07/12 19:56:07    865s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[07/12 19:56:07    865s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[07/12 19:56:07    865s] ###   Detail Routing        |        00:00:01|        00:00:01|             1.0|
[07/12 19:56:07    865s] ###   Total                 |        00:00:15|        00:00:15|             1.0|
[07/12 19:56:07    865s] ### ------------------------+----------------+----------------+----------------+
[07/12 19:56:07    865s] ### 
[07/12 19:56:07    865s] **optDesign ... cpu = 0:01:20, real = 0:01:22, mem = 1143.7M, totSessionCpu=0:14:26 **
[07/12 19:56:07    865s] -routeWithEco false                       # bool, default=false
[07/12 19:56:07    865s] -routeSelectedNetOnly false               # bool, default=false
[07/12 19:56:07    865s] -routeWithTimingDriven false              # bool, default=false, user setting
[07/12 19:56:07    865s] -routeWithSiDriven false                  # bool, default=false, user setting
[07/12 19:56:07    865s] Extraction called for design 'top_entity' of instances=41429 and nets=16712 using extraction engine 'postRoute' at effort level 'low' .
[07/12 19:56:07    865s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 19:56:07    865s] Type 'man IMPEXT-3530' for more detail.
[07/12 19:56:07    865s] PostRoute (effortLevel low) RC Extraction called for design top_entity.
[07/12 19:56:07    865s] RC Extraction called in multi-corner(1) mode.
[07/12 19:56:07    865s] Process corner(s) are loaded.
[07/12 19:56:07    865s]  Corner: standard
[07/12 19:56:07    865s] extractDetailRC Option : -outfile /tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d -maxResLength 200  -extended
[07/12 19:56:07    865s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/12 19:56:07    865s]       RC Corner Indexes            0   
[07/12 19:56:07    865s] Capacitance Scaling Factor   : 1.00000 
[07/12 19:56:07    865s] Coupling Cap. Scaling Factor : 1.00000 
[07/12 19:56:07    865s] Resistance Scaling Factor    : 1.00000 
[07/12 19:56:07    865s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 19:56:07    865s] Clock Res. Scaling Factor    : 1.00000 
[07/12 19:56:07    865s] Shrink Factor                : 1.00000
[07/12 19:56:08    866s] Initializing multi-corner capacitance tables ... 
[07/12 19:56:08    866s] Initializing multi-corner resistance tables ...
[07/12 19:56:08    866s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1391.0M)
[07/12 19:56:09    867s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for storing RC.
[07/12 19:56:09    867s] Extracted 10.0008% (CPU Time= 0:00:01.2  MEM= 1478.0M)
[07/12 19:56:09    868s] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1478.0M)
[07/12 19:56:09    868s] Extracted 30.0009% (CPU Time= 0:00:01.5  MEM= 1478.0M)
[07/12 19:56:10    868s] Extracted 40.0007% (CPU Time= 0:00:01.8  MEM= 1478.0M)
[07/12 19:56:10    868s] Extracted 50.001% (CPU Time= 0:00:02.2  MEM= 1478.0M)
[07/12 19:56:10    869s] Extracted 60.0008% (CPU Time= 0:00:02.6  MEM= 1478.0M)
[07/12 19:56:11    869s] Extracted 70.0006% (CPU Time= 0:00:03.0  MEM= 1478.0M)
[07/12 19:56:11    869s] Extracted 80.0009% (CPU Time= 0:00:03.4  MEM= 1478.0M)
[07/12 19:56:12    870s] Extracted 90.0007% (CPU Time= 0:00:03.9  MEM= 1478.0M)
[07/12 19:56:13    872s] Extracted 100% (CPU Time= 0:00:05.6  MEM= 1482.0M)
[07/12 19:56:14    872s] Number of Extracted Resistors     : 304951
[07/12 19:56:14    872s] Number of Extracted Ground Cap.   : 319491
[07/12 19:56:14    872s] Number of Extracted Coupling Cap. : 512836
[07/12 19:56:14    872s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for reading.
[07/12 19:56:14    872s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 19:56:14    872s]  Corner: standard
[07/12 19:56:14    872s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1445.0M)
[07/12 19:56:14    872s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb_Filter.rcdb.d' for storing RC.
[07/12 19:56:14    873s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d'. 14566 times net's RC data read were performed.
[07/12 19:56:15    873s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1445.000M)
[07/12 19:56:15    873s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for reading.
[07/12 19:56:15    873s] processing rcdb (/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d) for hinst (top) of cell (top_entity);
[07/12 19:56:15    873s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=1445.000M)
[07/12 19:56:15    873s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.6  Real Time: 0:00:08.0  MEM: 1445.000M)
[07/12 19:56:15    873s] **optDesign ... cpu = 0:01:28, real = 0:01:30, mem = 1104.8M, totSessionCpu=0:14:34 **
[07/12 19:56:15    873s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 19:56:15    873s] Begin IPO call back ...
[07/12 19:56:16    874s] End IPO call back ...
[07/12 19:56:16    874s] #################################################################################
[07/12 19:56:16    874s] # Design Stage: PostRoute
[07/12 19:56:16    874s] # Design Name: top_entity
[07/12 19:56:16    874s] # Design Mode: 90nm
[07/12 19:56:16    874s] # Analysis Mode: MMMC OCV 
[07/12 19:56:16    874s] # Parasitics Mode: SPEF/RCDB
[07/12 19:56:16    874s] # Signoff Settings: SI On 
[07/12 19:56:16    874s] #################################################################################
[07/12 19:56:17    875s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:56:17    875s] Setting infinite Tws ...
[07/12 19:56:17    875s] First Iteration Infinite Tw... 
[07/12 19:56:17    876s] Calculate early delays in OCV mode...
[07/12 19:56:17    876s] Calculate late delays in OCV mode...
[07/12 19:56:17    876s] Topological Sorting (REAL = 0:00:00.0, MEM = 1381.1M, InitMEM = 1379.1M)
[07/12 19:56:17    876s] Start delay calculation (fullDC) (1 T). (MEM=1381.11)
[07/12 19:56:18    876s] Initializing multi-corner capacitance tables ... 
[07/12 19:56:18    876s] Initializing multi-corner resistance tables ...
[07/12 19:56:18    876s] End AAE Lib Interpolated Model. (MEM=1397.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:56:18    876s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for reading.
[07/12 19:56:19    878s] RC Database In Completed (CPU Time= 0:00:02.2  Real Time=0:00:01.0  MEM= 1397.5M)
[07/12 19:56:19    878s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:56:35    895s] Total number of fetched objects 16853
[07/12 19:56:35    895s] AAE_INFO-618: Total number of nets in the design is 16712,  100.0 percent of the nets selected for SI analysis
[07/12 19:56:36    895s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[07/12 19:56:36    895s] End delay calculation. (MEM=1434.22 CPU=0:00:16.4 REAL=0:00:17.0)
[07/12 19:56:36    895s] End delay calculation (fullDC). (MEM=1434.22 CPU=0:00:19.6 REAL=0:00:19.0)
[07/12 19:56:36    895s] *** CDM Built up (cpu=0:00:21.2  real=0:00:20.0  mem= 1434.2M) ***
[07/12 19:56:38    897s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1434.2M)
[07/12 19:56:38    897s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 19:56:38    897s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1434.2M)
[07/12 19:56:38    897s] Starting SI iteration 2
[07/12 19:56:38    898s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:56:38    898s] Calculate early delays in OCV mode...
[07/12 19:56:38    898s] Calculate late delays in OCV mode...
[07/12 19:56:38    898s] Start delay calculation (fullDC) (1 T). (MEM=1442.27)
[07/12 19:56:38    898s] End AAE Lib Interpolated Model. (MEM=1442.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:56:39    898s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 19:56:39    898s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 16853. 
[07/12 19:56:39    898s] Total number of fetched objects 16853
[07/12 19:56:39    898s] AAE_INFO-618: Total number of nets in the design is 16712,  0.1 percent of the nets selected for SI analysis
[07/12 19:56:39    898s] End delay calculation. (MEM=1442.27 CPU=0:00:00.5 REAL=0:00:01.0)
[07/12 19:56:39    898s] End delay calculation (fullDC). (MEM=1442.27 CPU=0:00:00.6 REAL=0:00:01.0)
[07/12 19:56:39    898s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1442.3M) ***
[07/12 19:56:41    901s] *** Done Building Timing Graph (cpu=0:00:27.4 real=0:00:26.0 totSessionCpu=0:15:01 mem=1442.3M)
[07/12 19:56:41    901s] **optDesign ... cpu = 0:01:56, real = 0:01:56, mem = 1143.8M, totSessionCpu=0:15:01 **
[07/12 19:56:41    901s] Executing marking Critical Nets1
[07/12 19:56:41    901s] Footprint XOR2_X1 has at least 2 pins...
[07/12 19:56:41    901s] Footprint XNOR2_X1 has at least 3 pins...
[07/12 19:56:41    901s] Footprint TLAT_X1 has at least 4 pins...
[07/12 19:56:41    901s] Footprint SDFF_X1 has at least 5 pins...
[07/12 19:56:41    901s] *** Number of Vt Cells Partition = 1
[07/12 19:56:41    901s] Running postRoute recovery in postEcoRoute mode
[07/12 19:56:41    901s] **optDesign ... cpu = 0:01:56, real = 0:01:56, mem = 1143.9M, totSessionCpu=0:15:01 **
[07/12 19:56:43    902s]   Timing/DRV Snapshot: (TGT)
[07/12 19:56:43    902s]      Weighted WNS: 0.000
[07/12 19:56:43    902s]       All  PG WNS: 0.000
[07/12 19:56:43    902s]       High PG WNS: 0.000
[07/12 19:56:43    902s]       All  PG TNS: 0.000
[07/12 19:56:43    902s]       High PG TNS: 0.000
[07/12 19:56:43    902s]          Tran DRV: 0
[07/12 19:56:43    902s]           Cap DRV: 0
[07/12 19:56:43    902s]        Fanout DRV: 0
[07/12 19:56:43    902s]            Glitch: 0
[07/12 19:56:43    902s]    Category Slack: { [L, 0.634] [H, 1.433] }
[07/12 19:56:43    902s] 
[07/12 19:56:43    902s] Checking setup slack degradation ...
[07/12 19:56:43    902s] 
[07/12 19:56:43    902s] Recovery Manager:
[07/12 19:56:43    902s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.101) - Skip
[07/12 19:56:43    902s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.051) - Skip
[07/12 19:56:43    902s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[07/12 19:56:43    902s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[07/12 19:56:43    902s] 
[07/12 19:56:43    902s] Checking DRV degradation...
[07/12 19:56:43    902s] 
[07/12 19:56:43    902s] Recovery Manager:
[07/12 19:56:43    902s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/12 19:56:43    902s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/12 19:56:43    902s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[07/12 19:56:43    902s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[07/12 19:56:43    902s] 
[07/12 19:56:43    902s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[07/12 19:56:43    902s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=1375.50M, totSessionCpu=0:15:03).
[07/12 19:56:43    902s] **optDesign ... cpu = 0:01:57, real = 0:01:58, mem = 1144.0M, totSessionCpu=0:15:03 **
[07/12 19:56:43    902s] 
[07/12 19:56:43    902s] Latch borrow mode reset to max_borrow
[07/12 19:56:44    904s] Reported timing to dir ./timingReports
[07/12 19:56:44    904s] **optDesign ... cpu = 0:01:59, real = 0:01:59, mem = 1144.1M, totSessionCpu=0:15:04 **
[07/12 19:56:44    904s] End AAE Lib Interpolated Model. (MEM=1375.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:56:44    904s] Begin: glitch net info
[07/12 19:56:44    904s] glitch slack range: number of glitch nets
[07/12 19:56:44    904s] glitch slack < -0.32 : 0
[07/12 19:56:44    904s] -0.32 < glitch slack < -0.28 : 0
[07/12 19:56:44    904s] -0.28 < glitch slack < -0.24 : 0
[07/12 19:56:44    904s] -0.24 < glitch slack < -0.2 : 0
[07/12 19:56:44    904s] -0.2 < glitch slack < -0.16 : 0
[07/12 19:56:44    904s] -0.16 < glitch slack < -0.12 : 0
[07/12 19:56:44    904s] -0.12 < glitch slack < -0.08 : 0
[07/12 19:56:44    904s] -0.08 < glitch slack < -0.04 : 0
[07/12 19:56:44    904s] -0.04 < glitch slack : 0
[07/12 19:56:44    904s] End: glitch net info
[07/12 19:56:47    907s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.634  |  1.433  |  0.634  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.857%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:02, real = 0:02:02, mem = 1149.4M, totSessionCpu=0:15:07 **
[07/12 19:56:47    907s]  ReSet Options after AAE Based Opt flow 
[07/12 19:56:47    907s] Opt: RC extraction mode changed to 'detail'
[07/12 19:56:47    907s] *** Finished optDesign ***
[07/12 19:56:47    907s] 
[07/12 19:56:47    907s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:05 real=  0:02:05)
[07/12 19:56:47    907s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 19:56:47    907s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:15.8 real=0:00:15.6)
[07/12 19:56:47    907s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:42.5 real=0:00:44.3)
[07/12 19:56:47    907s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 19:56:47    907s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 19:56:47    907s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:08.2 real=0:00:08.4)
[07/12 19:56:47    907s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[07/12 19:56:47    907s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.9 real=0:00:03.0)
[07/12 19:56:47    907s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:15.9 real=0:00:15.7)
[07/12 19:56:47    907s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:27.4 real=0:00:26.1)
[07/12 19:56:47    907s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 19:56:47    907s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:03.1 real=0:00:03.1)
[07/12 19:56:47    907s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 19:56:47    907s] Info: pop threads available for lower-level modules during optimization.
[07/12 19:56:47    907s] Deleting Lib Analyzer.
[07/12 19:56:47    907s] Info: Destroy the CCOpt slew target map.
[07/12 19:56:47    907s] <CMD> optDesign -postRoute -hold
[07/12 19:56:47    907s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[07/12 19:56:47    907s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[07/12 19:56:47    907s] GigaOpt running with 1 threads.
[07/12 19:56:47    907s] Info: 1 threads available for lower-level modules during optimization.
[07/12 19:56:47    907s] #spOpts: mergeVia=F 
[07/12 19:56:47    907s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[07/12 19:56:47    907s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[07/12 19:56:48    907s] #spOpts: mergeVia=F 
[07/12 19:56:48    907s] #spOpts: mergeVia=F 
[07/12 19:56:48    908s] 
[07/12 19:56:48    908s] Creating Lib Analyzer ...
[07/12 19:56:48    908s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 19:56:48    908s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 19:56:48    908s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 19:56:48    908s] 
[07/12 19:56:49    908s] Creating Lib Analyzer, finished. 
[07/12 19:56:49    909s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1148.6M, totSessionCpu=0:15:09 **
[07/12 19:56:49    909s] #Created 135 library cell signatures
[07/12 19:56:49    909s] #Created 16712 NETS and 0 SPECIALNETS signatures
[07/12 19:56:49    909s] #Created 41429 instance signatures
[07/12 19:56:49    909s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.29 (MB), peak = 1259.70 (MB)
[07/12 19:56:49    909s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1149.34 (MB), peak = 1259.70 (MB)
[07/12 19:56:49    909s] Begin checking placement ... (start mem=1391.5M, init mem=1391.5M)
[07/12 19:56:50    909s] *info: Placed = 41429         
[07/12 19:56:50    909s] *info: Unplaced = 0           
[07/12 19:56:50    909s] Placement Density:100.00%(51624/51624)
[07/12 19:56:50    909s] Placement Density (including fixed std cells):100.00%(51624/51624)
[07/12 19:56:50    909s] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=1391.5M)
[07/12 19:56:50    909s]  Initial DC engine is -> aae
[07/12 19:56:50    909s]  
[07/12 19:56:50    909s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[07/12 19:56:50    909s]  
[07/12 19:56:50    909s]  
[07/12 19:56:50    909s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[07/12 19:56:50    909s]  
[07/12 19:56:50    909s] Reset EOS DB
[07/12 19:56:50    909s] Ignoring AAE DB Resetting ...
[07/12 19:56:50    909s]  Set Options for AAE Based Opt flow 
[07/12 19:56:50    909s] *** optDesign -postRoute ***
[07/12 19:56:50    909s] DRC Margin: user margin 0.0; extra margin 0
[07/12 19:56:50    909s] Setup Target Slack: user slack 0
[07/12 19:56:50    909s] Hold Target Slack: user slack 0
[07/12 19:56:50    910s] Deleting Cell Server ...
[07/12 19:56:50    910s] Deleting Lib Analyzer.
[07/12 19:56:50    910s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 19:56:50    910s] Summary for sequential cells identification: 
[07/12 19:56:50    910s]   Identified SBFF number: 16
[07/12 19:56:50    910s]   Identified MBFF number: 0
[07/12 19:56:50    910s]   Identified SB Latch number: 0
[07/12 19:56:50    910s]   Identified MB Latch number: 0
[07/12 19:56:50    910s]   Not identified SBFF number: 0
[07/12 19:56:50    910s]   Not identified MBFF number: 0
[07/12 19:56:50    910s]   Not identified SB Latch number: 0
[07/12 19:56:50    910s]   Not identified MB Latch number: 0
[07/12 19:56:50    910s]   Number of sequential cells which are not FFs: 13
[07/12 19:56:50    910s] Creating Cell Server, finished. 
[07/12 19:56:50    910s] 
[07/12 19:56:50    910s] Deleting Cell Server ...
[07/12 19:56:50    910s] ** INFO : this run is activating 'postRoute' automaton
[07/12 19:56:50    910s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d'. 14362 times net's RC data read were performed.
[07/12 19:56:50    910s] Extraction called for design 'top_entity' of instances=41429 and nets=16712 using extraction engine 'postRoute' at effort level 'low' .
[07/12 19:56:50    910s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 19:56:50    910s] Type 'man IMPEXT-3530' for more detail.
[07/12 19:56:50    910s] PostRoute (effortLevel low) RC Extraction called for design top_entity.
[07/12 19:56:50    910s] RC Extraction called in multi-corner(1) mode.
[07/12 19:56:50    910s] Process corner(s) are loaded.
[07/12 19:56:50    910s]  Corner: standard
[07/12 19:56:50    910s] extractDetailRC Option : -outfile /tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d -maxResLength 200  -extended
[07/12 19:56:50    910s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/12 19:56:50    910s]       RC Corner Indexes            0   
[07/12 19:56:50    910s] Capacitance Scaling Factor   : 1.00000 
[07/12 19:56:50    910s] Coupling Cap. Scaling Factor : 1.00000 
[07/12 19:56:50    910s] Resistance Scaling Factor    : 1.00000 
[07/12 19:56:50    910s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 19:56:50    910s] Clock Res. Scaling Factor    : 1.00000 
[07/12 19:56:50    910s] Shrink Factor                : 1.00000
[07/12 19:56:51    911s] Initializing multi-corner capacitance tables ... 
[07/12 19:56:51    911s] Initializing multi-corner resistance tables ...
[07/12 19:56:51    911s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1383.5M)
[07/12 19:56:51    911s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for storing RC.
[07/12 19:56:52    912s] Extracted 10.0008% (CPU Time= 0:00:01.2  MEM= 1469.5M)
[07/12 19:56:52    912s] Extracted 20.0006% (CPU Time= 0:00:01.5  MEM= 1469.5M)
[07/12 19:56:52    912s] Extracted 30.0009% (CPU Time= 0:00:01.6  MEM= 1469.5M)
[07/12 19:56:53    913s] Extracted 40.0007% (CPU Time= 0:00:02.1  MEM= 1469.5M)
[07/12 19:56:53    913s] Extracted 50.001% (CPU Time= 0:00:02.5  MEM= 1469.5M)
[07/12 19:56:54    913s] Extracted 60.0008% (CPU Time= 0:00:03.1  MEM= 1469.5M)
[07/12 19:56:55    914s] Extracted 70.0006% (CPU Time= 0:00:03.7  MEM= 1469.5M)
[07/12 19:56:55    915s] Extracted 80.0009% (CPU Time= 0:00:04.2  MEM= 1469.5M)
[07/12 19:56:55    915s] Extracted 90.0007% (CPU Time= 0:00:04.6  MEM= 1469.5M)
[07/12 19:56:57    917s] Extracted 100% (CPU Time= 0:00:06.2  MEM= 1473.5M)
[07/12 19:56:57    917s] Number of Extracted Resistors     : 304951
[07/12 19:56:57    917s] Number of Extracted Ground Cap.   : 319491
[07/12 19:56:57    917s] Number of Extracted Coupling Cap. : 512836
[07/12 19:56:57    917s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for reading.
[07/12 19:56:57    917s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 19:56:57    917s]  Corner: standard
[07/12 19:56:57    917s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1435.5M)
[07/12 19:56:57    917s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb_Filter.rcdb.d' for storing RC.
[07/12 19:56:58    917s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d'. 14566 times net's RC data read were performed.
[07/12 19:56:58    918s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1435.461M)
[07/12 19:56:58    918s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for reading.
[07/12 19:56:58    918s] processing rcdb (/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d) for hinst (top) of cell (top_entity);
[07/12 19:56:58    918s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1435.461M)
[07/12 19:56:58    918s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:08.1  Real Time: 0:00:08.0  MEM: 1435.461M)
[07/12 19:56:58    918s] Unfixed 0 ViaPillar Nets
[07/12 19:56:58    918s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[07/12 19:56:58    918s] *info: All cells identified as Buffer and Delay cells:
[07/12 19:56:58    918s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[07/12 19:56:58    918s] *info: ------------------------------------------------------------------
[07/12 19:56:58    918s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[07/12 19:56:58    918s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[07/12 19:56:58    918s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[07/12 19:56:58    918s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[07/12 19:56:58    918s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[07/12 19:56:58    918s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[07/12 19:56:58    918s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[07/12 19:56:58    918s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[07/12 19:56:58    918s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[07/12 19:56:58    918s] Unfixed 0 ViaPillar Nets
[07/12 19:56:59    918s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[07/12 19:56:59    918s] GigaOpt Hold Optimizer is used
[07/12 19:56:59    918s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for reading.
[07/12 19:56:59    918s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1413.1M)
[07/12 19:56:59    918s] Initializing multi-corner capacitance tables ... 
[07/12 19:56:59    918s] Initializing multi-corner resistance tables ...
[07/12 19:56:59    918s] End AAE Lib Interpolated Model. (MEM=1413.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:56:59    918s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:15:19 mem=1413.1M ***
[07/12 19:57:01    920s] ### Creating LA Mngr. totSessionCpu=0:15:21 mem=1413.1M
[07/12 19:57:01    921s] ### Creating LA Mngr, finished. totSessionCpu=0:15:21 mem=1419.1M
[07/12 19:57:02    921s] ### Creating LA Mngr. totSessionCpu=0:15:22 mem=1555.0M
[07/12 19:57:02    921s] ### Creating LA Mngr, finished. totSessionCpu=0:15:22 mem=1555.0M
[07/12 19:57:02    921s] 
[07/12 19:57:02    921s] Creating Lib Analyzer ...
[07/12 19:57:02    921s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 19:57:02    921s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 19:57:02    921s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 19:57:02    921s] 
[07/12 19:57:02    922s] Creating Lib Analyzer, finished. 
[07/12 19:57:02    922s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[07/12 19:57:02    922s] *info: Run optDesign holdfix with 1 thread.
[07/12 19:57:02    922s] Effort level <high> specified for reg2reg path_group
[07/12 19:57:03    922s] End AAE Lib Interpolated Model. (MEM=1612.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:57:03    922s] **INFO: Starting Blocking QThread with 1 CPU
[07/12 19:57:03    922s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/12 19:57:03    922s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 19:57:03    922s] Begin IPO call back ...
[07/12 19:57:03    922s] End IPO call back ...
[07/12 19:57:03    922s] #################################################################################
[07/12 19:57:03    922s] # Design Stage: PostRoute
[07/12 19:57:03    922s] # Design Name: top_entity
[07/12 19:57:03    922s] # Design Mode: 90nm
[07/12 19:57:03    922s] # Analysis Mode: MMMC OCV 
[07/12 19:57:03    922s] # Parasitics Mode: SPEF/RCDB
[07/12 19:57:03    922s] # Signoff Settings: SI On 
[07/12 19:57:03    922s] #################################################################################
[07/12 19:57:03    922s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:57:03    922s] Setting infinite Tws ...
[07/12 19:57:03    922s] First Iteration Infinite Tw... 
[07/12 19:57:03    922s] Calculate late delays in OCV mode...
[07/12 19:57:03    922s] Calculate early delays in OCV mode...
[07/12 19:57:03    922s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/12 19:57:03    922s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 19:57:03    922s] End AAE Lib Interpolated Model. (MEM=14.5898 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:57:03    922s] Total number of fetched objects 16853
[07/12 19:57:03    922s] AAE_INFO-618: Total number of nets in the design is 16712,  100.0 percent of the nets selected for SI analysis
[07/12 19:57:03    922s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 19:57:03    922s] End delay calculation. (MEM=0 CPU=0:00:15.6 REAL=0:00:15.0)
[07/12 19:57:03    922s] End delay calculation (fullDC). (MEM=0 CPU=0:00:16.6 REAL=0:00:16.0)
[07/12 19:57:03    922s] *** CDM Built up (cpu=0:00:17.0  real=0:00:17.0  mem= 0.0M) ***
[07/12 19:57:03    922s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[07/12 19:57:03    922s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 19:57:03    922s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)
[07/12 19:57:03    922s] 
[07/12 19:57:03    922s] Executing IPO callback for view pruning ..
[07/12 19:57:03    922s] Starting SI iteration 2
[07/12 19:57:03    922s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:57:03    922s] Calculate late delays in OCV mode...
[07/12 19:57:03    922s] Calculate early delays in OCV mode...
[07/12 19:57:03    922s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 19:57:03    922s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:57:03    922s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 19:57:03    922s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[07/12 19:57:03    922s] Total number of fetched objects 16853
[07/12 19:57:03    922s] AAE_INFO-618: Total number of nets in the design is 16712,  0.1 percent of the nets selected for SI analysis
[07/12 19:57:03    922s] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
[07/12 19:57:03    922s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.8 REAL=0:00:01.0)
[07/12 19:57:03    922s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 0.0M) ***
[07/12 19:57:03    922s] *** Done Building Timing Graph (cpu=0:00:22.3 real=0:00:23.0 totSessionCpu=0:01:09 mem=0.0M)
[07/12 19:57:03    922s] Done building cte hold timing graph (fixHold) cpu=0:00:24.0 real=0:00:24.0 totSessionCpu=0:01:09 mem=0.0M ***
[07/12 19:57:03    922s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:26.2 real=0:00:26.0 totSessionCpu=0:01:11 mem=0.0M ***
[07/12 19:57:03    922s] Timing Data dump into file /tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/coe_eosdata_xMS84h/default.twf, for view: default 
[07/12 19:57:03    922s] 	 Dumping view 0 default 
[07/12 19:57:29    947s]  
_______________________________________________________________________
[07/12 19:57:30    948s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 19:57:30    948s] Begin IPO call back ...
[07/12 19:57:30    949s] End IPO call back ...
[07/12 19:57:31    949s] #################################################################################
[07/12 19:57:31    949s] # Design Stage: PostRoute
[07/12 19:57:31    949s] # Design Name: top_entity
[07/12 19:57:31    949s] # Design Mode: 90nm
[07/12 19:57:31    949s] # Analysis Mode: MMMC OCV 
[07/12 19:57:31    949s] # Parasitics Mode: SPEF/RCDB
[07/12 19:57:31    949s] # Signoff Settings: SI On 
[07/12 19:57:31    949s] #################################################################################
[07/12 19:57:31    949s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:57:31    949s] Setting infinite Tws ...
[07/12 19:57:31    949s] First Iteration Infinite Tw... 
[07/12 19:57:31    949s] Calculate early delays in OCV mode...
[07/12 19:57:31    949s] Calculate late delays in OCV mode...
[07/12 19:57:31    949s] Topological Sorting (REAL = 0:00:00.0, MEM = 1610.2M, InitMEM = 1610.2M)
[07/12 19:57:31    949s] Start delay calculation (fullDC) (1 T). (MEM=1610.23)
[07/12 19:57:32    950s] End AAE Lib Interpolated Model. (MEM=1626.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:57:51    968s] Total number of fetched objects 16853
[07/12 19:57:51    968s] AAE_INFO-618: Total number of nets in the design is 16712,  100.0 percent of the nets selected for SI analysis
[07/12 19:57:51    969s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[07/12 19:57:51    969s] End delay calculation. (MEM=1673.35 CPU=0:00:18.3 REAL=0:00:19.0)
[07/12 19:57:51    969s] End delay calculation (fullDC). (MEM=1673.35 CPU=0:00:19.3 REAL=0:00:20.0)
[07/12 19:57:51    969s] *** CDM Built up (cpu=0:00:20.0  real=0:00:20.0  mem= 1673.4M) ***
[07/12 19:57:53    971s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1673.4M)
[07/12 19:57:53    971s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 19:57:53    971s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1673.4M)
[07/12 19:57:53    971s] 
[07/12 19:57:53    971s] Executing IPO callback for view pruning ..
[07/12 19:57:53    971s] Starting SI iteration 2
[07/12 19:57:53    971s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:57:53    971s] Calculate early delays in OCV mode...
[07/12 19:57:53    971s] Calculate late delays in OCV mode...
[07/12 19:57:53    971s] Start delay calculation (fullDC) (1 T). (MEM=1681.4)
[07/12 19:57:53    971s] End AAE Lib Interpolated Model. (MEM=1681.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:57:54    972s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 19:57:54    972s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 16853. 
[07/12 19:57:54    972s] Total number of fetched objects 16853
[07/12 19:57:54    972s] AAE_INFO-618: Total number of nets in the design is 16712,  0.1 percent of the nets selected for SI analysis
[07/12 19:57:54    972s] End delay calculation. (MEM=1681.4 CPU=0:00:00.6 REAL=0:00:00.0)
[07/12 19:57:54    972s] End delay calculation (fullDC). (MEM=1681.4 CPU=0:00:00.7 REAL=0:00:01.0)
[07/12 19:57:54    972s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1681.4M) ***
[07/12 19:57:56    973s] *** Done Building Timing Graph (cpu=0:00:25.4 real=0:00:26.0 totSessionCpu=0:16:14 mem=1681.4M)
[07/12 19:57:56    973s] Done building cte setup timing graph (fixHold) cpu=0:00:55.1 real=0:00:57.0 totSessionCpu=0:16:14 mem=1681.4M ***
[07/12 19:57:56    974s] Setting latch borrow mode to budget during optimization.
[07/12 19:57:59    977s] *info: category slack lower bound [L 0.0] default
[07/12 19:57:59    977s] *info: category slack lower bound [H 0.0] reg2reg 
[07/12 19:57:59    977s] --------------------------------------------------- 
[07/12 19:57:59    977s]    Setup Violation Summary with Target Slack (0.000 ns)
[07/12 19:57:59    977s] --------------------------------------------------- 
[07/12 19:57:59    977s]          WNS    reg2regWNS
[07/12 19:57:59    977s]     0.634 ns      1.433 ns
[07/12 19:57:59    977s] --------------------------------------------------- 
[07/12 19:58:00    977s]   Timing Snapshot: (REF)
[07/12 19:58:00    977s]      Weighted WNS: 0.000
[07/12 19:58:00    977s]       All  PG WNS: 0.000
[07/12 19:58:00    977s]       High PG WNS: 0.000
[07/12 19:58:00    977s]       All  PG TNS: 0.000
[07/12 19:58:00    977s]       High PG TNS: 0.000
[07/12 19:58:00    977s]    Category Slack: { [L, 0.634] [H, 1.433] }
[07/12 19:58:00    977s] 
[07/12 19:58:00    978s] Loading timing data from /tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/coe_eosdata_xMS84h/default.twf 
[07/12 19:58:00    978s] 	 Loading view 0 default 
[07/12 19:58:00    978s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.634  |  1.433  |  0.634  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.072  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.857%
       (100.000% with Fillers)
------------------------------------------------------------
Deleting Cell Server ...
[07/12 19:58:01    978s] Deleting Lib Analyzer.
[07/12 19:58:01    978s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 19:58:01    978s] Summary for sequential cells identification: 
[07/12 19:58:01    978s]   Identified SBFF number: 16
[07/12 19:58:01    978s]   Identified MBFF number: 0
[07/12 19:58:01    978s]   Identified SB Latch number: 0
[07/12 19:58:01    978s]   Identified MB Latch number: 0
[07/12 19:58:01    978s]   Not identified SBFF number: 0
[07/12 19:58:01    978s]   Not identified MBFF number: 0
[07/12 19:58:01    978s]   Not identified SB Latch number: 0
[07/12 19:58:01    978s]   Not identified MB Latch number: 0
[07/12 19:58:01    978s]   Number of sequential cells which are not FFs: 13
[07/12 19:58:01    978s] Creating Cell Server, finished. 
[07/12 19:58:01    978s] 
[07/12 19:58:01    978s] Deleting Cell Server ...
[07/12 19:58:01    978s] 
[07/12 19:58:01    978s] Creating Lib Analyzer ...
[07/12 19:58:01    978s] Creating Cell Server ...(0, 0, 0, 0)
[07/12 19:58:01    978s] Summary for sequential cells identification: 
[07/12 19:58:01    978s]   Identified SBFF number: 16
[07/12 19:58:01    978s]   Identified MBFF number: 0
[07/12 19:58:01    978s]   Identified SB Latch number: 0
[07/12 19:58:01    978s]   Identified MB Latch number: 0
[07/12 19:58:01    978s]   Not identified SBFF number: 0
[07/12 19:58:01    978s]   Not identified MBFF number: 0
[07/12 19:58:01    978s]   Not identified SB Latch number: 0
[07/12 19:58:01    978s]   Not identified MB Latch number: 0
[07/12 19:58:01    978s]   Number of sequential cells which are not FFs: 13
[07/12 19:58:01    978s] Creating Cell Server, finished. 
[07/12 19:58:01    978s] 
[07/12 19:58:01    978s] 
[07/12 19:58:01    978s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:58:01    978s]   
[07/12 19:58:01    978s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[07/12 19:58:01    978s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[07/12 19:58:01    978s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[07/12 19:58:01    978s] Total number of usable delay cells from Lib Analyzer: 0 ()
[07/12 19:58:01    978s] 
[07/12 19:58:01    979s] Creating Lib Analyzer, finished. 
[07/12 19:58:01    979s] 
[07/12 19:58:01    979s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[07/12 19:58:01    979s] *Info: worst delay setup view: default
[07/12 19:58:01    979s] Footprint list for hold buffering (delay unit: ps)
[07/12 19:58:01    979s] =================================================================
[07/12 19:58:01    979s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[07/12 19:58:01    979s] ------------------------------------------------------------------
[07/12 19:58:01    979s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[07/12 19:58:01    979s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[07/12 19:58:01    979s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[07/12 19:58:01    979s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[07/12 19:58:01    979s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[07/12 19:58:01    979s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[07/12 19:58:01    979s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[07/12 19:58:01    979s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[07/12 19:58:01    979s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[07/12 19:58:01    979s] =================================================================
[07/12 19:58:01    979s] **optDesign ... cpu = 0:01:10, real = 0:01:12, mem = 1238.7M, totSessionCpu=0:16:19 **
[07/12 19:58:01    979s] Info: 0 don't touch net , 337 undriven nets excluded from IPO operation.
[07/12 19:58:01    979s] Info: 1 clock net  excluded from IPO operation.
[07/12 19:58:02    979s] --------------------------------------------------- 
[07/12 19:58:02    979s]    Hold Timing Summary  - Initial 
[07/12 19:58:02    979s] --------------------------------------------------- 
[07/12 19:58:02    979s]  Target slack: 0.000 ns
[07/12 19:58:02    979s] View: default 
[07/12 19:58:02    979s] 	WNS: 0.046 
[07/12 19:58:02    979s] 	TNS: 0.000 
[07/12 19:58:02    979s] 	VP: 0 
[07/12 19:58:02    979s] 	Worst hold path end point: cu_0/cw1_reg[6]/RN 
[07/12 19:58:02    979s] --------------------------------------------------- 
[07/12 19:58:02    979s]    Setup Timing Summary  - Initial 
[07/12 19:58:02    979s] --------------------------------------------------- 
[07/12 19:58:02    979s]  Target slack: 0.000 ns
[07/12 19:58:02    979s] View: default 
[07/12 19:58:02    979s] 	WNS: 0.634 
[07/12 19:58:02    979s] 	TNS: 0.000 
[07/12 19:58:02    979s] 	VP: 0 
[07/12 19:58:02    979s] 	Worst setup path end point:datapath_0/decode_map/RF/OUT1_reg[15]/D 
[07/12 19:58:02    979s] --------------------------------------------------- 
[07/12 19:58:02    979s] *** Hold timing is met. Hold fixing is not needed 
[07/12 19:58:02    979s] Latch borrow mode reset to max_borrow
[07/12 19:58:03    981s] Reported timing to dir ./timingReports
[07/12 19:58:03    981s] **optDesign ... cpu = 0:01:12, real = 0:01:14, mem = 1237.9M, totSessionCpu=0:16:21 **
[07/12 19:58:03    981s] End AAE Lib Interpolated Model. (MEM=1491.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:58:03    981s] Begin: glitch net info
[07/12 19:58:03    981s] glitch slack range: number of glitch nets
[07/12 19:58:03    981s] glitch slack < -0.32 : 0
[07/12 19:58:03    981s] -0.32 < glitch slack < -0.28 : 0
[07/12 19:58:03    981s] -0.28 < glitch slack < -0.24 : 0
[07/12 19:58:03    981s] -0.24 < glitch slack < -0.2 : 0
[07/12 19:58:03    981s] -0.2 < glitch slack < -0.16 : 0
[07/12 19:58:03    981s] -0.16 < glitch slack < -0.12 : 0
[07/12 19:58:03    981s] -0.12 < glitch slack < -0.08 : 0
[07/12 19:58:03    981s] -0.08 < glitch slack < -0.04 : 0
[07/12 19:58:03    981s] -0.04 < glitch slack : 0
[07/12 19:58:03    981s] End: glitch net info
[07/12 19:58:03    981s] End AAE Lib Interpolated Model. (MEM=1548.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:58:03    981s] **INFO: Starting Blocking QThread with 1 CPU
[07/12 19:58:03    981s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[07/12 19:58:03    981s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 19:58:03    981s] Begin IPO call back ...
[07/12 19:58:03    981s] End IPO call back ...
[07/12 19:58:03    981s] #################################################################################
[07/12 19:58:03    981s] # Design Stage: PostRoute
[07/12 19:58:03    981s] # Design Name: top_entity
[07/12 19:58:03    981s] # Design Mode: 90nm
[07/12 19:58:03    981s] # Analysis Mode: MMMC OCV 
[07/12 19:58:03    981s] # Parasitics Mode: SPEF/RCDB
[07/12 19:58:03    981s] # Signoff Settings: SI On 
[07/12 19:58:03    981s] #################################################################################
[07/12 19:58:03    981s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:58:03    981s] Setting infinite Tws ...
[07/12 19:58:03    981s] First Iteration Infinite Tw... 
[07/12 19:58:03    981s] Calculate late delays in OCV mode...
[07/12 19:58:03    981s] Calculate early delays in OCV mode...
[07/12 19:58:03    981s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[07/12 19:58:03    981s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 19:58:03    981s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:58:03    981s] Total number of fetched objects 16853
[07/12 19:58:03    981s] AAE_INFO-618: Total number of nets in the design is 16712,  100.0 percent of the nets selected for SI analysis
[07/12 19:58:03    981s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 19:58:03    981s] End delay calculation. (MEM=0 CPU=0:00:15.7 REAL=0:00:16.0)
[07/12 19:58:03    981s] End delay calculation (fullDC). (MEM=0 CPU=0:00:16.7 REAL=0:00:17.0)
[07/12 19:58:03    981s] *** CDM Built up (cpu=0:00:17.2  real=0:00:17.0  mem= 0.0M) ***
[07/12 19:58:03    981s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[07/12 19:58:03    981s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 19:58:03    981s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[07/12 19:58:03    981s] Starting SI iteration 2
[07/12 19:58:03    981s] AAE_INFO: 1 threads acquired from CTE.
[07/12 19:58:03    981s] Calculate late delays in OCV mode...
[07/12 19:58:03    981s] Calculate early delays in OCV mode...
[07/12 19:58:03    981s] Start delay calculation (fullDC) (1 T). (MEM=0)
[07/12 19:58:03    981s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 19:58:03    981s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 19:58:03    981s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[07/12 19:58:03    981s] Total number of fetched objects 16853
[07/12 19:58:03    981s] AAE_INFO-618: Total number of nets in the design is 16712,  0.1 percent of the nets selected for SI analysis
[07/12 19:58:03    981s] End delay calculation. (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[07/12 19:58:03    981s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[07/12 19:58:03    981s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 0.0M) ***
[07/12 19:58:03    981s] *** Done Building Timing Graph (cpu=0:00:22.3 real=0:00:23.0 totSessionCpu=0:01:34 mem=0.0M)
[07/12 19:58:29   1005s]  
_______________________________________________________________________
[07/12 19:58:31   1008s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.634  |  1.433  |  0.634  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.072  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.857%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:26.9, REAL=0:00:28.0, MEM=1493.5M
[07/12 19:58:31   1008s] **optDesign ... cpu = 0:01:39, real = 0:01:42, mem = 1237.9M, totSessionCpu=0:16:48 **
[07/12 19:58:31   1008s]  ReSet Options after AAE Based Opt flow 
[07/12 19:58:31   1008s] *** Finished optDesign ***
[07/12 19:58:31   1008s] 
[07/12 19:58:31   1008s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:41 real=  0:01:44)
[07/12 19:58:31   1008s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 19:58:31   1008s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:08.5 real=0:00:08.5)
[07/12 19:58:31   1008s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 19:58:31   1008s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=  0:01:02 real=  0:01:05)
[07/12 19:58:31   1008s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[07/12 19:58:31   1008s] Info: pop threads available for lower-level modules during optimization.
[07/12 19:58:32   1008s] Deleting Lib Analyzer.
[07/12 19:58:32   1008s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d' for reading.
[07/12 19:58:32   1008s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_RlTHAy.rcdb.d'. 14362 times net's RC data read were performed.
[07/12 19:58:32   1008s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1495.5M)
[07/12 19:58:32   1008s] Info: Destroy the CCOpt slew target map.
[07/12 20:00:41   1010s] <CMD> saveDesign top_entity
[07/12 20:00:41   1010s] The in-memory database contained RC information but was not saved. To save 
[07/12 20:00:41   1010s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[07/12 20:00:41   1010s] so it should only be saved when it is really desired.
[07/12 20:00:41   1010s] #% Begin save design ... (date=07/12 20:00:41, mem=1232.7M)
[07/12 20:00:41   1010s] % Begin Save netlist data ... (date=07/12 20:00:41, mem=1233.3M)
[07/12 20:00:41   1010s] Writing Binary DB to top_entity.dat/top_entity.v.bin in single-threaded mode...
[07/12 20:00:41   1010s] % End Save netlist data ... (date=07/12 20:00:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1233.7M, current mem=1233.7M)
[07/12 20:00:41   1010s] % Begin Save AAE data ... (date=07/12 20:00:41, mem=1233.7M)
[07/12 20:00:41   1010s] Saving AAE Data ...
[07/12 20:00:41   1010s] % End Save AAE data ... (date=07/12 20:00:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1233.7M, current mem=1233.7M)
[07/12 20:00:41   1010s] % Begin Save clock tree data ... (date=07/12 20:00:41, mem=1233.8M)
[07/12 20:00:41   1010s] % End Save clock tree data ... (date=07/12 20:00:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1233.8M, current mem=1233.8M)
[07/12 20:00:41   1010s] Saving preference file top_entity.dat/gui.pref.tcl ...
[07/12 20:00:41   1010s] Saving mode setting ...
[07/12 20:00:41   1010s] Saving global file ...
[07/12 20:00:41   1010s] % Begin Save floorplan data ... (date=07/12 20:00:41, mem=1234.3M)
[07/12 20:00:41   1010s] Saving floorplan file ...
[07/12 20:00:42   1011s] % End Save floorplan data ... (date=07/12 20:00:42, total cpu=0:00:00.3, real=0:00:01.0, peak res=1234.4M, current mem=1234.4M)
[07/12 20:00:42   1011s] Saving Drc markers ...
[07/12 20:00:42   1011s] ... No Drc file written since there is no markers found.
[07/12 20:00:42   1011s] % Begin Save placement data ... (date=07/12 20:00:42, mem=1234.9M)
[07/12 20:00:42   1011s] ** Saving stdCellPlacement_binary (version# 1) ...
[07/12 20:00:42   1011s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1495.5M) ***
[07/12 20:00:42   1011s] % End Save placement data ... (date=07/12 20:00:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1234.9M, current mem=1234.9M)
[07/12 20:00:42   1011s] % Begin Save routing data ... (date=07/12 20:00:42, mem=1234.9M)
[07/12 20:00:42   1011s] Saving route file ...
[07/12 20:00:43   1011s] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=1495.5M) ***
[07/12 20:00:43   1012s] % End Save routing data ... (date=07/12 20:00:43, total cpu=0:00:00.8, real=0:00:01.0, peak res=1236.1M, current mem=1236.1M)
[07/12 20:00:43   1012s] Saving property file top_entity.dat/top_entity.prop
[07/12 20:00:43   1012s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1495.5M) ***
[07/12 20:00:43   1012s] #Saving pin access info...
[07/12 20:00:43   1012s] #
[07/12 20:00:43   1012s] % Begin Save power constraints data ... (date=07/12 20:00:43, mem=1236.2M)
[07/12 20:00:43   1012s] % End Save power constraints data ... (date=07/12 20:00:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1236.3M, current mem=1236.3M)
[07/12 20:00:44   1012s] Generated self-contained design top_entity.dat
[07/12 20:00:44   1012s] #% End save design ... (date=07/12 20:00:44, total cpu=0:00:02.3, real=0:00:03.0, peak res=1236.3M, current mem=1150.1M)
[07/12 20:00:44   1012s] *** Message Summary: 0 warning(s), 0 error(s)
[07/12 20:00:44   1012s] 
[07/12 20:01:45   1013s] <CMD> set_analysis_view -setup {default} -hold {default}
[07/12 20:01:45   1013s] The system is switching to MMMC mode. Existing timing, extraction and delay/sdf information from single mode will be reset. Please respecify spef for specific RC corners and/or sdf information for specific views.
[07/12 20:01:47   1014s] Extraction setup Started 
[07/12 20:01:47   1014s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[07/12 20:01:47   1014s] Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[07/12 20:01:47   1014s] Cap table was created using Encounter 08.10-p004_1.
[07/12 20:01:47   1014s] Process name: master_techFreePDK45.
[07/12 20:01:47   1014s] Importing multi-corner RC tables ... 
[07/12 20:01:47   1014s] Summary of Active RC-Corners : 
[07/12 20:01:47   1014s]  
[07/12 20:01:47   1014s]  Analysis View: default
[07/12 20:01:47   1014s]     RC-Corner Name        : standard
[07/12 20:01:47   1014s]     RC-Corner Index       : 0
[07/12 20:01:47   1014s]     RC-Corner Temperature : 300 Celsius
[07/12 20:01:47   1014s]     RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[07/12 20:01:47   1014s]     RC-Corner PreRoute Res Factor         : 1
[07/12 20:01:47   1014s]     RC-Corner PreRoute Cap Factor         : 1
[07/12 20:01:47   1014s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[07/12 20:01:47   1014s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[07/12 20:01:47   1014s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[07/12 20:01:47   1014s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[07/12 20:01:47   1014s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[07/12 20:01:47   1014s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[07/12 20:01:47   1014s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[07/12 20:01:47   1014s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[07/12 20:01:47   1015s] Reading timing constraints file 'top_entity.sdc' ...
[07/12 20:01:47   1015s] Current (total cpu=0:16:55, real=0:48:26, peak res=1339.6M, current mem=1076.7M)
[07/12 20:01:47   1015s] INFO (CTE): Constraints read successfully.
[07/12 20:01:48   1015s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1077.2M, current mem=1077.2M)
[07/12 20:01:48   1015s] Current (total cpu=0:16:55, real=0:48:27, peak res=1339.6M, current mem=1077.2M)
[07/12 20:01:48   1015s] Deleting Cell Server ...
[07/12 20:01:48   1015s] Creating Cell Server ...(0, 1, 1, 1)
[07/12 20:01:48   1015s] Summary for sequential cells identification: 
[07/12 20:01:48   1015s]   Identified SBFF number: 16
[07/12 20:01:48   1015s]   Identified MBFF number: 0
[07/12 20:01:48   1015s]   Identified SB Latch number: 0
[07/12 20:01:48   1015s]   Identified MB Latch number: 0
[07/12 20:01:48   1015s]   Not identified SBFF number: 0
[07/12 20:01:48   1015s]   Not identified MBFF number: 0
[07/12 20:01:48   1015s]   Not identified SB Latch number: 0
[07/12 20:01:48   1015s]   Not identified MB Latch number: 0
[07/12 20:01:48   1015s]   Number of sequential cells which are not FFs: 13
[07/12 20:01:48   1015s] Total number of combinational cells: 99
[07/12 20:01:48   1015s] Total number of sequential cells: 29
[07/12 20:01:48   1015s] Total number of tristate cells: 6
[07/12 20:01:48   1015s] Total number of level shifter cells: 0
[07/12 20:01:48   1015s] Total number of power gating cells: 0
[07/12 20:01:48   1015s] Total number of isolation cells: 0
[07/12 20:01:48   1015s] Total number of power switch cells: 0
[07/12 20:01:48   1015s] Total number of pulse generator cells: 0
[07/12 20:01:48   1015s] Total number of always on buffers: 0
[07/12 20:01:48   1015s] Total number of retention cells: 0
[07/12 20:01:48   1015s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[07/12 20:01:48   1015s] Total number of usable buffers: 9
[07/12 20:01:48   1015s] List of unusable buffers:
[07/12 20:01:48   1015s] Total number of unusable buffers: 0
[07/12 20:01:48   1015s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[07/12 20:01:48   1015s] Total number of usable inverters: 6
[07/12 20:01:48   1015s] List of unusable inverters:
[07/12 20:01:48   1015s] Total number of unusable inverters: 0
[07/12 20:01:48   1015s] List of identified usable delay cells:
[07/12 20:01:48   1015s] Total number of identified usable delay cells: 0
[07/12 20:01:48   1015s] List of identified unusable delay cells:
[07/12 20:01:48   1015s] Total number of identified unusable delay cells: 0
[07/12 20:01:48   1015s] Creating Cell Server, finished. 
[07/12 20:01:48   1015s] 
[07/12 20:01:48   1015s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[07/12 20:01:48   1015s] Deleting Cell Server ...
[07/12 20:02:33   1016s] <CMD> reset_parasitics
[07/12 20:02:34   1016s] Performing RC Extraction ...
[07/12 20:02:34   1016s] <CMD> extractRC
[07/12 20:02:34   1016s] Extraction called for design 'top_entity' of instances=41429 and nets=16712 using extraction engine 'postRoute' at effort level 'low' .
[07/12 20:02:34   1016s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 20:02:34   1016s] Type 'man IMPEXT-3530' for more detail.
[07/12 20:02:34   1016s] PostRoute (effortLevel low) RC Extraction called for design top_entity.
[07/12 20:02:34   1016s] RC Extraction called in multi-corner(1) mode.
[07/12 20:02:34   1016s] Process corner(s) are loaded.
[07/12 20:02:34   1016s]  Corner: standard
[07/12 20:02:34   1016s] extractDetailRC Option : -outfile /tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_IFXK8w.rcdb.d -maxResLength 200  -extended
[07/12 20:02:34   1016s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/12 20:02:34   1016s]       RC Corner Indexes            0   
[07/12 20:02:34   1016s] Capacitance Scaling Factor   : 1.00000 
[07/12 20:02:34   1016s] Coupling Cap. Scaling Factor : 1.00000 
[07/12 20:02:34   1016s] Resistance Scaling Factor    : 1.00000 
[07/12 20:02:34   1016s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 20:02:34   1016s] Clock Res. Scaling Factor    : 1.00000 
[07/12 20:02:34   1016s] Shrink Factor                : 1.00000
[07/12 20:02:34   1017s] Initializing multi-corner capacitance tables ... 
[07/12 20:02:34   1017s] Initializing multi-corner resistance tables ...
[07/12 20:02:35   1017s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1341.6M)
[07/12 20:02:35   1017s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_IFXK8w.rcdb.d' for storing RC.
[07/12 20:02:35   1018s] Extracted 10.0008% (CPU Time= 0:00:01.0  MEM= 1407.6M)
[07/12 20:02:36   1018s] Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1407.6M)
[07/12 20:02:36   1018s] Extracted 30.0009% (CPU Time= 0:00:01.4  MEM= 1407.6M)
[07/12 20:02:36   1018s] Extracted 40.0007% (CPU Time= 0:00:01.7  MEM= 1407.6M)
[07/12 20:02:36   1019s] Extracted 50.001% (CPU Time= 0:00:02.1  MEM= 1407.6M)
[07/12 20:02:37   1019s] Extracted 60.0008% (CPU Time= 0:00:02.5  MEM= 1407.6M)
[07/12 20:02:37   1020s] Extracted 70.0006% (CPU Time= 0:00:03.0  MEM= 1407.6M)
[07/12 20:02:38   1020s] Extracted 80.0009% (CPU Time= 0:00:03.5  MEM= 1407.6M)
[07/12 20:02:38   1021s] Extracted 90.0007% (CPU Time= 0:00:04.0  MEM= 1407.6M)
[07/12 20:02:40   1022s] Extracted 100% (CPU Time= 0:00:05.5  MEM= 1411.6M)
[07/12 20:02:40   1022s] Number of Extracted Resistors     : 304951
[07/12 20:02:40   1022s] Number of Extracted Ground Cap.   : 319491
[07/12 20:02:40   1022s] Number of Extracted Coupling Cap. : 512836
[07/12 20:02:40   1022s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_IFXK8w.rcdb.d' for reading.
[07/12 20:02:40   1022s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 20:02:40   1022s]  Corner: standard
[07/12 20:02:40   1023s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1374.6M)
[07/12 20:02:40   1023s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_IFXK8w.rcdb_Filter.rcdb.d' for storing RC.
[07/12 20:02:41   1023s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_IFXK8w.rcdb.d'. 14566 times net's RC data read were performed.
[07/12 20:02:41   1023s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1374.551M)
[07/12 20:02:41   1023s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_IFXK8w.rcdb.d' for reading.
[07/12 20:02:41   1023s] processing rcdb (/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_IFXK8w.rcdb.d) for hinst (top) of cell (top_entity);
[07/12 20:02:41   1023s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1374.551M)
[07/12 20:02:41   1023s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.4  Real Time: 0:00:07.0  MEM: 1374.551M)
[07/12 20:02:41   1023s] <CMD> rcOut -setload top_entity.setload -rc_corner high
[07/12 20:02:41   1023s] **ERROR: (IMPEXT-2900):	Unable to find the rc-corner name 'high' in the active rc-corner list specified below. It could be due to an error in syntax, or because the corner is not an active one. To fix this, make sure the correct RC corner is bound to an active delay corner and analysis view.
Type 'man IMPEXT-2900' for more detail.
[07/12 20:02:41   1023s]    standard
[07/12 20:02:41   1023s] **ERROR: (IMPEXT-3185):	Call extractRC again.

[07/12 20:02:41   1023s] **ERROR: (IMPSYT-6963):	<CMD> rcOut -setres top_entity.setres -rc_corner high
[07/12 20:02:50   1023s] **ERROR: (IMPEXT-2900):	Unable to find the rc-corner name 'high' in the active rc-corner list specified below. It could be due to an error in syntax, or because the corner is not an active one. To fix this, make sure the correct RC corner is bound to an active delay corner and analysis view.
Type 'man IMPEXT-2900' for more detail.
[07/12 20:02:50   1023s]    standard
[07/12 20:02:50   1023s] **ERROR: (IMPEXT-3185):	Call extractRC again.

[07/12 20:02:50   1023s] **ERROR: (IMPSYT-6965):	<CMD> rcOut -spf top_entity.spf -rc_corner high
[07/12 20:02:51   1024s] **ERROR: (IMPEXT-2900):	Unable to find the rc-corner name 'high' in the active rc-corner list specified below. It could be due to an error in syntax, or because the corner is not an active one. To fix this, make sure the correct RC corner is bound to an active delay corner and analysis view.
Type 'man IMPEXT-2900' for more detail.
[07/12 20:02:51   1024s]    standard
[07/12 20:02:51   1024s] **ERROR: (IMPEXT-3185):	Call extractRC again.

[07/12 20:02:51   1024s] **ERROR: (IMPSYT-6967):	<CMD> rcOut -spef top_entity.spef -rc_corner high
[07/12 20:02:53   1024s] **ERROR: (IMPEXT-2900):	Unable to find the rc-corner name 'high' in the active rc-corner list specified below. It could be due to an error in syntax, or because the corner is not an active one. To fix this, make sure the correct RC corner is bound to an active delay corner and analysis view.
Type 'man IMPEXT-2900' for more detail.
[07/12 20:02:53   1024s]    standard
[07/12 20:02:53   1024s] **ERROR: (IMPEXT-3185):	Call extractRC again.
<CMD> reset_parasitics
[07/12 20:03:11   1024s] Performing RC Extraction ...
[07/12 20:03:11   1024s] <CMD> extractRC
[07/12 20:03:11   1024s] Extraction called for design 'top_entity' of instances=41429 and nets=16712 using extraction engine 'postRoute' at effort level 'low' .
[07/12 20:03:11   1024s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 20:03:11   1024s] Type 'man IMPEXT-3530' for more detail.
[07/12 20:03:11   1024s] PostRoute (effortLevel low) RC Extraction called for design top_entity.
[07/12 20:03:11   1024s] RC Extraction called in multi-corner(1) mode.
[07/12 20:03:11   1024s] Process corner(s) are loaded.
[07/12 20:03:11   1024s]  Corner: standard
[07/12 20:03:11   1024s] extractDetailRC Option : -outfile /tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d -maxResLength 200  -extended
[07/12 20:03:11   1024s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/12 20:03:11   1024s]       RC Corner Indexes            0   
[07/12 20:03:11   1024s] Capacitance Scaling Factor   : 1.00000 
[07/12 20:03:11   1024s] Coupling Cap. Scaling Factor : 1.00000 
[07/12 20:03:11   1024s] Resistance Scaling Factor    : 1.00000 
[07/12 20:03:11   1024s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 20:03:11   1024s] Clock Res. Scaling Factor    : 1.00000 
[07/12 20:03:11   1024s] Shrink Factor                : 1.00000
[07/12 20:03:12   1025s] Initializing multi-corner capacitance tables ... 
[07/12 20:03:12   1025s] Initializing multi-corner resistance tables ...
[07/12 20:03:13   1025s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1374.6M)
[07/12 20:03:13   1025s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for storing RC.
[07/12 20:03:13   1026s] Extracted 10.0008% (CPU Time= 0:00:01.2  MEM= 1414.6M)
[07/12 20:03:13   1026s] Extracted 20.0006% (CPU Time= 0:00:01.4  MEM= 1414.6M)
[07/12 20:03:13   1026s] Extracted 30.0009% (CPU Time= 0:00:01.5  MEM= 1414.6M)
[07/12 20:03:14   1027s] Extracted 40.0007% (CPU Time= 0:00:01.8  MEM= 1414.6M)
[07/12 20:03:14   1027s] Extracted 50.001% (CPU Time= 0:00:02.1  MEM= 1414.6M)
[07/12 20:03:14   1027s] Extracted 60.0008% (CPU Time= 0:00:02.4  MEM= 1414.6M)
[07/12 20:03:15   1028s] Extracted 70.0006% (CPU Time= 0:00:02.8  MEM= 1414.6M)
[07/12 20:03:15   1028s] Extracted 80.0009% (CPU Time= 0:00:03.1  MEM= 1414.6M)
[07/12 20:03:15   1028s] Extracted 90.0007% (CPU Time= 0:00:03.5  MEM= 1414.6M)
[07/12 20:03:17   1030s] Extracted 100% (CPU Time= 0:00:04.9  MEM= 1414.6M)
[07/12 20:03:17   1030s] Number of Extracted Resistors     : 304951
[07/12 20:03:17   1030s] Number of Extracted Ground Cap.   : 319491
[07/12 20:03:17   1030s] Number of Extracted Coupling Cap. : 512836
[07/12 20:03:17   1030s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:03:17   1030s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 20:03:17   1030s]  Corner: standard
[07/12 20:03:17   1030s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1376.6M)
[07/12 20:03:17   1030s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb_Filter.rcdb.d' for storing RC.
[07/12 20:03:18   1031s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d'. 14566 times net's RC data read were performed.
[07/12 20:03:18   1031s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1376.582M)
[07/12 20:03:18   1031s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:03:18   1031s] processing rcdb (/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d) for hinst (top) of cell (top_entity);
[07/12 20:03:18   1031s] Lumped Parasitic Loading Completed (total cpu=0:00:00.3, real=0:00:00.0, current mem=1376.582M)
[07/12 20:03:18   1031s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1376.582M)
[07/12 20:03:18   1031s] <CMD> rcOut -setload top_entity.setload -rc_corner standard
[07/12 20:03:18   1031s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:03:18   1031s] RC Out has the following PVT Info:
[07/12 20:03:18   1031s]    RC:standard, Operating temperature 300 C
[07/12 20:03:18   1031s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1376.6M)
[07/12 20:03:18   1031s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d'. 14363 times net's RC data read were performed.
[07/12 20:03:18   1031s] <CMD> rcOut -setres top_entity.setres -rc_corner standard
[07/12 20:03:18   1031s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:03:18   1031s] RC Out has the following PVT Info:
[07/12 20:03:18   1031s]    RC:standard, Operating temperature 300 C
[07/12 20:03:18   1031s] RC Out from RCDB Completed (CPU Time= 0:00:00.1  MEM= 1376.6M)
[07/12 20:03:18   1031s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d'. 14363 times net's RC data read were performed.
[07/12 20:03:18   1031s] <CMD> rcOut -spf top_entity.spf -rc_corner standard
[07/12 20:03:18   1031s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:03:18   1031s] RC Out has the following PVT Info:
[07/12 20:03:18   1031s]    RC:standard, Operating temperature 300 C
[07/12 20:03:18   1031s] Printing *|NET...
[07/12 20:03:23   1036s] RC Out from RCDB Completed (CPU Time= 0:00:04.4  MEM= 1376.6M)
[07/12 20:03:23   1036s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d'. 14363 times net's RC data read were performed.
[07/12 20:03:23   1036s] <CMD> rcOut -spef top_entity.spef -rc_corner standard
[07/12 20:03:23   1036s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:03:23   1036s] RC Out has the following PVT Info:
[07/12 20:03:23   1036s]    RC:standard, Operating temperature 300 C
[07/12 20:03:23   1036s] Dumping Spef file.....
[07/12 20:03:23   1036s] Printing D_NET...
[07/12 20:03:25   1038s] RC Out from RCDB Completed (CPU Time= 0:00:01.9  MEM= 1376.6M)
[07/12 20:03:25   1038s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d'. 14363 times net's RC data read were performed.
[07/12 20:03:53   1038s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/12 20:03:53   1038s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix top_entity_postRoute -outDir timingReports
[07/12 20:03:53   1038s]  Reset EOS DB
[07/12 20:03:53   1038s] Ignoring AAE DB Resetting ...
[07/12 20:03:53   1038s] Extraction called for design 'top_entity' of instances=41429 and nets=16712 using extraction engine 'postRoute' at effort level 'low' .
[07/12 20:03:53   1038s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 20:03:53   1038s] Type 'man IMPEXT-3530' for more detail.
[07/12 20:03:53   1038s] PostRoute (effortLevel low) RC Extraction called for design top_entity.
[07/12 20:03:53   1038s] RC Extraction called in multi-corner(1) mode.
[07/12 20:03:53   1038s] Process corner(s) are loaded.
[07/12 20:03:53   1038s]  Corner: standard
[07/12 20:03:53   1038s] extractDetailRC Option : -outfile /tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d -maxResLength 200  -extended
[07/12 20:03:53   1038s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/12 20:03:53   1038s]       RC Corner Indexes            0   
[07/12 20:03:53   1038s] Capacitance Scaling Factor   : 1.00000 
[07/12 20:03:53   1038s] Coupling Cap. Scaling Factor : 1.00000 
[07/12 20:03:53   1038s] Resistance Scaling Factor    : 1.00000 
[07/12 20:03:53   1038s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 20:03:53   1038s] Clock Res. Scaling Factor    : 1.00000 
[07/12 20:03:53   1038s] Shrink Factor                : 1.00000
[07/12 20:03:54   1039s] Initializing multi-corner capacitance tables ... 
[07/12 20:03:54   1039s] Initializing multi-corner resistance tables ...
[07/12 20:03:55   1039s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1336.6M)
[07/12 20:03:55   1040s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for storing RC.
[07/12 20:03:55   1040s] Extracted 10.0008% (CPU Time= 0:00:01.2  MEM= 1403.6M)
[07/12 20:03:56   1041s] Extracted 20.0006% (CPU Time= 0:00:01.5  MEM= 1403.6M)
[07/12 20:03:56   1041s] Extracted 30.0009% (CPU Time= 0:00:01.6  MEM= 1403.6M)
[07/12 20:03:56   1041s] Extracted 40.0007% (CPU Time= 0:00:02.0  MEM= 1403.6M)
[07/12 20:03:57   1041s] Extracted 50.001% (CPU Time= 0:00:02.3  MEM= 1403.6M)
[07/12 20:03:57   1042s] Extracted 60.0008% (CPU Time= 0:00:02.8  MEM= 1403.6M)
[07/12 20:03:57   1042s] Extracted 70.0006% (CPU Time= 0:00:03.3  MEM= 1403.6M)
[07/12 20:03:58   1043s] Extracted 80.0009% (CPU Time= 0:00:03.8  MEM= 1403.6M)
[07/12 20:03:59   1043s] Extracted 90.0007% (CPU Time= 0:00:04.3  MEM= 1403.6M)
[07/12 20:04:00   1045s] Extracted 100% (CPU Time= 0:00:05.8  MEM= 1407.6M)
[07/12 20:04:01   1048s] Number of Extracted Resistors     : 304951
[07/12 20:04:01   1048s] Number of Extracted Ground Cap.   : 319491
[07/12 20:04:01   1048s] Number of Extracted Coupling Cap. : 512836
[07/12 20:04:01   1048s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:04:01   1048s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 20:04:01   1048s]  Corner: standard
[07/12 20:04:01   1048s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1376.6M)
[07/12 20:04:01   1048s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb_Filter.rcdb.d' for storing RC.
[07/12 20:04:02   1049s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d'. 14566 times net's RC data read were performed.
[07/12 20:04:02   1049s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1376.582M)
[07/12 20:04:02   1049s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:04:02   1049s] processing rcdb (/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d) for hinst (top) of cell (top_entity);
[07/12 20:04:02   1049s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1376.582M)
[07/12 20:04:02   1049s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.8  Real Time: 0:00:09.0  MEM: 1376.582M)
[07/12 20:04:02   1049s] AAE DB initialization (MEM=1398.37 CPU=0:00:00.1 REAL=0:00:00.0) 
[07/12 20:04:02   1049s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 20:04:02   1049s] Begin IPO call back ...
[07/12 20:04:03   1050s] End IPO call back ...
[07/12 20:04:03   1050s] #################################################################################
[07/12 20:04:03   1050s] # Design Stage: PostRoute
[07/12 20:04:03   1050s] # Design Name: top_entity
[07/12 20:04:03   1050s] # Design Mode: 90nm
[07/12 20:04:03   1050s] # Analysis Mode: MMMC OCV 
[07/12 20:04:03   1050s] # Parasitics Mode: SPEF/RCDB
[07/12 20:04:03   1050s] # Signoff Settings: SI On 
[07/12 20:04:03   1050s] #################################################################################
[07/12 20:04:04   1051s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:04:04   1051s] Setting infinite Tws ...
[07/12 20:04:04   1051s] First Iteration Infinite Tw... 
[07/12 20:04:04   1051s] Calculate early delays in OCV mode...
[07/12 20:04:05   1051s] Calculate late delays in OCV mode...
[07/12 20:04:05   1052s] Topological Sorting (REAL = 0:00:00.0, MEM = 1400.4M, InitMEM = 1398.4M)
[07/12 20:04:05   1052s] Start delay calculation (fullDC) (1 T). (MEM=1400.38)
[07/12 20:04:05   1052s] Initializing multi-corner capacitance tables ... 
[07/12 20:04:05   1052s] Initializing multi-corner resistance tables ...
[07/12 20:04:05   1052s] Start AAE Lib Loading. (MEM=1416.73)
[07/12 20:04:05   1052s] End AAE Lib Loading. (MEM=1607.48 CPU=0:00:00.0 Real=0:00:00.0)
[07/12 20:04:05   1052s] End AAE Lib Interpolated Model. (MEM=1607.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:04:05   1052s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:04:05   1052s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1607.5M)
[07/12 20:04:05   1052s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:04:23   1070s] Total number of fetched objects 16853
[07/12 20:04:23   1070s] AAE_INFO-618: Total number of nets in the design is 16712,  100.0 percent of the nets selected for SI analysis
[07/12 20:04:23   1070s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 20:04:23   1070s] End delay calculation. (MEM=1646.24 CPU=0:00:17.2 REAL=0:00:17.0)
[07/12 20:04:24   1070s] End delay calculation (fullDC). (MEM=1548.87 CPU=0:00:18.9 REAL=0:00:19.0)
[07/12 20:04:24   1070s] *** CDM Built up (cpu=0:00:20.3  real=0:00:21.0  mem= 1548.9M) ***
[07/12 20:04:25   1072s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1548.9M)
[07/12 20:04:25   1072s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 20:04:25   1072s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1548.9M)
[07/12 20:04:25   1072s] Starting SI iteration 2
[07/12 20:04:26   1072s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:04:26   1072s] Calculate early delays in OCV mode...
[07/12 20:04:26   1072s] Calculate late delays in OCV mode...
[07/12 20:04:26   1072s] Start delay calculation (fullDC) (1 T). (MEM=1556.91)
[07/12 20:04:26   1073s] End AAE Lib Interpolated Model. (MEM=1556.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:04:27   1073s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 20:04:27   1073s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 16853. 
[07/12 20:04:27   1073s] Total number of fetched objects 16853
[07/12 20:04:27   1073s] AAE_INFO-618: Total number of nets in the design is 16712,  0.1 percent of the nets selected for SI analysis
[07/12 20:04:27   1073s] End delay calculation. (MEM=1556.91 CPU=0:00:00.6 REAL=0:00:01.0)
[07/12 20:04:27   1073s] End delay calculation (fullDC). (MEM=1556.91 CPU=0:00:00.8 REAL=0:00:01.0)
[07/12 20:04:27   1073s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 1556.9M) ***
[07/12 20:04:27   1074s] Effort level <high> specified for reg2reg path_group
[07/12 20:04:28   1074s] End AAE Lib Interpolated Model. (MEM=1494.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:04:28   1074s] Begin: glitch net info
[07/12 20:04:28   1075s] glitch slack range: number of glitch nets
[07/12 20:04:28   1075s] glitch slack < -0.32 : 0
[07/12 20:04:28   1075s] -0.32 < glitch slack < -0.28 : 0
[07/12 20:04:28   1075s] -0.28 < glitch slack < -0.24 : 0
[07/12 20:04:28   1075s] -0.24 < glitch slack < -0.2 : 0
[07/12 20:04:28   1075s] -0.2 < glitch slack < -0.16 : 0
[07/12 20:04:28   1075s] -0.16 < glitch slack < -0.12 : 0
[07/12 20:04:28   1075s] -0.12 < glitch slack < -0.08 : 0
[07/12 20:04:28   1075s] -0.08 < glitch slack < -0.04 : 0
[07/12 20:04:28   1075s] -0.04 < glitch slack : 0
[07/12 20:04:28   1075s] End: glitch net info
[07/12 20:04:32   1079s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.634  |  1.433  |  0.634  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.857%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[07/12 20:04:32   1079s] Total CPU time: 40.68 sec
[07/12 20:04:32   1079s] Total Real time: 39.0 sec
[07/12 20:04:32   1079s] Total Memory Usage: 1492.140625 Mbytes
[07/12 20:04:32   1079s] Reset AAE Options
[07/12 20:04:47   1079s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[07/12 20:04:47   1079s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix top_entity_postRoute_hold -outDir timingReports
[07/12 20:04:47   1079s]  Reset EOS DB
[07/12 20:04:47   1079s] Ignoring AAE DB Resetting ...
[07/12 20:04:47   1079s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d'. 14362 times net's RC data read were performed.
[07/12 20:04:47   1079s] Extraction called for design 'top_entity' of instances=41429 and nets=16712 using extraction engine 'postRoute' at effort level 'low' .
[07/12 20:04:47   1079s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[07/12 20:04:47   1079s] Type 'man IMPEXT-3530' for more detail.
[07/12 20:04:47   1079s] PostRoute (effortLevel low) RC Extraction called for design top_entity.
[07/12 20:04:47   1079s] RC Extraction called in multi-corner(1) mode.
[07/12 20:04:47   1079s] Process corner(s) are loaded.
[07/12 20:04:47   1079s]  Corner: standard
[07/12 20:04:47   1079s] extractDetailRC Option : -outfile /tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d -maxResLength 200  -extended
[07/12 20:04:47   1079s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[07/12 20:04:47   1079s]       RC Corner Indexes            0   
[07/12 20:04:47   1079s] Capacitance Scaling Factor   : 1.00000 
[07/12 20:04:47   1079s] Coupling Cap. Scaling Factor : 1.00000 
[07/12 20:04:47   1079s] Resistance Scaling Factor    : 1.00000 
[07/12 20:04:47   1079s] Clock Cap. Scaling Factor    : 1.00000 
[07/12 20:04:47   1079s] Clock Res. Scaling Factor    : 1.00000 
[07/12 20:04:47   1079s] Shrink Factor                : 1.00000
[07/12 20:04:48   1080s] Initializing multi-corner capacitance tables ... 
[07/12 20:04:48   1080s] Initializing multi-corner resistance tables ...
[07/12 20:04:48   1081s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1500.1M)
[07/12 20:04:48   1081s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for storing RC.
[07/12 20:04:49   1081s] Extracted 10.0008% (CPU Time= 0:00:01.2  MEM= 1586.1M)
[07/12 20:04:49   1082s] Extracted 20.0006% (CPU Time= 0:00:01.5  MEM= 1586.1M)
[07/12 20:04:49   1082s] Extracted 30.0009% (CPU Time= 0:00:01.6  MEM= 1586.1M)
[07/12 20:04:50   1082s] Extracted 40.0007% (CPU Time= 0:00:02.0  MEM= 1586.1M)
[07/12 20:04:50   1083s] Extracted 50.001% (CPU Time= 0:00:02.4  MEM= 1586.1M)
[07/12 20:04:50   1083s] Extracted 60.0008% (CPU Time= 0:00:02.9  MEM= 1586.1M)
[07/12 20:04:51   1083s] Extracted 70.0006% (CPU Time= 0:00:03.3  MEM= 1586.1M)
[07/12 20:04:51   1084s] Extracted 80.0009% (CPU Time= 0:00:03.7  MEM= 1586.1M)
[07/12 20:04:52   1084s] Extracted 90.0007% (CPU Time= 0:00:04.1  MEM= 1586.1M)
[07/12 20:04:53   1086s] Extracted 100% (CPU Time= 0:00:05.6  MEM= 1590.1M)
[07/12 20:04:54   1089s] Number of Extracted Resistors     : 304951
[07/12 20:04:54   1089s] Number of Extracted Ground Cap.   : 319491
[07/12 20:04:54   1089s] Number of Extracted Coupling Cap. : 512836
[07/12 20:04:54   1089s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:04:54   1089s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[07/12 20:04:54   1089s]  Corner: standard
[07/12 20:04:54   1089s] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1559.1M)
[07/12 20:04:54   1089s] Creating parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb_Filter.rcdb.d' for storing RC.
[07/12 20:04:55   1089s] Closing parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d'. 14566 times net's RC data read were performed.
[07/12 20:04:55   1089s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1559.129M)
[07/12 20:04:55   1089s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:04:55   1089s] processing rcdb (/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d) for hinst (top) of cell (top_entity);
[07/12 20:04:55   1090s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1559.129M)
[07/12 20:04:55   1090s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.1  Real Time: 0:00:08.0  MEM: 1559.129M)
[07/12 20:04:55   1090s] Effort level <high> specified for reg2reg path_group
[07/12 20:04:57   1091s] Starting SI iteration 1 using Infinite Timing Windows
[07/12 20:04:57   1091s] #################################################################################
[07/12 20:04:57   1091s] # Design Stage: PostRoute
[07/12 20:04:57   1091s] # Design Name: top_entity
[07/12 20:04:57   1091s] # Design Mode: 90nm
[07/12 20:04:57   1091s] # Analysis Mode: MMMC OCV 
[07/12 20:04:57   1091s] # Parasitics Mode: SPEF/RCDB
[07/12 20:04:57   1091s] # Signoff Settings: SI On 
[07/12 20:04:57   1091s] #################################################################################
[07/12 20:04:57   1092s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:04:57   1092s] Setting infinite Tws ...
[07/12 20:04:57   1092s] First Iteration Infinite Tw... 
[07/12 20:04:57   1092s] Calculate late delays in OCV mode...
[07/12 20:04:57   1092s] Calculate early delays in OCV mode...
[07/12 20:04:57   1092s] Topological Sorting (REAL = 0:00:00.0, MEM = 1497.2M, InitMEM = 1495.2M)
[07/12 20:04:57   1092s] Start delay calculation (fullDC) (1 T). (MEM=1497.25)
[07/12 20:04:57   1092s] Initializing multi-corner capacitance tables ... 
[07/12 20:04:57   1092s] Initializing multi-corner resistance tables ...
[07/12 20:04:58   1092s] End AAE Lib Interpolated Model. (MEM=1513.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:04:58   1092s] Opening parasitic data file '/tmp/innovus_temp_16285_microelnsys_ms18.24_0sQdbH/top_entity_16285_Yo7WWD.rcdb.d' for reading.
[07/12 20:04:58   1092s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1513.6M)
[07/12 20:04:58   1092s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:05:14   1108s] Total number of fetched objects 16853
[07/12 20:05:14   1108s] AAE_INFO-618: Total number of nets in the design is 16712,  100.0 percent of the nets selected for SI analysis
[07/12 20:05:14   1108s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[07/12 20:05:14   1108s] End delay calculation. (MEM=1550.36 CPU=0:00:15.8 REAL=0:00:16.0)
[07/12 20:05:14   1109s] End delay calculation (fullDC). (MEM=1550.36 CPU=0:00:16.8 REAL=0:00:17.0)
[07/12 20:05:14   1109s] *** CDM Built up (cpu=0:00:17.1  real=0:00:17.0  mem= 1550.4M) ***
[07/12 20:05:16   1110s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1550.4M)
[07/12 20:05:16   1110s] Add other clocks and setupCteToAAEClockMapping during iter 1
[07/12 20:05:16   1110s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 1550.4M)
[07/12 20:05:16   1110s] Starting SI iteration 2
[07/12 20:05:17   1111s] AAE_INFO: 1 threads acquired from CTE.
[07/12 20:05:17   1111s] Calculate late delays in OCV mode...
[07/12 20:05:17   1111s] Calculate early delays in OCV mode...
[07/12 20:05:17   1111s] Start delay calculation (fullDC) (1 T). (MEM=1558.41)
[07/12 20:05:17   1111s] End AAE Lib Interpolated Model. (MEM=1558.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[07/12 20:05:17   1111s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[07/12 20:05:17   1111s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[07/12 20:05:17   1111s] Total number of fetched objects 16853
[07/12 20:05:17   1111s] AAE_INFO-618: Total number of nets in the design is 16712,  0.1 percent of the nets selected for SI analysis
[07/12 20:05:17   1111s] End delay calculation. (MEM=1558.41 CPU=0:00:00.6 REAL=0:00:00.0)
[07/12 20:05:17   1111s] End delay calculation (fullDC). (MEM=1558.41 CPU=0:00:00.7 REAL=0:00:00.0)
[07/12 20:05:17   1111s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1558.4M) ***
[07/12 20:05:18   1112s] *** Done Building Timing Graph (cpu=0:00:21.3 real=0:00:21.0 totSessionCpu=0:18:33 mem=1558.4M)
[07/12 20:05:19   1114s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 default 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.072  |  0.046  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3802   |  3710   |  3772   |
+--------------------+---------+---------+---------+

Density: 57.857%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[07/12 20:05:20   1114s] Total CPU time: 34.51 sec
[07/12 20:05:20   1114s] Total Real time: 33.0 sec
[07/12 20:05:20   1114s] Total Memory Usage: 1456.933594 Mbytes
[07/12 20:05:20   1114s] Reset AAE Options
[07/12 20:08:10   1116s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[07/12 20:08:10   1116s] VERIFY_CONNECTIVITY use new engine.
[07/12 20:08:10   1116s] 
[07/12 20:08:10   1116s] ******** Start: VERIFY CONNECTIVITY ********
[07/12 20:08:10   1116s] Start Time: Thu Jul 12 20:08:10 2018
[07/12 20:08:10   1116s] 
[07/12 20:08:10   1116s] Design Name: top_entity
[07/12 20:08:10   1116s] Database Units: 2000
[07/12 20:08:10   1116s] Design Boundary: (0.0000, 0.0000) (237.8800, 236.8800)
[07/12 20:08:10   1116s] Error Limit = 1000; Warning Limit = 50
[07/12 20:08:10   1116s] Check all nets
[07/12 20:08:10   1117s] **** 20:08:10 **** Processed 5000 nets.
[07/12 20:08:11   1117s] **** 20:08:11 **** Processed 10000 nets.
[07/12 20:08:11   1117s] **** 20:08:11 **** Processed 15000 nets.
[07/12 20:08:11   1118s] 
[07/12 20:08:11   1118s] Begin Summary 
[07/12 20:08:11   1118s]   Found no problems or warnings.
[07/12 20:08:11   1118s] End Summary
[07/12 20:08:11   1118s] 
[07/12 20:08:11   1118s] End Time: Thu Jul 12 20:08:11 2018
[07/12 20:08:11   1118s] Time Elapsed: 0:00:01.0
[07/12 20:08:11   1118s] 
[07/12 20:08:11   1118s] ******** End: VERIFY CONNECTIVITY ********
[07/12 20:08:11   1118s]   Verification Complete : 0 Viols.  0 Wrngs.
[07/12 20:08:11   1118s]   (CPU Time: 0:00:01.7  MEM: 0.000M)
[07/12 20:08:11   1118s] 
