NDFramePage.OnPageTitleLoaded("File15:uvm_sequencer_base.svh","uvm_sequencer_base.svh");NDSummary.OnSummaryLoaded("File15:uvm_sequencer_base.svh",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"]],[[967,0,0,"uvm_sequencer_base","uvm_sequencer_base"],[968,0,2,"Functions","uvm_sequencer_base.Functions"],[969,0,1,"new","uvm_sequencer_base.new"],[970,0,1,"is_child","uvm_sequencer_base.is_child"],[971,0,1,"user_priority_arbitration","uvm_sequencer_base.user_priority_arbitration"],[972,0,1,"start_phase_sequence","uvm_sequencer_base.start_phase_sequence"],[973,0,1,"is_blocked","uvm_sequencer_base.is_blocked"],[974,0,1,"has_lock","uvm_sequencer_base.has_lock"],[975,0,1,"unlock","uvm_sequencer_base.unlock"],[976,0,1,"ungrab","uvm_sequencer_base.ungrab"],[977,0,1,"stop_sequences","uvm_sequencer_base.stop_sequences"],[978,0,1,"is_grabbed","uvm_sequencer_base.is_grabbed"],[979,0,1,"current_grabber","uvm_sequencer_base.current_grabber"],[980,0,1,"has_do_available","uvm_sequencer_base.has_do_available"],[981,0,1,"set_arbitration","uvm_sequencer_base.set_arbitration"],[982,0,1,"get_arbitration","uvm_sequencer_base.get_arbitration"],[983,0,1,"send_request","uvm_sequencer_base.send_request"]]);