
TestSchema1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004e48  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00084e48  00084e48  0000ce48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a4  20070000  00084e50  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002d4  200709a8  000857f8  000109a4  2**3
                  ALLOC
  4 .stack        00002004  20070c7c  00085acc  000109a4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   000142b7  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000369e  00000000  00000000  00024cdf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00007324  00000000  00000000  0002837d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000ee0  00000000  00000000  0002f6a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d78  00000000  00000000  00030581  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001c082  00000000  00000000  000312f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00016b9e  00000000  00000000  0004d37b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00068d08  00000000  00000000  00063f19  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002b60  00000000  00000000  000ccc24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072c80 	.word	0x20072c80
   80004:	000815ad 	.word	0x000815ad
   80008:	000815a9 	.word	0x000815a9
   8000c:	000815a9 	.word	0x000815a9
   80010:	000815a9 	.word	0x000815a9
   80014:	000815a9 	.word	0x000815a9
   80018:	000815a9 	.word	0x000815a9
	...
   8002c:	00080dcd 	.word	0x00080dcd
   80030:	000815a9 	.word	0x000815a9
   80034:	00000000 	.word	0x00000000
   80038:	00080e05 	.word	0x00080e05
   8003c:	00080e41 	.word	0x00080e41
   80040:	000815a9 	.word	0x000815a9
   80044:	000815a9 	.word	0x000815a9
   80048:	000815a9 	.word	0x000815a9
   8004c:	000815a9 	.word	0x000815a9
   80050:	000815a9 	.word	0x000815a9
   80054:	000815a9 	.word	0x000815a9
   80058:	000815a9 	.word	0x000815a9
   8005c:	000815a9 	.word	0x000815a9
   80060:	000815a9 	.word	0x000815a9
   80064:	000815a9 	.word	0x000815a9
   80068:	00000000 	.word	0x00000000
   8006c:	00081419 	.word	0x00081419
   80070:	0008142d 	.word	0x0008142d
   80074:	00081441 	.word	0x00081441
   80078:	00081455 	.word	0x00081455
	...
   80084:	000815a9 	.word	0x000815a9
   80088:	000815a9 	.word	0x000815a9
   8008c:	000815a9 	.word	0x000815a9
   80090:	000815a9 	.word	0x000815a9
   80094:	000815a9 	.word	0x000815a9
   80098:	000815a9 	.word	0x000815a9
   8009c:	000815a9 	.word	0x000815a9
   800a0:	000815a9 	.word	0x000815a9
   800a4:	00000000 	.word	0x00000000
   800a8:	000815a9 	.word	0x000815a9
   800ac:	000815a9 	.word	0x000815a9
   800b0:	000815a9 	.word	0x000815a9
   800b4:	000815a9 	.word	0x000815a9
   800b8:	000815a9 	.word	0x000815a9
   800bc:	000815a9 	.word	0x000815a9
   800c0:	000815a9 	.word	0x000815a9
   800c4:	000815a9 	.word	0x000815a9
   800c8:	000815a9 	.word	0x000815a9
   800cc:	000815a9 	.word	0x000815a9
   800d0:	000815a9 	.word	0x000815a9
   800d4:	000815a9 	.word	0x000815a9
   800d8:	000815a9 	.word	0x000815a9
   800dc:	000815a9 	.word	0x000815a9
   800e0:	000815a9 	.word	0x000815a9
   800e4:	000815a9 	.word	0x000815a9
   800e8:	000815a9 	.word	0x000815a9
   800ec:	000815a9 	.word	0x000815a9
   800f0:	000815a9 	.word	0x000815a9

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a8 	.word	0x200709a8
   80110:	00000000 	.word	0x00000000
   80114:	00084e50 	.word	0x00084e50

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00084e50 	.word	0x00084e50
   8013c:	200709ac 	.word	0x200709ac
   80140:	00084e50 	.word	0x00084e50
   80144:	00000000 	.word	0x00000000

00080148 <arlo_nav_init>:
	return pick_up_status_t;
}

/* Comment here */
void arlo_nav_init(int16_t *object_buffer)
{
   80148:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8014c:	4605      	mov	r5, r0
	/* Get coordinate for sock */
	twi_nav_init(0x52, tx_nav_buffer, rx_nav_buffer);
   8014e:	4f31      	ldr	r7, [pc, #196]	; (80214 <arlo_nav_init+0xcc>)
   80150:	4c31      	ldr	r4, [pc, #196]	; (80218 <arlo_nav_init+0xd0>)
   80152:	2052      	movs	r0, #82	; 0x52
   80154:	4639      	mov	r1, r7
   80156:	4622      	mov	r2, r4
   80158:	4e30      	ldr	r6, [pc, #192]	; (8021c <arlo_nav_init+0xd4>)
   8015a:	47b0      	blx	r6
	
	/* Convert uint8_t to uint16_t */
	// object_buffer[0] = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
	// object_buffer[1] = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
	
	sock_x = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
   8015c:	7862      	ldrb	r2, [r4, #1]
   8015e:	78a3      	ldrb	r3, [r4, #2]
   80160:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   80164:	482e      	ldr	r0, [pc, #184]	; (80220 <arlo_nav_init+0xd8>)
   80166:	8003      	strh	r3, [r0, #0]
	sock_y = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
   80168:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 80230 <arlo_nav_init+0xe8>
   8016c:	78e2      	ldrb	r2, [r4, #3]
   8016e:	7923      	ldrb	r3, [r4, #4]
   80170:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   80174:	f8ab 3000 	strh.w	r3, [fp]
	
	/* Get coordinate for cube */
	twi_nav_init(0x53, tx_nav_buffer, rx_nav_buffer);
   80178:	2053      	movs	r0, #83	; 0x53
   8017a:	4639      	mov	r1, r7
   8017c:	4622      	mov	r2, r4
   8017e:	47b0      	blx	r6
	
	/* Convert uint8_t to uint16_t */
	// object_buffer[2] = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
	// object_buffer[3] = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
	
	cube_x = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
   80180:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 80234 <arlo_nav_init+0xec>
   80184:	7862      	ldrb	r2, [r4, #1]
   80186:	78a3      	ldrb	r3, [r4, #2]
   80188:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   8018c:	f8aa 3000 	strh.w	r3, [sl]
	cube_y = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
   80190:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 80238 <arlo_nav_init+0xf0>
   80194:	78e2      	ldrb	r2, [r4, #3]
   80196:	7923      	ldrb	r3, [r4, #4]
   80198:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   8019c:	f8a9 3000 	strh.w	r3, [r9]
	
	/* Get coordinate for glass */
	twi_nav_init(0x54, tx_nav_buffer, rx_nav_buffer);
   801a0:	2054      	movs	r0, #84	; 0x54
   801a2:	4639      	mov	r1, r7
   801a4:	4622      	mov	r2, r4
   801a6:	47b0      	blx	r6
	
	/* Convert uint8_t to uint16_t */
	// object_buffer[4] = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
	// object_buffer[5] = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
	
	glass_x = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
   801a8:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8023c <arlo_nav_init+0xf4>
   801ac:	7862      	ldrb	r2, [r4, #1]
   801ae:	78a3      	ldrb	r3, [r4, #2]
   801b0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   801b4:	f8a8 3000 	strh.w	r3, [r8]
	glass_y = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
   801b8:	78e2      	ldrb	r2, [r4, #3]
   801ba:	7923      	ldrb	r3, [r4, #4]
   801bc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
   801c0:	4a18      	ldr	r2, [pc, #96]	; (80224 <arlo_nav_init+0xdc>)
   801c2:	8013      	strh	r3, [r2, #0]
	
	/* Get coordinate for box */
	twi_nav_init(0x55, tx_nav_buffer, rx_nav_buffer);
   801c4:	2055      	movs	r0, #85	; 0x55
   801c6:	4639      	mov	r1, r7
   801c8:	4622      	mov	r2, r4
   801ca:	47b0      	blx	r6
	
	/* Convert uint8_t to uint16_t */
	// object_buffer[4] = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
	// object_buffer[5] = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
	
	box_x = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
   801cc:	4a16      	ldr	r2, [pc, #88]	; (80228 <arlo_nav_init+0xe0>)
   801ce:	7861      	ldrb	r1, [r4, #1]
   801d0:	78a3      	ldrb	r3, [r4, #2]
   801d2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
   801d6:	8013      	strh	r3, [r2, #0]
	box_y = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
   801d8:	4b14      	ldr	r3, [pc, #80]	; (8022c <arlo_nav_init+0xe4>)
   801da:	78e0      	ldrb	r0, [r4, #3]
   801dc:	7921      	ldrb	r1, [r4, #4]
   801de:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
   801e2:	8019      	strh	r1, [r3, #0]

	object_buffer[0] = sock_x;
   801e4:	480e      	ldr	r0, [pc, #56]	; (80220 <arlo_nav_init+0xd8>)
   801e6:	8801      	ldrh	r1, [r0, #0]
   801e8:	8029      	strh	r1, [r5, #0]
	object_buffer[1] = sock_y;
   801ea:	f8bb 1000 	ldrh.w	r1, [fp]
   801ee:	8069      	strh	r1, [r5, #2]
	object_buffer[2] = cube_x;
   801f0:	f8ba 1000 	ldrh.w	r1, [sl]
   801f4:	80a9      	strh	r1, [r5, #4]
	object_buffer[3] = cube_y;
   801f6:	f8b9 1000 	ldrh.w	r1, [r9]
   801fa:	80e9      	strh	r1, [r5, #6]
	object_buffer[4] = glass_x;
   801fc:	f8b8 1000 	ldrh.w	r1, [r8]
   80200:	8129      	strh	r1, [r5, #8]
	object_buffer[5] = glass_y;
   80202:	4808      	ldr	r0, [pc, #32]	; (80224 <arlo_nav_init+0xdc>)
   80204:	8801      	ldrh	r1, [r0, #0]
   80206:	8169      	strh	r1, [r5, #10]
	object_buffer[6] = box_x;
   80208:	8812      	ldrh	r2, [r2, #0]
   8020a:	81aa      	strh	r2, [r5, #12]
	object_buffer[7] = box_y;
   8020c:	881b      	ldrh	r3, [r3, #0]
   8020e:	81eb      	strh	r3, [r5, #14]
   80210:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80214:	200709c4 	.word	0x200709c4
   80218:	200709d4 	.word	0x200709d4
   8021c:	00080845 	.word	0x00080845
   80220:	200709d2 	.word	0x200709d2
   80224:	200709cc 	.word	0x200709cc
   80228:	200709c8 	.word	0x200709c8
   8022c:	200709de 	.word	0x200709de
   80230:	200709dc 	.word	0x200709dc
   80234:	200709ce 	.word	0x200709ce
   80238:	200709d0 	.word	0x200709d0
   8023c:	200709ca 	.word	0x200709ca

00080240 <arlo_init>:
int16_t box_x = 0;
int16_t box_y = 0;

/* Comment here */
void arlo_init()
{
   80240:	b510      	push	{r4, lr}
   80242:	b084      	sub	sp, #16
	// ioport_init();
	twi_init();
   80244:	4b12      	ldr	r3, [pc, #72]	; (80290 <arlo_init+0x50>)
   80246:	4798      	blx	r3
	
	/* Initializes arm */
	//arlo_arm_init();
	
	/* Initializes nav-system */
	int16_t object_buffer[8] = {0};
   80248:	2300      	movs	r3, #0
   8024a:	9300      	str	r3, [sp, #0]
   8024c:	9301      	str	r3, [sp, #4]
   8024e:	9302      	str	r3, [sp, #8]
   80250:	9303      	str	r3, [sp, #12]
	arlo_nav_init(object_buffer);
   80252:	4668      	mov	r0, sp
   80254:	4b0f      	ldr	r3, [pc, #60]	; (80294 <arlo_init+0x54>)
   80256:	4798      	blx	r3
	
	printf("Position for sock: %d, %d\r\n", object_buffer[0], object_buffer[1]);
   80258:	480f      	ldr	r0, [pc, #60]	; (80298 <arlo_init+0x58>)
   8025a:	f9bd 1000 	ldrsh.w	r1, [sp]
   8025e:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
   80262:	4c0e      	ldr	r4, [pc, #56]	; (8029c <arlo_init+0x5c>)
   80264:	47a0      	blx	r4
	printf("Position for cube: %d, %d\r\n", object_buffer[2], object_buffer[3]);
   80266:	480e      	ldr	r0, [pc, #56]	; (802a0 <arlo_init+0x60>)
   80268:	f9bd 1004 	ldrsh.w	r1, [sp, #4]
   8026c:	f9bd 2006 	ldrsh.w	r2, [sp, #6]
   80270:	47a0      	blx	r4
	printf("Position for glass: %d, %d\r\n", object_buffer[4], object_buffer[5]);
   80272:	480c      	ldr	r0, [pc, #48]	; (802a4 <arlo_init+0x64>)
   80274:	f9bd 1008 	ldrsh.w	r1, [sp, #8]
   80278:	f9bd 200a 	ldrsh.w	r2, [sp, #10]
   8027c:	47a0      	blx	r4
	printf("Position for box: %d, %d\r\n", object_buffer[6], object_buffer[7]);
   8027e:	480a      	ldr	r0, [pc, #40]	; (802a8 <arlo_init+0x68>)
   80280:	f9bd 100c 	ldrsh.w	r1, [sp, #12]
   80284:	f9bd 200e 	ldrsh.w	r2, [sp, #14]
   80288:	47a0      	blx	r4
}
   8028a:	b004      	add	sp, #16
   8028c:	bd10      	pop	{r4, pc}
   8028e:	bf00      	nop
   80290:	00080761 	.word	0x00080761
   80294:	00080149 	.word	0x00080149
   80298:	00084bc8 	.word	0x00084bc8
   8029c:	00081c59 	.word	0x00081c59
   802a0:	00084be4 	.word	0x00084be4
   802a4:	00084c00 	.word	0x00084c00
   802a8:	00084c20 	.word	0x00084c20

000802ac <arlo_get_position>:
	object_buffer[7] = box_y;
}

/* Comment here */
void arlo_get_position(int16_t *position_buffer)
{
   802ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   802b0:	4605      	mov	r5, r0
	/* Get first coordinate (x-coordinate) */
	tx_nav_buffer[0] = 0x50;
   802b2:	4e17      	ldr	r6, [pc, #92]	; (80310 <arlo_get_position+0x64>)
   802b4:	2350      	movs	r3, #80	; 0x50
   802b6:	7033      	strb	r3, [r6, #0]
	
	twi_send_packet(tx_nav_buffer, SLAVE_ADDR_NAV);
   802b8:	4630      	mov	r0, r6
   802ba:	2103      	movs	r1, #3
   802bc:	f8df 805c 	ldr.w	r8, [pc, #92]	; 8031c <arlo_get_position+0x70>
   802c0:	47c0      	blx	r8
	twi_request_packet(rx_nav_buffer, SLAVE_ADDR_NAV);
   802c2:	4c14      	ldr	r4, [pc, #80]	; (80314 <arlo_get_position+0x68>)
   802c4:	4620      	mov	r0, r4
   802c6:	2103      	movs	r1, #3
   802c8:	4f13      	ldr	r7, [pc, #76]	; (80318 <arlo_get_position+0x6c>)
   802ca:	47b8      	blx	r7
	
	/* Convert uint8_t to uint16_t */
	//	position_buffer[0] = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
	//	position_buffer[1] = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));

	int16_t x1 = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
   802cc:	f894 a001 	ldrb.w	sl, [r4, #1]
   802d0:	78a3      	ldrb	r3, [r4, #2]
   802d2:	ea43 2a0a 	orr.w	sl, r3, sl, lsl #8
	int16_t y1 = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
   802d6:	f894 9003 	ldrb.w	r9, [r4, #3]
   802da:	7923      	ldrb	r3, [r4, #4]
   802dc:	ea43 2909 	orr.w	r9, r3, r9, lsl #8

	/* Get second coordinate (y-coordinate) */
	tx_nav_buffer[0] = 0x51;
   802e0:	2351      	movs	r3, #81	; 0x51
   802e2:	7033      	strb	r3, [r6, #0]
	
	twi_send_packet(tx_nav_buffer, SLAVE_ADDR_NAV);
   802e4:	4630      	mov	r0, r6
   802e6:	2103      	movs	r1, #3
   802e8:	47c0      	blx	r8
	twi_request_packet(rx_nav_buffer, SLAVE_ADDR_NAV);
   802ea:	4620      	mov	r0, r4
   802ec:	2103      	movs	r1, #3
   802ee:	47b8      	blx	r7
	
	/* Convert uint8_t to uint16_t */
	// position_buffer[2] = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
	// position_buffer[3] = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
	
	int16_t x2 = ((rx_nav_buffer[1] << 8) | (rx_nav_buffer[2] << 0));
   802f0:	7862      	ldrb	r2, [r4, #1]
   802f2:	78a3      	ldrb	r3, [r4, #2]
   802f4:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
	int16_t y2 = ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
   802f8:	78e1      	ldrb	r1, [r4, #3]
   802fa:	7923      	ldrb	r3, [r4, #4]
   802fc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
	
	position_buffer[0] = x1;
   80300:	f8a5 a000 	strh.w	sl, [r5]
	position_buffer[1] = y1;
   80304:	f8a5 9002 	strh.w	r9, [r5, #2]
	position_buffer[2] = x2;
   80308:	80aa      	strh	r2, [r5, #4]
	position_buffer[3] = y2;
   8030a:	80eb      	strh	r3, [r5, #6]
   8030c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80310:	200709c4 	.word	0x200709c4
   80314:	200709d4 	.word	0x200709d4
   80318:	000807f5 	.word	0x000807f5
   8031c:	000807ad 	.word	0x000807ad

00080320 <arlo_get_object_positions>:
	twi_control_arm(tx_arm_buffer, rx_arm_buffer);
}

void arlo_get_object_positions(int16_t *object_buffer)
{
	object_buffer[0] = sock_x;
   80320:	4b0c      	ldr	r3, [pc, #48]	; (80354 <arlo_get_object_positions+0x34>)
   80322:	881b      	ldrh	r3, [r3, #0]
   80324:	8003      	strh	r3, [r0, #0]
	object_buffer[1] = sock_y;
   80326:	4b0c      	ldr	r3, [pc, #48]	; (80358 <arlo_get_object_positions+0x38>)
   80328:	881b      	ldrh	r3, [r3, #0]
   8032a:	8043      	strh	r3, [r0, #2]
	
	object_buffer[2] = cube_x;
   8032c:	4b0b      	ldr	r3, [pc, #44]	; (8035c <arlo_get_object_positions+0x3c>)
   8032e:	881b      	ldrh	r3, [r3, #0]
   80330:	8083      	strh	r3, [r0, #4]
	object_buffer[3] = cube_y;
   80332:	4b0b      	ldr	r3, [pc, #44]	; (80360 <arlo_get_object_positions+0x40>)
   80334:	881b      	ldrh	r3, [r3, #0]
   80336:	80c3      	strh	r3, [r0, #6]
	
	object_buffer[4] = glass_x;
   80338:	4b0a      	ldr	r3, [pc, #40]	; (80364 <arlo_get_object_positions+0x44>)
   8033a:	881b      	ldrh	r3, [r3, #0]
   8033c:	8103      	strh	r3, [r0, #8]
	object_buffer[5] = glass_y;
   8033e:	4b0a      	ldr	r3, [pc, #40]	; (80368 <arlo_get_object_positions+0x48>)
   80340:	881b      	ldrh	r3, [r3, #0]
   80342:	8143      	strh	r3, [r0, #10]
	
	object_buffer[6] = box_x;
   80344:	4b09      	ldr	r3, [pc, #36]	; (8036c <arlo_get_object_positions+0x4c>)
   80346:	881b      	ldrh	r3, [r3, #0]
   80348:	8183      	strh	r3, [r0, #12]
	object_buffer[7] = box_y;
   8034a:	4b09      	ldr	r3, [pc, #36]	; (80370 <arlo_get_object_positions+0x50>)
   8034c:	881b      	ldrh	r3, [r3, #0]
   8034e:	81c3      	strh	r3, [r0, #14]
   80350:	4770      	bx	lr
   80352:	bf00      	nop
   80354:	200709d2 	.word	0x200709d2
   80358:	200709dc 	.word	0x200709dc
   8035c:	200709ce 	.word	0x200709ce
   80360:	200709d0 	.word	0x200709d0
   80364:	200709ca 	.word	0x200709ca
   80368:	200709cc 	.word	0x200709cc
   8036c:	200709c8 	.word	0x200709c8
   80370:	200709de 	.word	0x200709de

00080374 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80378:	460c      	mov	r4, r1
   8037a:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   8037c:	b960      	cbnz	r0, 80398 <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   8037e:	2a00      	cmp	r2, #0
   80380:	dd0e      	ble.n	803a0 <_read+0x2c>
   80382:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80384:	4e09      	ldr	r6, [pc, #36]	; (803ac <_read+0x38>)
   80386:	4d0a      	ldr	r5, [pc, #40]	; (803b0 <_read+0x3c>)
   80388:	6830      	ldr	r0, [r6, #0]
   8038a:	4621      	mov	r1, r4
   8038c:	682b      	ldr	r3, [r5, #0]
   8038e:	4798      	blx	r3
		ptr++;
   80390:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80392:	42bc      	cmp	r4, r7
   80394:	d1f8      	bne.n	80388 <_read+0x14>
   80396:	e006      	b.n	803a6 <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80398:	f04f 30ff 	mov.w	r0, #4294967295
   8039c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   803a0:	2000      	movs	r0, #0
   803a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   803a6:	4640      	mov	r0, r8
	}
	return nChars;
}
   803a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   803ac:	20070c04 	.word	0x20070c04
   803b0:	20070b80 	.word	0x20070b80

000803b4 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   803b4:	b4f0      	push	{r4, r5, r6, r7}
   803b6:	b08c      	sub	sp, #48	; 0x30
   803b8:	4607      	mov	r7, r0
   803ba:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   803bc:	ac01      	add	r4, sp, #4
   803be:	4d12      	ldr	r5, [pc, #72]	; (80408 <pwm_clocks_generate+0x54>)
   803c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   803c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   803c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   803c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   803c8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   803cc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   803d0:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   803d2:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   803d4:	f852 4f04 	ldr.w	r4, [r2, #4]!
   803d8:	fbb6 f4f4 	udiv	r4, r6, r4
   803dc:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   803e0:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   803e4:	d903      	bls.n	803ee <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   803e6:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   803e8:	2b0b      	cmp	r3, #11
   803ea:	d1f3      	bne.n	803d4 <pwm_clocks_generate+0x20>
   803ec:	e004      	b.n	803f8 <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   803ee:	2b0a      	cmp	r3, #10
   803f0:	d805      	bhi.n	803fe <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   803f2:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   803f6:	e004      	b.n	80402 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   803f8:	f64f 70ff 	movw	r0, #65535	; 0xffff
   803fc:	e001      	b.n	80402 <pwm_clocks_generate+0x4e>
   803fe:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   80402:	b00c      	add	sp, #48	; 0x30
   80404:	bcf0      	pop	{r4, r5, r6, r7}
   80406:	4770      	bx	lr
   80408:	00084c54 	.word	0x00084c54

0008040c <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   8040c:	b570      	push	{r4, r5, r6, lr}
   8040e:	4606      	mov	r6, r0
   80410:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   80412:	6808      	ldr	r0, [r1, #0]
   80414:	b140      	cbz	r0, 80428 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   80416:	6889      	ldr	r1, [r1, #8]
   80418:	4b0b      	ldr	r3, [pc, #44]	; (80448 <pwm_init+0x3c>)
   8041a:	4798      	blx	r3
   8041c:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   8041e:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80422:	4298      	cmp	r0, r3
   80424:	d101      	bne.n	8042a <pwm_init+0x1e>
   80426:	e00e      	b.n	80446 <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   80428:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   8042a:	6860      	ldr	r0, [r4, #4]
   8042c:	b140      	cbz	r0, 80440 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   8042e:	68a1      	ldr	r1, [r4, #8]
   80430:	4b05      	ldr	r3, [pc, #20]	; (80448 <pwm_init+0x3c>)
   80432:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80434:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80438:	4298      	cmp	r0, r3
   8043a:	d004      	beq.n	80446 <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
   8043c:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80440:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   80442:	2000      	movs	r0, #0
   80444:	bd70      	pop	{r4, r5, r6, pc}
}
   80446:	bd70      	pop	{r4, r5, r6, pc}
   80448:	000803b5 	.word	0x000803b5

0008044c <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   8044c:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   8044e:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80450:	8a8c      	ldrh	r4, [r1, #20]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80452:	684a      	ldr	r2, [r1, #4]
   80454:	f002 020f 	and.w	r2, r2, #15
   80458:	4314      	orrs	r4, r2
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   8045a:	890d      	ldrh	r5, [r1, #8]
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   8045c:	432c      	orrs	r4, r5
   8045e:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   80460:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80464:	7d8a      	ldrb	r2, [r1, #22]
   80466:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   8046a:	7dca      	ldrb	r2, [r1, #23]
   8046c:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80470:	7e0a      	ldrb	r2, [r1, #24]
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80472:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   80476:	eb00 1243 	add.w	r2, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   8047a:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   8047e:	68cc      	ldr	r4, [r1, #12]
   80480:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80484:	690c      	ldr	r4, [r1, #16]
   80486:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   8048a:	7d8a      	ldrb	r2, [r1, #22]
   8048c:	b13a      	cbz	r2, 8049e <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   8048e:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80490:	8b4a      	ldrh	r2, [r1, #26]
   80492:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   80496:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   8049a:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8049e:	6c85      	ldr	r5, [r0, #72]	; 0x48
   804a0:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   804a4:	409a      	lsls	r2, r3
   804a6:	43d2      	mvns	r2, r2
   804a8:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   804aa:	7fce      	ldrb	r6, [r1, #31]
   804ac:	409e      	lsls	r6, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   804ae:	7f8c      	ldrb	r4, [r1, #30]
   804b0:	409c      	lsls	r4, r3
   804b2:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   804b6:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   804b8:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   804ba:	6c44      	ldr	r4, [r0, #68]	; 0x44
   804bc:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   804be:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   804c2:	409d      	lsls	r5, r3
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   804c4:	f891 4020 	ldrb.w	r4, [r1, #32]
   804c8:	409c      	lsls	r4, r3
   804ca:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   804ce:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   804d0:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   804d2:	2201      	movs	r2, #1
   804d4:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   804d6:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   804da:	b11c      	cbz	r4, 804e4 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   804dc:	6a04      	ldr	r4, [r0, #32]
   804de:	4314      	orrs	r4, r2
   804e0:	6204      	str	r4, [r0, #32]
   804e2:	e003      	b.n	804ec <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   804e4:	6a04      	ldr	r4, [r0, #32]
   804e6:	ea24 0402 	bic.w	r4, r4, r2
   804ea:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   804ec:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   804f0:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   804f2:	6e84      	ldr	r4, [r0, #104]	; 0x68
   804f4:	bf0c      	ite	eq
   804f6:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   804f8:	4394      	bicne	r4, r2
   804fa:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   804fc:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   80500:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   80502:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80504:	bf0c      	ite	eq
   80506:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   8050a:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   8050e:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   80510:	2b03      	cmp	r3, #3
   80512:	d80c      	bhi.n	8052e <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   80514:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   80516:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   80518:	22ff      	movs	r2, #255	; 0xff
   8051a:	409a      	lsls	r2, r3
   8051c:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80520:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80524:	fa01 f303 	lsl.w	r3, r1, r3
   80528:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   8052a:	66c3      	str	r3, [r0, #108]	; 0x6c
   8052c:	e00c      	b.n	80548 <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   8052e:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   80530:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   80532:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   80534:	22ff      	movs	r2, #255	; 0xff
   80536:	409a      	lsls	r2, r3
   80538:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   8053c:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80540:	fa01 f303 	lsl.w	r3, r1, r3
   80544:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   80546:	6703      	str	r3, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   80548:	2000      	movs	r0, #0
   8054a:	bc70      	pop	{r4, r5, r6}
   8054c:	4770      	bx	lr
   8054e:	bf00      	nop

00080550 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80550:	2301      	movs	r3, #1
   80552:	fa03 f101 	lsl.w	r1, r3, r1
   80556:	6041      	str	r1, [r0, #4]
   80558:	4770      	bx	lr
   8055a:	bf00      	nop

0008055c <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   8055c:	2301      	movs	r3, #1
   8055e:	fa03 f101 	lsl.w	r1, r3, r1
   80562:	6081      	str	r1, [r0, #8]
   80564:	4770      	bx	lr
   80566:	bf00      	nop

00080568 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80568:	4b0f      	ldr	r3, [pc, #60]	; (805a8 <twi_set_speed+0x40>)
   8056a:	4299      	cmp	r1, r3
   8056c:	d819      	bhi.n	805a2 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   8056e:	0049      	lsls	r1, r1, #1
   80570:	fbb2 f2f1 	udiv	r2, r2, r1
   80574:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80576:	2aff      	cmp	r2, #255	; 0xff
   80578:	d907      	bls.n	8058a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8057a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   8057c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   8057e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80580:	2aff      	cmp	r2, #255	; 0xff
   80582:	d903      	bls.n	8058c <twi_set_speed+0x24>
   80584:	2b07      	cmp	r3, #7
   80586:	d1f9      	bne.n	8057c <twi_set_speed+0x14>
   80588:	e000      	b.n	8058c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   8058a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8058c:	0211      	lsls	r1, r2, #8
   8058e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   80590:	041b      	lsls	r3, r3, #16
   80592:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80596:	430b      	orrs	r3, r1
   80598:	b2d2      	uxtb	r2, r2
   8059a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   8059c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   8059e:	2000      	movs	r0, #0
   805a0:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   805a2:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   805a4:	4770      	bx	lr
   805a6:	bf00      	nop
   805a8:	00061a80 	.word	0x00061a80

000805ac <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   805ac:	b538      	push	{r3, r4, r5, lr}
   805ae:	4604      	mov	r4, r0
   805b0:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   805b2:	f04f 33ff 	mov.w	r3, #4294967295
   805b6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   805b8:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   805ba:	2380      	movs	r3, #128	; 0x80
   805bc:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   805be:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   805c0:	2308      	movs	r3, #8
   805c2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   805c4:	2320      	movs	r3, #32
   805c6:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   805c8:	2304      	movs	r3, #4
   805ca:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   805cc:	6849      	ldr	r1, [r1, #4]
   805ce:	682a      	ldr	r2, [r5, #0]
   805d0:	4b05      	ldr	r3, [pc, #20]	; (805e8 <twi_master_init+0x3c>)
   805d2:	4798      	blx	r3
   805d4:	2801      	cmp	r0, #1
   805d6:	bf14      	ite	ne
   805d8:	2000      	movne	r0, #0
   805da:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   805dc:	7a6b      	ldrb	r3, [r5, #9]
   805de:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   805e0:	bf04      	itt	eq
   805e2:	2340      	moveq	r3, #64	; 0x40
   805e4:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   805e6:	bd38      	pop	{r3, r4, r5, pc}
   805e8:	00080569 	.word	0x00080569

000805ec <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   805ec:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   805f0:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   805f2:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   805f4:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   805f6:	2b00      	cmp	r3, #0
   805f8:	d049      	beq.n	8068e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   805fa:	2200      	movs	r2, #0
   805fc:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   805fe:	6848      	ldr	r0, [r1, #4]
   80600:	0200      	lsls	r0, r0, #8
   80602:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   80606:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
   8060a:	7c0d      	ldrb	r5, [r1, #16]
   8060c:	042d      	lsls	r5, r5, #16
   8060e:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
   80612:	4328      	orrs	r0, r5
   80614:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80616:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80618:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   8061a:	b15a      	cbz	r2, 80634 <twi_master_read+0x48>
		return 0;

	val = addr[0];
   8061c:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
   8061e:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
   80620:	bfc4      	itt	gt
   80622:	784d      	ldrbgt	r5, [r1, #1]
   80624:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
   80628:	2a02      	cmp	r2, #2
   8062a:	dd04      	ble.n	80636 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
   8062c:	788a      	ldrb	r2, [r1, #2]
   8062e:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
   80632:	e000      	b.n	80636 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80634:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80636:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80638:	2b01      	cmp	r3, #1
   8063a:	d104      	bne.n	80646 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   8063c:	2203      	movs	r2, #3
   8063e:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
   80640:	f04f 0c01 	mov.w	ip, #1
   80644:	e02b      	b.n	8069e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   80646:	2201      	movs	r2, #1
   80648:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
   8064a:	f04f 0c00 	mov.w	ip, #0
   8064e:	e026      	b.n	8069e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80650:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   80652:	f411 7f80 	tst.w	r1, #256	; 0x100
   80656:	d11c      	bne.n	80692 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80658:	1e55      	subs	r5, r2, #1
   8065a:	b1e2      	cbz	r2, 80696 <twi_master_read+0xaa>
   8065c:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   8065e:	2b01      	cmp	r3, #1
   80660:	d105      	bne.n	8066e <twi_master_read+0x82>
   80662:	f1bc 0f00 	cmp.w	ip, #0
   80666:	d102      	bne.n	8066e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
   80668:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
   8066c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
   8066e:	f011 0f02 	tst.w	r1, #2
   80672:	d004      	beq.n	8067e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80674:	6b22      	ldr	r2, [r4, #48]	; 0x30
   80676:	7032      	strb	r2, [r6, #0]

		cnt--;
   80678:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   8067a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   8067c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   8067e:	2b00      	cmp	r3, #0
   80680:	d1e6      	bne.n	80650 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80682:	6a23      	ldr	r3, [r4, #32]
   80684:	f013 0f01 	tst.w	r3, #1
   80688:	d0fb      	beq.n	80682 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
   8068a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
   8068c:	e014      	b.n	806b8 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8068e:	2001      	movs	r0, #1
   80690:	e012      	b.n	806b8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80692:	2005      	movs	r0, #5
   80694:	e010      	b.n	806b8 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   80696:	2009      	movs	r0, #9
   80698:	e00e      	b.n	806b8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   8069a:	2005      	movs	r0, #5
   8069c:	e00c      	b.n	806b8 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   8069e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   806a0:	f411 7080 	ands.w	r0, r1, #256	; 0x100
   806a4:	d1f9      	bne.n	8069a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   806a6:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   806aa:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
   806ae:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   806b2:	f643 2798 	movw	r7, #15000	; 0x3a98
   806b6:	e7d2      	b.n	8065e <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   806b8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   806bc:	4770      	bx	lr
   806be:	bf00      	nop

000806c0 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{	
   806c0:	b470      	push	{r4, r5, r6}
   806c2:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   806c4:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   806c6:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   806c8:	2a00      	cmp	r2, #0
   806ca:	d03f      	beq.n	8074c <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}
	
	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   806cc:	2400      	movs	r4, #0
   806ce:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   806d0:	7c0e      	ldrb	r6, [r1, #16]
   806d2:	0436      	lsls	r6, r6, #16
   806d4:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   806d8:	684d      	ldr	r5, [r1, #4]
   806da:	022d      	lsls	r5, r5, #8
   806dc:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}
	
	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   806e0:	4335      	orrs	r5, r6
   806e2:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   806e4:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   806e6:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   806e8:	b15c      	cbz	r4, 80702 <twi_master_write+0x42>
		return 0;

	val = addr[0];
   806ea:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   806ec:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
   806ee:	bfc4      	itt	gt
   806f0:	784e      	ldrbgt	r6, [r1, #1]
   806f2:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   806f6:	2c02      	cmp	r4, #2
   806f8:	dd04      	ble.n	80704 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
   806fa:	7889      	ldrb	r1, [r1, #2]
   806fc:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
   80700:	e000      	b.n	80704 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80702:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80704:	60dd      	str	r5, [r3, #12]
   80706:	e00b      	b.n	80720 <twi_master_write+0x60>
		
	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80708:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   8070a:	f411 7f80 	tst.w	r1, #256	; 0x100
   8070e:	d11f      	bne.n	80750 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80710:	f011 0f04 	tst.w	r1, #4
   80714:	d0f8      	beq.n	80708 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   80716:	f810 1b01 	ldrb.w	r1, [r0], #1
   8071a:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
		
	/* Send all bytes */
	while (cnt > 0) {
   8071c:	3a01      	subs	r2, #1
   8071e:	d007      	beq.n	80730 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
   80720:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   80722:	f411 7f80 	tst.w	r1, #256	; 0x100
   80726:	d115      	bne.n	80754 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80728:	f011 0f04 	tst.w	r1, #4
   8072c:	d1f3      	bne.n	80716 <twi_master_write+0x56>
   8072e:	e7eb      	b.n	80708 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   80730:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
   80732:	f412 7080 	ands.w	r0, r2, #256	; 0x100
   80736:	d10f      	bne.n	80758 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80738:	f012 0f04 	tst.w	r2, #4
   8073c:	d0f8      	beq.n	80730 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   8073e:	2202      	movs	r2, #2
   80740:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80742:	6a1a      	ldr	r2, [r3, #32]
   80744:	f012 0f01 	tst.w	r2, #1
   80748:	d0fb      	beq.n	80742 <twi_master_write+0x82>
   8074a:	e006      	b.n	8075a <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8074c:	2001      	movs	r0, #1
   8074e:	e004      	b.n	8075a <twi_master_write+0x9a>
		
	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80750:	2005      	movs	r0, #5
   80752:	e002      	b.n	8075a <twi_master_write+0x9a>
   80754:	2005      	movs	r0, #5
   80756:	e000      	b.n	8075a <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80758:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   8075a:	bc70      	pop	{r4, r5, r6}
   8075c:	4770      	bx	lr
   8075e:	bf00      	nop

00080760 <twi_init>:

twi_package_t tx_packet;
twi_package_t rx_packet;

void twi_init()
{
   80760:	b500      	push	{lr}
   80762:	b085      	sub	sp, #20
	/* Initializes TWI master options */
	twi_master_options_t opt;
	opt.speed = TWI_SPEED;
   80764:	4b0a      	ldr	r3, [pc, #40]	; (80790 <twi_init+0x30>)
   80766:	9302      	str	r3, [sp, #8]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   80768:	4b0a      	ldr	r3, [pc, #40]	; (80794 <twi_init+0x34>)
   8076a:	9301      	str	r3, [sp, #4]
	p_opt->smbus      = 0;
   8076c:	2300      	movs	r3, #0
   8076e:	f88d 300d 	strb.w	r3, [sp, #13]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80772:	2016      	movs	r0, #22
   80774:	4b08      	ldr	r3, [pc, #32]	; (80798 <twi_init+0x38>)
   80776:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   80778:	4808      	ldr	r0, [pc, #32]	; (8079c <twi_init+0x3c>)
   8077a:	a901      	add	r1, sp, #4
   8077c:	4b08      	ldr	r3, [pc, #32]	; (807a0 <twi_init+0x40>)
   8077e:	4798      	blx	r3
	
	/* Initializes the TWI master driver */
	if (twi_master_setup(TWI_PORT, &opt) == TWI_SUCCESS)
   80780:	b910      	cbnz	r0, 80788 <twi_init+0x28>
	{
		printf("Master initialized\r\n");
   80782:	4808      	ldr	r0, [pc, #32]	; (807a4 <twi_init+0x44>)
   80784:	4b08      	ldr	r3, [pc, #32]	; (807a8 <twi_init+0x48>)
   80786:	4798      	blx	r3
	}
}
   80788:	b005      	add	sp, #20
   8078a:	f85d fb04 	ldr.w	pc, [sp], #4
   8078e:	bf00      	nop
   80790:	000186a0 	.word	0x000186a0
   80794:	0501bd00 	.word	0x0501bd00
   80798:	00081551 	.word	0x00081551
   8079c:	4008c000 	.word	0x4008c000
   807a0:	000805ad 	.word	0x000805ad
   807a4:	00084c80 	.word	0x00084c80
   807a8:	00081c59 	.word	0x00081c59

000807ac <twi_send_packet>:

void twi_send_packet(uint8_t *tx_buffer, uint8_t recipient_addr)
{
   807ac:	b570      	push	{r4, r5, r6, lr}
   807ae:	4604      	mov	r4, r0
   807b0:	460d      	mov	r5, r1
	printf("Sending: %x, %x, %x\r\n", tx_buffer[0], tx_buffer[1], tx_buffer[2]);
   807b2:	480b      	ldr	r0, [pc, #44]	; (807e0 <twi_send_packet+0x34>)
   807b4:	7821      	ldrb	r1, [r4, #0]
   807b6:	7862      	ldrb	r2, [r4, #1]
   807b8:	78a3      	ldrb	r3, [r4, #2]
   807ba:	4e0a      	ldr	r6, [pc, #40]	; (807e4 <twi_send_packet+0x38>)
   807bc:	47b0      	blx	r6
	
	uint8_t data_length = 0;
	if (recipient_addr == SLAVE_ADDR_ARM)
	{
		data_length = TX_ARM_LENGTH;
   807be:	2d02      	cmp	r5, #2
   807c0:	bf14      	ite	ne
   807c2:	2101      	movne	r1, #1
   807c4:	2103      	moveq	r1, #3
	else
	{
		data_length = TX_NAV_LENGTH;
	}
	
	tx_packet.addr[0] = 0;							// TWI slave memory address data MSB
   807c6:	4b08      	ldr	r3, [pc, #32]	; (807e8 <twi_send_packet+0x3c>)
   807c8:	2200      	movs	r2, #0
   807ca:	701a      	strb	r2, [r3, #0]
	tx_packet.addr[1] = 0;							// TWI slave memory address data LSB
   807cc:	705a      	strb	r2, [r3, #1]
	tx_packet.addr_length = 0;						// TWI slave memory address data size
   807ce:	605a      	str	r2, [r3, #4]
	tx_packet.chip = recipient_addr;				// TWI slave bus address
   807d0:	741d      	strb	r5, [r3, #16]
	tx_packet.buffer = (void*) tx_buffer;			// transfer data source buffer
   807d2:	609c      	str	r4, [r3, #8]
	tx_packet.length = data_length;					// transfer data size (bytes)
   807d4:	60d9      	str	r1, [r3, #12]

	/* Performs a multi-byte write access then checks the result */
	uint32_t status = twi_master_write(TWI_PORT, &tx_packet);
   807d6:	4805      	ldr	r0, [pc, #20]	; (807ec <twi_send_packet+0x40>)
   807d8:	4619      	mov	r1, r3
   807da:	4b05      	ldr	r3, [pc, #20]	; (807f0 <twi_send_packet+0x44>)
   807dc:	4798      	blx	r3
   807de:	bd70      	pop	{r4, r5, r6, pc}
   807e0:	00084c98 	.word	0x00084c98
   807e4:	00081c59 	.word	0x00081c59
   807e8:	20070b84 	.word	0x20070b84
   807ec:	4008c000 	.word	0x4008c000
   807f0:	000806c1 	.word	0x000806c1

000807f4 <twi_request_packet>:
	// printf("Status: %d\r\n", (int) status);
}

void twi_request_packet(uint8_t *rx_buffer, uint8_t recipient_addr)
{
   807f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   807f6:	4607      	mov	r7, r0
	uint8_t data_length = 0;
	if (recipient_addr == SLAVE_ADDR_ARM)
	{
		data_length = RX_ARM_LENGTH;
   807f8:	2902      	cmp	r1, #2
   807fa:	bf14      	ite	ne
   807fc:	2005      	movne	r0, #5
   807fe:	2003      	moveq	r0, #3
	else 
	{
		data_length = RX_NAV_LENGTH;
	}
	
	rx_packet.addr[0] = 0;							// TWI slave memory address data MSB
   80800:	4b0b      	ldr	r3, [pc, #44]	; (80830 <twi_request_packet+0x3c>)
   80802:	2200      	movs	r2, #0
   80804:	701a      	strb	r2, [r3, #0]
	rx_packet.addr[1] = 0;							// TWI slave memory address data LSB
   80806:	705a      	strb	r2, [r3, #1]
	rx_packet.addr_length = 0;						// TWI slave memory address data size
   80808:	605a      	str	r2, [r3, #4]
	rx_packet.chip = recipient_addr;				// TWI slave bus address
   8080a:	7419      	strb	r1, [r3, #16]
	rx_packet.buffer = (void*) rx_buffer;			// transfer data source buffer
   8080c:	609f      	str	r7, [r3, #8]
	rx_packet.length = data_length;					// transfer data size (bytes)
   8080e:	60d8      	str	r0, [r3, #12]
	
	/* Performs a multi-byte read access then checks the result */
	while (twi_master_read(TWI_PORT, &rx_packet) != TWI_SUCCESS);
   80810:	4e08      	ldr	r6, [pc, #32]	; (80834 <twi_request_packet+0x40>)
   80812:	461d      	mov	r5, r3
   80814:	4c08      	ldr	r4, [pc, #32]	; (80838 <twi_request_packet+0x44>)
   80816:	4630      	mov	r0, r6
   80818:	4629      	mov	r1, r5
   8081a:	47a0      	blx	r4
   8081c:	2800      	cmp	r0, #0
   8081e:	d1fa      	bne.n	80816 <twi_request_packet+0x22>
	// indicate();
	
	printf("Receiving: %x, %x, %x\r\n", rx_buffer[0], rx_buffer[1], rx_buffer[2]);
   80820:	4806      	ldr	r0, [pc, #24]	; (8083c <twi_request_packet+0x48>)
   80822:	7839      	ldrb	r1, [r7, #0]
   80824:	787a      	ldrb	r2, [r7, #1]
   80826:	78bb      	ldrb	r3, [r7, #2]
   80828:	4c05      	ldr	r4, [pc, #20]	; (80840 <twi_request_packet+0x4c>)
   8082a:	47a0      	blx	r4
   8082c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8082e:	bf00      	nop
   80830:	20070b98 	.word	0x20070b98
   80834:	4008c000 	.word	0x4008c000
   80838:	000805ed 	.word	0x000805ed
   8083c:	00084cb0 	.word	0x00084cb0
   80840:	00081c59 	.word	0x00081c59

00080844 <twi_nav_init>:
		// Something went wrong..
	}
}

void twi_nav_init(uint8_t object_id, uint8_t *tx_nav_buffer, uint8_t *rx_nav_buffer)
{
   80844:	b510      	push	{r4, lr}
   80846:	4614      	mov	r4, r2
	tx_nav_buffer[0] = object_id;
   80848:	7008      	strb	r0, [r1, #0]

	twi_send_packet(tx_nav_buffer, SLAVE_ADDR_NAV);
   8084a:	4608      	mov	r0, r1
   8084c:	2103      	movs	r1, #3
   8084e:	4b03      	ldr	r3, [pc, #12]	; (8085c <twi_nav_init+0x18>)
   80850:	4798      	blx	r3
	twi_request_packet(rx_nav_buffer, SLAVE_ADDR_NAV);
   80852:	4620      	mov	r0, r4
   80854:	2103      	movs	r1, #3
   80856:	4b02      	ldr	r3, [pc, #8]	; (80860 <twi_nav_init+0x1c>)
   80858:	4798      	blx	r3
   8085a:	bd10      	pop	{r4, pc}
   8085c:	000807ad 	.word	0x000807ad
   80860:	000807f5 	.word	0x000807f5

00080864 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80864:	b5f0      	push	{r4, r5, r6, r7, lr}
   80866:	b083      	sub	sp, #12
   80868:	4604      	mov	r4, r0
   8086a:	460d      	mov	r5, r1
	uint32_t val = 0;
   8086c:	2300      	movs	r3, #0
   8086e:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80870:	4b1f      	ldr	r3, [pc, #124]	; (808f0 <usart_serial_getchar+0x8c>)
   80872:	4298      	cmp	r0, r3
   80874:	d107      	bne.n	80886 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80876:	461f      	mov	r7, r3
   80878:	4e1e      	ldr	r6, [pc, #120]	; (808f4 <usart_serial_getchar+0x90>)
   8087a:	4638      	mov	r0, r7
   8087c:	4629      	mov	r1, r5
   8087e:	47b0      	blx	r6
   80880:	2800      	cmp	r0, #0
   80882:	d1fa      	bne.n	8087a <usart_serial_getchar+0x16>
   80884:	e019      	b.n	808ba <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80886:	4b1c      	ldr	r3, [pc, #112]	; (808f8 <usart_serial_getchar+0x94>)
   80888:	4298      	cmp	r0, r3
   8088a:	d109      	bne.n	808a0 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   8088c:	461f      	mov	r7, r3
   8088e:	4e1b      	ldr	r6, [pc, #108]	; (808fc <usart_serial_getchar+0x98>)
   80890:	4638      	mov	r0, r7
   80892:	a901      	add	r1, sp, #4
   80894:	47b0      	blx	r6
   80896:	2800      	cmp	r0, #0
   80898:	d1fa      	bne.n	80890 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   8089a:	9b01      	ldr	r3, [sp, #4]
   8089c:	702b      	strb	r3, [r5, #0]
   8089e:	e019      	b.n	808d4 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   808a0:	4b17      	ldr	r3, [pc, #92]	; (80900 <usart_serial_getchar+0x9c>)
   808a2:	4298      	cmp	r0, r3
   808a4:	d109      	bne.n	808ba <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   808a6:	461e      	mov	r6, r3
   808a8:	4c14      	ldr	r4, [pc, #80]	; (808fc <usart_serial_getchar+0x98>)
   808aa:	4630      	mov	r0, r6
   808ac:	a901      	add	r1, sp, #4
   808ae:	47a0      	blx	r4
   808b0:	2800      	cmp	r0, #0
   808b2:	d1fa      	bne.n	808aa <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   808b4:	9b01      	ldr	r3, [sp, #4]
   808b6:	702b      	strb	r3, [r5, #0]
   808b8:	e018      	b.n	808ec <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   808ba:	4b12      	ldr	r3, [pc, #72]	; (80904 <usart_serial_getchar+0xa0>)
   808bc:	429c      	cmp	r4, r3
   808be:	d109      	bne.n	808d4 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   808c0:	461e      	mov	r6, r3
   808c2:	4c0e      	ldr	r4, [pc, #56]	; (808fc <usart_serial_getchar+0x98>)
   808c4:	4630      	mov	r0, r6
   808c6:	a901      	add	r1, sp, #4
   808c8:	47a0      	blx	r4
   808ca:	2800      	cmp	r0, #0
   808cc:	d1fa      	bne.n	808c4 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   808ce:	9b01      	ldr	r3, [sp, #4]
   808d0:	702b      	strb	r3, [r5, #0]
   808d2:	e00b      	b.n	808ec <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   808d4:	4b0c      	ldr	r3, [pc, #48]	; (80908 <usart_serial_getchar+0xa4>)
   808d6:	429c      	cmp	r4, r3
   808d8:	d108      	bne.n	808ec <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   808da:	461e      	mov	r6, r3
   808dc:	4c07      	ldr	r4, [pc, #28]	; (808fc <usart_serial_getchar+0x98>)
   808de:	4630      	mov	r0, r6
   808e0:	a901      	add	r1, sp, #4
   808e2:	47a0      	blx	r4
   808e4:	2800      	cmp	r0, #0
   808e6:	d1fa      	bne.n	808de <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   808e8:	9b01      	ldr	r3, [sp, #4]
   808ea:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   808ec:	b003      	add	sp, #12
   808ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
   808f0:	400e0800 	.word	0x400e0800
   808f4:	00080cd1 	.word	0x00080cd1
   808f8:	40098000 	.word	0x40098000
   808fc:	00080c1d 	.word	0x00080c1d
   80900:	4009c000 	.word	0x4009c000
   80904:	400a0000 	.word	0x400a0000
   80908:	400a4000 	.word	0x400a4000

0008090c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   8090c:	b570      	push	{r4, r5, r6, lr}
   8090e:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80910:	4b21      	ldr	r3, [pc, #132]	; (80998 <usart_serial_putchar+0x8c>)
   80912:	4298      	cmp	r0, r3
   80914:	d107      	bne.n	80926 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80916:	461e      	mov	r6, r3
   80918:	4d20      	ldr	r5, [pc, #128]	; (8099c <usart_serial_putchar+0x90>)
   8091a:	4630      	mov	r0, r6
   8091c:	4621      	mov	r1, r4
   8091e:	47a8      	blx	r5
   80920:	2800      	cmp	r0, #0
   80922:	d1fa      	bne.n	8091a <usart_serial_putchar+0xe>
   80924:	e02b      	b.n	8097e <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80926:	4b1e      	ldr	r3, [pc, #120]	; (809a0 <usart_serial_putchar+0x94>)
   80928:	4298      	cmp	r0, r3
   8092a:	d107      	bne.n	8093c <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   8092c:	461e      	mov	r6, r3
   8092e:	4d1d      	ldr	r5, [pc, #116]	; (809a4 <usart_serial_putchar+0x98>)
   80930:	4630      	mov	r0, r6
   80932:	4621      	mov	r1, r4
   80934:	47a8      	blx	r5
   80936:	2800      	cmp	r0, #0
   80938:	d1fa      	bne.n	80930 <usart_serial_putchar+0x24>
   8093a:	e022      	b.n	80982 <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   8093c:	4b1a      	ldr	r3, [pc, #104]	; (809a8 <usart_serial_putchar+0x9c>)
   8093e:	4298      	cmp	r0, r3
   80940:	d107      	bne.n	80952 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   80942:	461e      	mov	r6, r3
   80944:	4d17      	ldr	r5, [pc, #92]	; (809a4 <usart_serial_putchar+0x98>)
   80946:	4630      	mov	r0, r6
   80948:	4621      	mov	r1, r4
   8094a:	47a8      	blx	r5
   8094c:	2800      	cmp	r0, #0
   8094e:	d1fa      	bne.n	80946 <usart_serial_putchar+0x3a>
   80950:	e019      	b.n	80986 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80952:	4b16      	ldr	r3, [pc, #88]	; (809ac <usart_serial_putchar+0xa0>)
   80954:	4298      	cmp	r0, r3
   80956:	d107      	bne.n	80968 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80958:	461e      	mov	r6, r3
   8095a:	4d12      	ldr	r5, [pc, #72]	; (809a4 <usart_serial_putchar+0x98>)
   8095c:	4630      	mov	r0, r6
   8095e:	4621      	mov	r1, r4
   80960:	47a8      	blx	r5
   80962:	2800      	cmp	r0, #0
   80964:	d1fa      	bne.n	8095c <usart_serial_putchar+0x50>
   80966:	e010      	b.n	8098a <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80968:	4b11      	ldr	r3, [pc, #68]	; (809b0 <usart_serial_putchar+0xa4>)
   8096a:	4298      	cmp	r0, r3
   8096c:	d10f      	bne.n	8098e <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   8096e:	461e      	mov	r6, r3
   80970:	4d0c      	ldr	r5, [pc, #48]	; (809a4 <usart_serial_putchar+0x98>)
   80972:	4630      	mov	r0, r6
   80974:	4621      	mov	r1, r4
   80976:	47a8      	blx	r5
   80978:	2800      	cmp	r0, #0
   8097a:	d1fa      	bne.n	80972 <usart_serial_putchar+0x66>
   8097c:	e009      	b.n	80992 <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   8097e:	2001      	movs	r0, #1
   80980:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80982:	2001      	movs	r0, #1
   80984:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80986:	2001      	movs	r0, #1
   80988:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   8098a:	2001      	movs	r0, #1
   8098c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   8098e:	2000      	movs	r0, #0
   80990:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   80992:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   80994:	bd70      	pop	{r4, r5, r6, pc}
   80996:	bf00      	nop
   80998:	400e0800 	.word	0x400e0800
   8099c:	00080cc1 	.word	0x00080cc1
   809a0:	40098000 	.word	0x40098000
   809a4:	00080c09 	.word	0x00080c09
   809a8:	4009c000 	.word	0x4009c000
   809ac:	400a0000 	.word	0x400a0000
   809b0:	400a4000 	.word	0x400a4000

000809b4 <configureConsole>:
#include "conf_board.h"
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   809b4:	b530      	push	{r4, r5, lr}
   809b6:	b085      	sub	sp, #20
   809b8:	2008      	movs	r0, #8
   809ba:	4d12      	ldr	r5, [pc, #72]	; (80a04 <configureConsole+0x50>)
   809bc:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   809be:	4c12      	ldr	r4, [pc, #72]	; (80a08 <configureConsole+0x54>)
   809c0:	4b12      	ldr	r3, [pc, #72]	; (80a0c <configureConsole+0x58>)
   809c2:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   809c4:	4a12      	ldr	r2, [pc, #72]	; (80a10 <configureConsole+0x5c>)
   809c6:	4b13      	ldr	r3, [pc, #76]	; (80a14 <configureConsole+0x60>)
   809c8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   809ca:	4a13      	ldr	r2, [pc, #76]	; (80a18 <configureConsole+0x64>)
   809cc:	4b13      	ldr	r3, [pc, #76]	; (80a1c <configureConsole+0x68>)
   809ce:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   809d0:	4b13      	ldr	r3, [pc, #76]	; (80a20 <configureConsole+0x6c>)
   809d2:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   809d4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   809d8:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   809da:	f44f 6300 	mov.w	r3, #2048	; 0x800
   809de:	9303      	str	r3, [sp, #12]
   809e0:	2008      	movs	r0, #8
   809e2:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   809e4:	4620      	mov	r0, r4
   809e6:	a901      	add	r1, sp, #4
   809e8:	4b0e      	ldr	r3, [pc, #56]	; (80a24 <configureConsole+0x70>)
   809ea:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   809ec:	4d0e      	ldr	r5, [pc, #56]	; (80a28 <configureConsole+0x74>)
   809ee:	682b      	ldr	r3, [r5, #0]
   809f0:	6898      	ldr	r0, [r3, #8]
   809f2:	2100      	movs	r1, #0
   809f4:	4c0d      	ldr	r4, [pc, #52]	; (80a2c <configureConsole+0x78>)
   809f6:	47a0      	blx	r4
	setbuf(stdin, NULL);
   809f8:	682b      	ldr	r3, [r5, #0]
   809fa:	6858      	ldr	r0, [r3, #4]
   809fc:	2100      	movs	r1, #0
   809fe:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
   80a00:	b005      	add	sp, #20
   80a02:	bd30      	pop	{r4, r5, pc}
   80a04:	00081551 	.word	0x00081551
   80a08:	400e0800 	.word	0x400e0800
   80a0c:	20070c04 	.word	0x20070c04
   80a10:	0008090d 	.word	0x0008090d
   80a14:	20070c00 	.word	0x20070c00
   80a18:	00080865 	.word	0x00080865
   80a1c:	20070b80 	.word	0x20070b80
   80a20:	0501bd00 	.word	0x0501bd00
   80a24:	00080c89 	.word	0x00080c89
   80a28:	20070568 	.word	0x20070568
   80a2c:	00081e01 	.word	0x00081e01

00080a30 <initPin21>:
	
}

/* This method initialize channel instance and configure PWM channel 4 for pin 9,
selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin21(void){
   80a30:	b538      	push	{r3, r4, r5, lr}
	
	pio_configure_pin(PIN_21, PIO_TYPE_PIO_PERIPH_B);
   80a32:	2055      	movs	r0, #85	; 0x55
   80a34:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80a38:	4b0b      	ldr	r3, [pc, #44]	; (80a68 <initPin21+0x38>)
   80a3a:	4798      	blx	r3
	/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
	PWM_pin_21.channel = PWM_CHANNEL_4;
   80a3c:	4b0b      	ldr	r3, [pc, #44]	; (80a6c <initPin21+0x3c>)
   80a3e:	2404      	movs	r4, #4
   80a40:	601c      	str	r4, [r3, #0]
	PWM_pin_21.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80a42:	220b      	movs	r2, #11
   80a44:	605a      	str	r2, [r3, #4]
	PWM_pin_21.polarity = PWM_LOW;
   80a46:	2200      	movs	r2, #0
   80a48:	729a      	strb	r2, [r3, #10]
	PWM_pin_21.alignment = PWM_ALIGN_LEFT;
   80a4a:	811a      	strh	r2, [r3, #8]
	PWM_pin_21.ul_period = 7500;
   80a4c:	f641 514c 	movw	r1, #7500	; 0x1d4c
   80a50:	6119      	str	r1, [r3, #16]
	PWM_pin_21.ul_duty = 0;
   80a52:	60da      	str	r2, [r3, #12]
	
	/*Initializing channel after setting things up*/
	pwm_channel_init(PWM, &PWM_pin_21);
   80a54:	4d06      	ldr	r5, [pc, #24]	; (80a70 <initPin21+0x40>)
   80a56:	4628      	mov	r0, r5
   80a58:	4619      	mov	r1, r3
   80a5a:	4b06      	ldr	r3, [pc, #24]	; (80a74 <initPin21+0x44>)
   80a5c:	4798      	blx	r3
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_4);
   80a5e:	4628      	mov	r0, r5
   80a60:	4621      	mov	r1, r4
   80a62:	4b05      	ldr	r3, [pc, #20]	; (80a78 <initPin21+0x48>)
   80a64:	4798      	blx	r3
   80a66:	bd38      	pop	{r3, r4, r5, pc}
   80a68:	00081211 	.word	0x00081211
   80a6c:	20070bd4 	.word	0x20070bd4
   80a70:	40094000 	.word	0x40094000
   80a74:	0008044d 	.word	0x0008044d
   80a78:	00080551 	.word	0x00080551

00080a7c <initPin22>:
}

/* This method initialize channel instance and configure PWM channel 5 for pin 8,
selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin22(void){
   80a7c:	b538      	push	{r3, r4, r5, lr}
	
	pio_configure_pin(PIN_22, PIO_TYPE_PIO_PERIPH_B);
   80a7e:	2056      	movs	r0, #86	; 0x56
   80a80:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80a84:	4b0b      	ldr	r3, [pc, #44]	; (80ab4 <initPin22+0x38>)
   80a86:	4798      	blx	r3
	/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
	PWM_pin_22.channel = PWM_CHANNEL_5;
   80a88:	4b0b      	ldr	r3, [pc, #44]	; (80ab8 <initPin22+0x3c>)
   80a8a:	2405      	movs	r4, #5
   80a8c:	601c      	str	r4, [r3, #0]
	PWM_pin_22.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80a8e:	220b      	movs	r2, #11
   80a90:	605a      	str	r2, [r3, #4]
	PWM_pin_22.polarity = PWM_LOW;
   80a92:	2200      	movs	r2, #0
   80a94:	729a      	strb	r2, [r3, #10]
	PWM_pin_22.alignment = PWM_ALIGN_LEFT;
   80a96:	811a      	strh	r2, [r3, #8]
	PWM_pin_22.ul_period = 7500;
   80a98:	f641 514c 	movw	r1, #7500	; 0x1d4c
   80a9c:	6119      	str	r1, [r3, #16]
	PWM_pin_22.ul_duty = 0;
   80a9e:	60da      	str	r2, [r3, #12]
	
	/*Initializing channel after setting things up*/
	pwm_channel_init(PWM, &PWM_pin_22);
   80aa0:	4d06      	ldr	r5, [pc, #24]	; (80abc <initPin22+0x40>)
   80aa2:	4628      	mov	r0, r5
   80aa4:	4619      	mov	r1, r3
   80aa6:	4b06      	ldr	r3, [pc, #24]	; (80ac0 <initPin22+0x44>)
   80aa8:	4798      	blx	r3
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_5);
   80aaa:	4628      	mov	r0, r5
   80aac:	4621      	mov	r1, r4
   80aae:	4b05      	ldr	r3, [pc, #20]	; (80ac4 <initPin22+0x48>)
   80ab0:	4798      	blx	r3
   80ab2:	bd38      	pop	{r3, r4, r5, pc}
   80ab4:	00081211 	.word	0x00081211
   80ab8:	20070bac 	.word	0x20070bac
   80abc:	40094000 	.word	0x40094000
   80ac0:	0008044d 	.word	0x0008044d
   80ac4:	00080551 	.word	0x00080551

00080ac8 <PWM_init>:
pwm_channel_t PWM_pin_21;
pwm_channel_t PWM_pin_22;


/* This method configure PWM clock   */
void PWM_init(void){
   80ac8:	b530      	push	{r4, r5, lr}
   80aca:	b085      	sub	sp, #20
	
	//Enable the module clock for the PWM peripheral
	pmc_enable_periph_clk(ID_PWM);
   80acc:	2024      	movs	r0, #36	; 0x24
   80ace:	4b0d      	ldr	r3, [pc, #52]	; (80b04 <PWM_init+0x3c>)
   80ad0:	4798      	blx	r3
	
	/*Disable PWM channels for appropriate configuration*/
	pwm_channel_disable(PWM,PWM_CHANNEL_4);
   80ad2:	4c0d      	ldr	r4, [pc, #52]	; (80b08 <PWM_init+0x40>)
   80ad4:	4620      	mov	r0, r4
   80ad6:	2104      	movs	r1, #4
   80ad8:	4d0c      	ldr	r5, [pc, #48]	; (80b0c <PWM_init+0x44>)
   80ada:	47a8      	blx	r5
	pwm_channel_disable(PWM,PWM_CHANNEL_5);
   80adc:	4620      	mov	r0, r4
   80ade:	2105      	movs	r1, #5
   80ae0:	47a8      	blx	r5
	
	/*Setup clock for PWM module*/
	pwm_clock_t PWMDAC_clock_config = {
   80ae2:	4b0b      	ldr	r3, [pc, #44]	; (80b10 <PWM_init+0x48>)
   80ae4:	9301      	str	r3, [sp, #4]
   80ae6:	2300      	movs	r3, #0
   80ae8:	9302      	str	r3, [sp, #8]
   80aea:	4b0a      	ldr	r3, [pc, #40]	; (80b14 <PWM_init+0x4c>)
   80aec:	9303      	str	r3, [sp, #12]
		.ul_clka = 1000000,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &PWMDAC_clock_config);
   80aee:	4620      	mov	r0, r4
   80af0:	a901      	add	r1, sp, #4
   80af2:	4b09      	ldr	r3, [pc, #36]	; (80b18 <PWM_init+0x50>)
   80af4:	4798      	blx	r3
	
	//Methods for initializing PWM for pin 8 and 9
	initPin21();
   80af6:	4b09      	ldr	r3, [pc, #36]	; (80b1c <PWM_init+0x54>)
   80af8:	4798      	blx	r3
	initPin22();
   80afa:	4b09      	ldr	r3, [pc, #36]	; (80b20 <PWM_init+0x58>)
   80afc:	4798      	blx	r3
	
}
   80afe:	b005      	add	sp, #20
   80b00:	bd30      	pop	{r4, r5, pc}
   80b02:	bf00      	nop
   80b04:	00081551 	.word	0x00081551
   80b08:	40094000 	.word	0x40094000
   80b0c:	0008055d 	.word	0x0008055d
   80b10:	000f4240 	.word	0x000f4240
   80b14:	0501bd00 	.word	0x0501bd00
   80b18:	0008040d 	.word	0x0008040d
   80b1c:	00080a31 	.word	0x00080a31
   80b20:	00080a7d 	.word	0x00080a7d

00080b24 <pin12_edge_handler>:
#include <inttypes.h>
#include "StepCounter_ISR.h"
#include "consoleFunctions.h"

void pin12_edge_handler(const uint32_t id, const uint32_t index)
{
   80b24:	b508      	push	{r3, lr}
	if (pio_get(PIOC, PIO_TYPE_PIO_INPUT, PIO_PC12)){
   80b26:	4806      	ldr	r0, [pc, #24]	; (80b40 <pin12_edge_handler+0x1c>)
   80b28:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80b2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80b30:	4b04      	ldr	r3, [pc, #16]	; (80b44 <pin12_edge_handler+0x20>)
   80b32:	4798      	blx	r3
   80b34:	b118      	cbz	r0, 80b3e <pin12_edge_handler+0x1a>
		//increase the counter value
		counter_2++;
   80b36:	4b04      	ldr	r3, [pc, #16]	; (80b48 <pin12_edge_handler+0x24>)
   80b38:	881a      	ldrh	r2, [r3, #0]
   80b3a:	3201      	adds	r2, #1
   80b3c:	801a      	strh	r2, [r3, #0]
   80b3e:	bd08      	pop	{r3, pc}
   80b40:	400e1200 	.word	0x400e1200
   80b44:	0008111d 	.word	0x0008111d
   80b48:	20070bfc 	.word	0x20070bfc

00080b4c <pin14_edge_handler>:
	}
	
}

void pin14_edge_handler(const uint32_t id, const uint32_t index)
{
   80b4c:	b508      	push	{r3, lr}
	// Checks if pin 51 is high
	if (pio_get(PIOB, PIO_TYPE_PIO_INPUT, PIO_PB14)){
   80b4e:	4806      	ldr	r0, [pc, #24]	; (80b68 <pin14_edge_handler+0x1c>)
   80b50:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80b54:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80b58:	4b04      	ldr	r3, [pc, #16]	; (80b6c <pin14_edge_handler+0x20>)
   80b5a:	4798      	blx	r3
   80b5c:	b118      	cbz	r0, 80b66 <pin14_edge_handler+0x1a>
		//Increase the counter value
		counter_1++;
   80b5e:	4b04      	ldr	r3, [pc, #16]	; (80b70 <pin14_edge_handler+0x24>)
   80b60:	881a      	ldrh	r2, [r3, #0]
   80b62:	3201      	adds	r2, #1
   80b64:	801a      	strh	r2, [r3, #0]
   80b66:	bd08      	pop	{r3, pc}
   80b68:	400e1000 	.word	0x400e1000
   80b6c:	0008111d 	.word	0x0008111d
   80b70:	20070bfe 	.word	0x20070bfe

00080b74 <attach_interupt>:

/*
* Runs one time when program starts.
*/
void attach_interupt(void)
{
   80b74:	b570      	push	{r4, r5, r6, lr}
   80b76:	b082      	sub	sp, #8

	//Enable the module clock to the PIOB peripheral
	pmc_enable_periph_clk(ID_PIOB);
   80b78:	200c      	movs	r0, #12
   80b7a:	4c1a      	ldr	r4, [pc, #104]	; (80be4 <attach_interupt+0x70>)
   80b7c:	47a0      	blx	r4
	//Enable the module clock to the PIOC peripheral
	pmc_enable_periph_clk(ID_PIOC);
   80b7e:	200d      	movs	r0, #13
   80b80:	47a0      	blx	r4
	//Set pin 12 direction on PIOC as input, with pullup
	pio_set_input(PIOC,PIO_PC12,PIO_PULLUP);
   80b82:	4d19      	ldr	r5, [pc, #100]	; (80be8 <attach_interupt+0x74>)
   80b84:	4628      	mov	r0, r5
   80b86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80b8a:	2201      	movs	r2, #1
   80b8c:	4e17      	ldr	r6, [pc, #92]	; (80bec <attach_interupt+0x78>)
   80b8e:	47b0      	blx	r6
	//Set pin 14 direction on PIOB as input, with pullup
	pio_set_input(PIOB,PIO_PB14,PIO_PULLUP);
   80b90:	4c17      	ldr	r4, [pc, #92]	; (80bf0 <attach_interupt+0x7c>)
   80b92:	4620      	mov	r0, r4
   80b94:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80b98:	2201      	movs	r2, #1
   80b9a:	47b0      	blx	r6
	//Configure the input pin 12 interrupt mode and handler pin51
	pio_handler_set(PIOC, ID_PIOC, PIO_PC12, PIO_IT_RISE_EDGE, pin12_edge_handler);
   80b9c:	4b15      	ldr	r3, [pc, #84]	; (80bf4 <attach_interupt+0x80>)
   80b9e:	9300      	str	r3, [sp, #0]
   80ba0:	4628      	mov	r0, r5
   80ba2:	210d      	movs	r1, #13
   80ba4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80ba8:	2370      	movs	r3, #112	; 0x70
   80baa:	4e13      	ldr	r6, [pc, #76]	; (80bf8 <attach_interupt+0x84>)
   80bac:	47b0      	blx	r6
	//Configure the input pin 14 interrupt mode and handler pin53
	pio_handler_set(PIOB, ID_PIOB, PIO_PB14, PIO_IT_RISE_EDGE, pin14_edge_handler);
   80bae:	4b13      	ldr	r3, [pc, #76]	; (80bfc <attach_interupt+0x88>)
   80bb0:	9300      	str	r3, [sp, #0]
   80bb2:	4620      	mov	r0, r4
   80bb4:	210c      	movs	r1, #12
   80bb6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80bba:	2370      	movs	r3, #112	; 0x70
   80bbc:	47b0      	blx	r6
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOC,PIO_PC12);
   80bbe:	4628      	mov	r0, r5
   80bc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80bc4:	4d0e      	ldr	r5, [pc, #56]	; (80c00 <attach_interupt+0x8c>)
   80bc6:	47a8      	blx	r5
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOB,PIO_PB14);
   80bc8:	4620      	mov	r0, r4
   80bca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80bce:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80bd0:	4b0c      	ldr	r3, [pc, #48]	; (80c04 <attach_interupt+0x90>)
   80bd2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80bd6:	601a      	str	r2, [r3, #0]
   80bd8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80bdc:	601a      	str	r2, [r3, #0]
	//Enable interrupt handling from the PIOB module:
	NVIC_EnableIRQ(PIOB_IRQn);
	// 	NVIC_EnableIRQ((IRQn_Type) ID_USART1);
	// 	usart_enable_interrupt(CONF_UART, UART_IER_RXRDY);

}
   80bde:	b002      	add	sp, #8
   80be0:	bd70      	pop	{r4, r5, r6, pc}
   80be2:	bf00      	nop
   80be4:	00081551 	.word	0x00081551
   80be8:	400e1200 	.word	0x400e1200
   80bec:	00081175 	.word	0x00081175
   80bf0:	400e1000 	.word	0x400e1000
   80bf4:	00080b25 	.word	0x00080b25
   80bf8:	000813dd 	.word	0x000813dd
   80bfc:	00080b4d 	.word	0x00080b4d
   80c00:	00081201 	.word	0x00081201
   80c04:	e000e100 	.word	0xe000e100

00080c08 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   80c08:	6943      	ldr	r3, [r0, #20]
   80c0a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   80c0e:	bf1d      	ittte	ne
   80c10:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80c14:	61c1      	strne	r1, [r0, #28]
	return 0;
   80c16:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80c18:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80c1a:	4770      	bx	lr

00080c1c <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80c1c:	6943      	ldr	r3, [r0, #20]
   80c1e:	f013 0f01 	tst.w	r3, #1
   80c22:	d005      	beq.n	80c30 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80c24:	6983      	ldr	r3, [r0, #24]
   80c26:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80c2a:	600b      	str	r3, [r1, #0]

	return 0;
   80c2c:	2000      	movs	r0, #0
   80c2e:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80c30:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80c32:	4770      	bx	lr

00080c34 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80c34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80c38:	460e      	mov	r6, r1
   80c3a:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80c3c:	3801      	subs	r0, #1
   80c3e:	2802      	cmp	r0, #2
   80c40:	d80f      	bhi.n	80c62 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   80c42:	b192      	cbz	r2, 80c6a <_write+0x36>
   80c44:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80c46:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80c84 <_write+0x50>
   80c4a:	4f0d      	ldr	r7, [pc, #52]	; (80c80 <_write+0x4c>)
   80c4c:	f8d8 0000 	ldr.w	r0, [r8]
   80c50:	5d31      	ldrb	r1, [r6, r4]
   80c52:	683b      	ldr	r3, [r7, #0]
   80c54:	4798      	blx	r3
   80c56:	2800      	cmp	r0, #0
   80c58:	db0a      	blt.n	80c70 <_write+0x3c>
			return -1;
		}
		++nChars;
   80c5a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80c5c:	42a5      	cmp	r5, r4
   80c5e:	d1f5      	bne.n	80c4c <_write+0x18>
   80c60:	e00a      	b.n	80c78 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   80c62:	f04f 30ff 	mov.w	r0, #4294967295
   80c66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80c6a:	2000      	movs	r0, #0
   80c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80c70:	f04f 30ff 	mov.w	r0, #4294967295
   80c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80c78:	4620      	mov	r0, r4
	}
	return nChars;
}
   80c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80c7e:	bf00      	nop
   80c80:	20070c00 	.word	0x20070c00
   80c84:	20070c04 	.word	0x20070c04

00080c88 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80c88:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80c8a:	23ac      	movs	r3, #172	; 0xac
   80c8c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80c8e:	680a      	ldr	r2, [r1, #0]
   80c90:	684b      	ldr	r3, [r1, #4]
   80c92:	fbb2 f3f3 	udiv	r3, r2, r3
   80c96:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80c98:	1e5c      	subs	r4, r3, #1
   80c9a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80c9e:	4294      	cmp	r4, r2
   80ca0:	d80a      	bhi.n	80cb8 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80ca2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80ca4:	688b      	ldr	r3, [r1, #8]
   80ca6:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80ca8:	f240 2302 	movw	r3, #514	; 0x202
   80cac:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80cb0:	2350      	movs	r3, #80	; 0x50
   80cb2:	6003      	str	r3, [r0, #0]

	return 0;
   80cb4:	2000      	movs	r0, #0
   80cb6:	e000      	b.n	80cba <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80cb8:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80cba:	f85d 4b04 	ldr.w	r4, [sp], #4
   80cbe:	4770      	bx	lr

00080cc0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80cc0:	6943      	ldr	r3, [r0, #20]
   80cc2:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80cc6:	bf1a      	itte	ne
   80cc8:	61c1      	strne	r1, [r0, #28]
	return 0;
   80cca:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80ccc:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80cce:	4770      	bx	lr

00080cd0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80cd0:	6943      	ldr	r3, [r0, #20]
   80cd2:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80cd6:	bf1d      	ittte	ne
   80cd8:	6983      	ldrne	r3, [r0, #24]
   80cda:	700b      	strbne	r3, [r1, #0]
	return 0;
   80cdc:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80cde:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80ce0:	4770      	bx	lr
   80ce2:	bf00      	nop
   80ce4:	0000      	movs	r0, r0
	...

00080ce8 <coordinatesInit>:
	leftWheel( 1500 + ((speed-controlValue)*direction));//New speed for leftWheel
	
}

void coordinatesInit (void)
{
   80ce8:	b510      	push	{r4, lr}
   80cea:	b084      	sub	sp, #16
	int16_t object_buffer[8] = {0};
   80cec:	2300      	movs	r3, #0
   80cee:	9300      	str	r3, [sp, #0]
   80cf0:	9301      	str	r3, [sp, #4]
   80cf2:	9302      	str	r3, [sp, #8]
   80cf4:	9303      	str	r3, [sp, #12]
	arlo_get_object_positions(object_buffer);
   80cf6:	4668      	mov	r0, sp
   80cf8:	4b1d      	ldr	r3, [pc, #116]	; (80d70 <coordinatesInit+0x88>)
   80cfa:	4798      	blx	r3
	
	coord.presentX = 0;
   80cfc:	4c1d      	ldr	r4, [pc, #116]	; (80d74 <coordinatesInit+0x8c>)
   80cfe:	2200      	movs	r2, #0
   80d00:	2300      	movs	r3, #0
   80d02:	e9c4 2300 	strd	r2, r3, [r4]
	coord.presentY = 0;
   80d06:	e9c4 2302 	strd	r2, r3, [r4, #8]
	coord.lastX = 0;
   80d0a:	e9c4 2304 	strd	r2, r3, [r4, #16]
	coord.lastY = -100;
   80d0e:	2000      	movs	r0, #0
   80d10:	4919      	ldr	r1, [pc, #100]	; (80d78 <coordinatesInit+0x90>)
   80d12:	e9c4 0106 	strd	r0, r1, [r4, #24]
// 	coord.cube[1] = object_buffer[3];
// 
// 	coord.glass[0] = object_buffer[4];
// 	coord.glass[1] = object_buffer[5];
	
	coord.sock[0] = 66;
   80d16:	2000      	movs	r0, #0
   80d18:	4918      	ldr	r1, [pc, #96]	; (80d7c <coordinatesInit+0x94>)
   80d1a:	e9c4 010c 	strd	r0, r1, [r4, #48]	; 0x30
	coord.sock[1] = 91;
   80d1e:	a10e      	add	r1, pc, #56	; (adr r1, 80d58 <coordinatesInit+0x70>)
   80d20:	e9d1 0100 	ldrd	r0, r1, [r1]
   80d24:	e9c4 010e 	strd	r0, r1, [r4, #56]	; 0x38

	coord.cube[0] = 160;
   80d28:	2000      	movs	r0, #0
   80d2a:	4915      	ldr	r1, [pc, #84]	; (80d80 <coordinatesInit+0x98>)
   80d2c:	e9c4 0110 	strd	r0, r1, [r4, #64]	; 0x40
	coord.cube[1] = 247;
   80d30:	a10b      	add	r1, pc, #44	; (adr r1, 80d60 <coordinatesInit+0x78>)
   80d32:	e9d1 0100 	ldrd	r0, r1, [r1]
   80d36:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48

	coord.glass[0] = 85;
   80d3a:	2000      	movs	r0, #0
   80d3c:	4911      	ldr	r1, [pc, #68]	; (80d84 <coordinatesInit+0x9c>)
   80d3e:	e9c4 0114 	strd	r0, r1, [r4, #80]	; 0x50
	coord.glass[1] = 338;
   80d42:	a109      	add	r1, pc, #36	; (adr r1, 80d68 <coordinatesInit+0x80>)
   80d44:	e9d1 0100 	ldrd	r0, r1, [r1]
   80d48:	e9c4 0116 	strd	r0, r1, [r4, #88]	; 0x58
	
	

	coord.box[0] = 0;
   80d4c:	e9c4 2318 	strd	r2, r3, [r4, #96]	; 0x60
	coord.box[1] = 0;
   80d50:	e9c4 231a 	strd	r2, r3, [r4, #104]	; 0x68
}
   80d54:	b004      	add	sp, #16
   80d56:	bd10      	pop	{r4, pc}
   80d58:	00000000 	.word	0x00000000
   80d5c:	4056c000 	.word	0x4056c000
   80d60:	00000000 	.word	0x00000000
   80d64:	406ee000 	.word	0x406ee000
   80d68:	00000000 	.word	0x00000000
   80d6c:	40752000 	.word	0x40752000
   80d70:	00080321 	.word	0x00080321
   80d74:	20070c08 	.word	0x20070c08
   80d78:	c0590000 	.word	0xc0590000
   80d7c:	40508000 	.word	0x40508000
   80d80:	40640000 	.word	0x40640000
   80d84:	40554000 	.word	0x40554000

00080d88 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80d88:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80d8a:	685a      	ldr	r2, [r3, #4]
   80d8c:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80d8e:	6842      	ldr	r2, [r0, #4]
   80d90:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80d92:	685a      	ldr	r2, [r3, #4]
   80d94:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80d96:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80d98:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80d9a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80d9c:	6803      	ldr	r3, [r0, #0]
   80d9e:	3301      	adds	r3, #1
   80da0:	6003      	str	r3, [r0, #0]
   80da2:	4770      	bx	lr

00080da4 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80da4:	6843      	ldr	r3, [r0, #4]
   80da6:	6882      	ldr	r2, [r0, #8]
   80da8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80daa:	6883      	ldr	r3, [r0, #8]
   80dac:	6842      	ldr	r2, [r0, #4]
   80dae:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80db0:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80db2:	685a      	ldr	r2, [r3, #4]
   80db4:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80db6:	bf04      	itt	eq
   80db8:	6882      	ldreq	r2, [r0, #8]
   80dba:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80dbc:	2200      	movs	r2, #0
   80dbe:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80dc0:	681a      	ldr	r2, [r3, #0]
   80dc2:	3a01      	subs	r2, #1
   80dc4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80dc6:	6818      	ldr	r0, [r3, #0]
}
   80dc8:	4770      	bx	lr
   80dca:	bf00      	nop

00080dcc <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80dcc:	4b06      	ldr	r3, [pc, #24]	; (80de8 <pxCurrentTCBConst2>)
   80dce:	6819      	ldr	r1, [r3, #0]
   80dd0:	6808      	ldr	r0, [r1, #0]
   80dd2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80dd6:	f380 8809 	msr	PSP, r0
   80dda:	f04f 0000 	mov.w	r0, #0
   80dde:	f380 8811 	msr	BASEPRI, r0
   80de2:	f04e 0e0d 	orr.w	lr, lr, #13
   80de6:	4770      	bx	lr

00080de8 <pxCurrentTCBConst2>:
   80de8:	20070ab8 	.word	0x20070ab8

00080dec <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80dec:	f3ef 8011 	mrs	r0, BASEPRI
   80df0:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80df4:	f381 8811 	msr	BASEPRI, r1
   80df8:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80dfa:	2000      	movs	r0, #0

00080dfc <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80dfc:	f380 8811 	msr	BASEPRI, r0
   80e00:	4770      	bx	lr
   80e02:	bf00      	nop

00080e04 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80e04:	f3ef 8009 	mrs	r0, PSP
   80e08:	4b0c      	ldr	r3, [pc, #48]	; (80e3c <pxCurrentTCBConst>)
   80e0a:	681a      	ldr	r2, [r3, #0]
   80e0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80e10:	6010      	str	r0, [r2, #0]
   80e12:	e92d 4008 	stmdb	sp!, {r3, lr}
   80e16:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80e1a:	f380 8811 	msr	BASEPRI, r0
   80e1e:	f000 f8bb 	bl	80f98 <vTaskSwitchContext>
   80e22:	f04f 0000 	mov.w	r0, #0
   80e26:	f380 8811 	msr	BASEPRI, r0
   80e2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80e2e:	6819      	ldr	r1, [r3, #0]
   80e30:	6808      	ldr	r0, [r1, #0]
   80e32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80e36:	f380 8809 	msr	PSP, r0
   80e3a:	4770      	bx	lr

00080e3c <pxCurrentTCBConst>:
   80e3c:	20070ab8 	.word	0x20070ab8

00080e40 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80e40:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80e42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80e46:	4b05      	ldr	r3, [pc, #20]	; (80e5c <SysTick_Handler+0x1c>)
   80e48:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80e4a:	4b05      	ldr	r3, [pc, #20]	; (80e60 <SysTick_Handler+0x20>)
   80e4c:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80e4e:	4b05      	ldr	r3, [pc, #20]	; (80e64 <SysTick_Handler+0x24>)
   80e50:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80e52:	2000      	movs	r0, #0
   80e54:	4b04      	ldr	r3, [pc, #16]	; (80e68 <SysTick_Handler+0x28>)
   80e56:	4798      	blx	r3
   80e58:	bd08      	pop	{r3, pc}
   80e5a:	bf00      	nop
   80e5c:	e000ed04 	.word	0xe000ed04
   80e60:	00080ded 	.word	0x00080ded
   80e64:	00080e6d 	.word	0x00080e6d
   80e68:	00080dfd 	.word	0x00080dfd

00080e6c <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   80e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80e70:	4b3d      	ldr	r3, [pc, #244]	; (80f68 <vTaskIncrementTick+0xfc>)
   80e72:	681b      	ldr	r3, [r3, #0]
   80e74:	2b00      	cmp	r3, #0
   80e76:	d171      	bne.n	80f5c <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   80e78:	4b3c      	ldr	r3, [pc, #240]	; (80f6c <vTaskIncrementTick+0x100>)
   80e7a:	881a      	ldrh	r2, [r3, #0]
   80e7c:	3201      	adds	r2, #1
   80e7e:	b292      	uxth	r2, r2
   80e80:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80e82:	881b      	ldrh	r3, [r3, #0]
   80e84:	b29b      	uxth	r3, r3
   80e86:	bb03      	cbnz	r3, 80eca <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80e88:	4b39      	ldr	r3, [pc, #228]	; (80f70 <vTaskIncrementTick+0x104>)
   80e8a:	681b      	ldr	r3, [r3, #0]
   80e8c:	681b      	ldr	r3, [r3, #0]
   80e8e:	b11b      	cbz	r3, 80e98 <vTaskIncrementTick+0x2c>
   80e90:	4b38      	ldr	r3, [pc, #224]	; (80f74 <vTaskIncrementTick+0x108>)
   80e92:	4798      	blx	r3
   80e94:	bf00      	nop
   80e96:	e7fd      	b.n	80e94 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   80e98:	4b35      	ldr	r3, [pc, #212]	; (80f70 <vTaskIncrementTick+0x104>)
   80e9a:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80e9c:	4a36      	ldr	r2, [pc, #216]	; (80f78 <vTaskIncrementTick+0x10c>)
   80e9e:	6810      	ldr	r0, [r2, #0]
   80ea0:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80ea2:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80ea4:	4a35      	ldr	r2, [pc, #212]	; (80f7c <vTaskIncrementTick+0x110>)
   80ea6:	6811      	ldr	r1, [r2, #0]
   80ea8:	3101      	adds	r1, #1
   80eaa:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80eac:	681b      	ldr	r3, [r3, #0]
   80eae:	681b      	ldr	r3, [r3, #0]
   80eb0:	b923      	cbnz	r3, 80ebc <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80eb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80eb6:	4b32      	ldr	r3, [pc, #200]	; (80f80 <vTaskIncrementTick+0x114>)
   80eb8:	801a      	strh	r2, [r3, #0]
   80eba:	e006      	b.n	80eca <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80ebc:	4b2c      	ldr	r3, [pc, #176]	; (80f70 <vTaskIncrementTick+0x104>)
   80ebe:	681b      	ldr	r3, [r3, #0]
   80ec0:	68db      	ldr	r3, [r3, #12]
   80ec2:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80ec4:	889a      	ldrh	r2, [r3, #4]
   80ec6:	4b2e      	ldr	r3, [pc, #184]	; (80f80 <vTaskIncrementTick+0x114>)
   80ec8:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80eca:	4b28      	ldr	r3, [pc, #160]	; (80f6c <vTaskIncrementTick+0x100>)
   80ecc:	881a      	ldrh	r2, [r3, #0]
   80ece:	b292      	uxth	r2, r2
   80ed0:	4b2b      	ldr	r3, [pc, #172]	; (80f80 <vTaskIncrementTick+0x114>)
   80ed2:	881b      	ldrh	r3, [r3, #0]
   80ed4:	b29b      	uxth	r3, r3
   80ed6:	429a      	cmp	r2, r3
   80ed8:	d344      	bcc.n	80f64 <vTaskIncrementTick+0xf8>
   80eda:	4b25      	ldr	r3, [pc, #148]	; (80f70 <vTaskIncrementTick+0x104>)
   80edc:	681b      	ldr	r3, [r3, #0]
   80ede:	681b      	ldr	r3, [r3, #0]
   80ee0:	b153      	cbz	r3, 80ef8 <vTaskIncrementTick+0x8c>
   80ee2:	4b23      	ldr	r3, [pc, #140]	; (80f70 <vTaskIncrementTick+0x104>)
   80ee4:	681b      	ldr	r3, [r3, #0]
   80ee6:	68db      	ldr	r3, [r3, #12]
   80ee8:	68dc      	ldr	r4, [r3, #12]
   80eea:	88a3      	ldrh	r3, [r4, #4]
   80eec:	4a1f      	ldr	r2, [pc, #124]	; (80f6c <vTaskIncrementTick+0x100>)
   80eee:	8812      	ldrh	r2, [r2, #0]
   80ef0:	b292      	uxth	r2, r2
   80ef2:	4293      	cmp	r3, r2
   80ef4:	d914      	bls.n	80f20 <vTaskIncrementTick+0xb4>
   80ef6:	e00f      	b.n	80f18 <vTaskIncrementTick+0xac>
   80ef8:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80efc:	4b20      	ldr	r3, [pc, #128]	; (80f80 <vTaskIncrementTick+0x114>)
   80efe:	801a      	strh	r2, [r3, #0]
   80f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80f04:	4b1a      	ldr	r3, [pc, #104]	; (80f70 <vTaskIncrementTick+0x104>)
   80f06:	681b      	ldr	r3, [r3, #0]
   80f08:	68db      	ldr	r3, [r3, #12]
   80f0a:	68dc      	ldr	r4, [r3, #12]
   80f0c:	88a3      	ldrh	r3, [r4, #4]
   80f0e:	4a17      	ldr	r2, [pc, #92]	; (80f6c <vTaskIncrementTick+0x100>)
   80f10:	8812      	ldrh	r2, [r2, #0]
   80f12:	b292      	uxth	r2, r2
   80f14:	4293      	cmp	r3, r2
   80f16:	d907      	bls.n	80f28 <vTaskIncrementTick+0xbc>
   80f18:	4a19      	ldr	r2, [pc, #100]	; (80f80 <vTaskIncrementTick+0x114>)
   80f1a:	8013      	strh	r3, [r2, #0]
   80f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80f20:	4e18      	ldr	r6, [pc, #96]	; (80f84 <vTaskIncrementTick+0x118>)
   80f22:	4f19      	ldr	r7, [pc, #100]	; (80f88 <vTaskIncrementTick+0x11c>)
   80f24:	f8df 806c 	ldr.w	r8, [pc, #108]	; 80f94 <vTaskIncrementTick+0x128>
   80f28:	1d25      	adds	r5, r4, #4
   80f2a:	4628      	mov	r0, r5
   80f2c:	47b0      	blx	r6
   80f2e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80f30:	b113      	cbz	r3, 80f38 <vTaskIncrementTick+0xcc>
   80f32:	f104 0018 	add.w	r0, r4, #24
   80f36:	47b0      	blx	r6
   80f38:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   80f3a:	683a      	ldr	r2, [r7, #0]
   80f3c:	4293      	cmp	r3, r2
   80f3e:	bf88      	it	hi
   80f40:	603b      	strhi	r3, [r7, #0]
   80f42:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   80f46:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80f4a:	4629      	mov	r1, r5
   80f4c:	4b0f      	ldr	r3, [pc, #60]	; (80f8c <vTaskIncrementTick+0x120>)
   80f4e:	4798      	blx	r3
   80f50:	4b07      	ldr	r3, [pc, #28]	; (80f70 <vTaskIncrementTick+0x104>)
   80f52:	681b      	ldr	r3, [r3, #0]
   80f54:	681b      	ldr	r3, [r3, #0]
   80f56:	2b00      	cmp	r3, #0
   80f58:	d1d4      	bne.n	80f04 <vTaskIncrementTick+0x98>
   80f5a:	e7cd      	b.n	80ef8 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   80f5c:	4b0c      	ldr	r3, [pc, #48]	; (80f90 <vTaskIncrementTick+0x124>)
   80f5e:	681a      	ldr	r2, [r3, #0]
   80f60:	3201      	adds	r2, #1
   80f62:	601a      	str	r2, [r3, #0]
   80f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80f68:	20070ab4 	.word	0x20070ab4
   80f6c:	20070ac0 	.word	0x20070ac0
   80f70:	200709e4 	.word	0x200709e4
   80f74:	00080ded 	.word	0x00080ded
   80f78:	20070ac4 	.word	0x20070ac4
   80f7c:	20070abc 	.word	0x20070abc
   80f80:	20070138 	.word	0x20070138
   80f84:	00080da5 	.word	0x00080da5
   80f88:	200709e8 	.word	0x200709e8
   80f8c:	00080d89 	.word	0x00080d89
   80f90:	200709e0 	.word	0x200709e0
   80f94:	200709ec 	.word	0x200709ec

00080f98 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   80f98:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80f9a:	4b1d      	ldr	r3, [pc, #116]	; (81010 <vTaskSwitchContext+0x78>)
   80f9c:	681b      	ldr	r3, [r3, #0]
   80f9e:	b95b      	cbnz	r3, 80fb8 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80fa0:	4b1c      	ldr	r3, [pc, #112]	; (81014 <vTaskSwitchContext+0x7c>)
   80fa2:	681b      	ldr	r3, [r3, #0]
   80fa4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80fa8:	009b      	lsls	r3, r3, #2
   80faa:	4a1b      	ldr	r2, [pc, #108]	; (81018 <vTaskSwitchContext+0x80>)
   80fac:	58d3      	ldr	r3, [r2, r3]
   80fae:	b9cb      	cbnz	r3, 80fe4 <vTaskSwitchContext+0x4c>
   80fb0:	4b18      	ldr	r3, [pc, #96]	; (81014 <vTaskSwitchContext+0x7c>)
   80fb2:	681b      	ldr	r3, [r3, #0]
   80fb4:	b953      	cbnz	r3, 80fcc <vTaskSwitchContext+0x34>
   80fb6:	e005      	b.n	80fc4 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   80fb8:	2201      	movs	r2, #1
   80fba:	4b18      	ldr	r3, [pc, #96]	; (8101c <vTaskSwitchContext+0x84>)
   80fbc:	601a      	str	r2, [r3, #0]
   80fbe:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80fc0:	681a      	ldr	r2, [r3, #0]
   80fc2:	b92a      	cbnz	r2, 80fd0 <vTaskSwitchContext+0x38>
   80fc4:	4b16      	ldr	r3, [pc, #88]	; (81020 <vTaskSwitchContext+0x88>)
   80fc6:	4798      	blx	r3
   80fc8:	bf00      	nop
   80fca:	e7fd      	b.n	80fc8 <vTaskSwitchContext+0x30>
   80fcc:	4b11      	ldr	r3, [pc, #68]	; (81014 <vTaskSwitchContext+0x7c>)
   80fce:	4912      	ldr	r1, [pc, #72]	; (81018 <vTaskSwitchContext+0x80>)
   80fd0:	681a      	ldr	r2, [r3, #0]
   80fd2:	3a01      	subs	r2, #1
   80fd4:	601a      	str	r2, [r3, #0]
   80fd6:	681a      	ldr	r2, [r3, #0]
   80fd8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80fdc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   80fe0:	2a00      	cmp	r2, #0
   80fe2:	d0ed      	beq.n	80fc0 <vTaskSwitchContext+0x28>
   80fe4:	4b0b      	ldr	r3, [pc, #44]	; (81014 <vTaskSwitchContext+0x7c>)
   80fe6:	681b      	ldr	r3, [r3, #0]
   80fe8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80fec:	4a0a      	ldr	r2, [pc, #40]	; (81018 <vTaskSwitchContext+0x80>)
   80fee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80ff2:	685a      	ldr	r2, [r3, #4]
   80ff4:	6852      	ldr	r2, [r2, #4]
   80ff6:	605a      	str	r2, [r3, #4]
   80ff8:	f103 0108 	add.w	r1, r3, #8
   80ffc:	428a      	cmp	r2, r1
   80ffe:	bf04      	itt	eq
   81000:	6852      	ldreq	r2, [r2, #4]
   81002:	605a      	streq	r2, [r3, #4]
   81004:	685b      	ldr	r3, [r3, #4]
   81006:	68da      	ldr	r2, [r3, #12]
   81008:	4b06      	ldr	r3, [pc, #24]	; (81024 <vTaskSwitchContext+0x8c>)
   8100a:	601a      	str	r2, [r3, #0]
   8100c:	bd08      	pop	{r3, pc}
   8100e:	bf00      	nop
   81010:	20070ab4 	.word	0x20070ab4
   81014:	200709e8 	.word	0x200709e8
   81018:	200709ec 	.word	0x200709ec
   8101c:	20070ac8 	.word	0x20070ac8
   81020:	00080ded 	.word	0x00080ded
   81024:	20070ab8 	.word	0x20070ab8

00081028 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   81028:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8102a:	480e      	ldr	r0, [pc, #56]	; (81064 <sysclk_init+0x3c>)
   8102c:	4b0e      	ldr	r3, [pc, #56]	; (81068 <sysclk_init+0x40>)
   8102e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   81030:	2000      	movs	r0, #0
   81032:	213e      	movs	r1, #62	; 0x3e
   81034:	4b0d      	ldr	r3, [pc, #52]	; (8106c <sysclk_init+0x44>)
   81036:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   81038:	4c0d      	ldr	r4, [pc, #52]	; (81070 <sysclk_init+0x48>)
   8103a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   8103c:	2800      	cmp	r0, #0
   8103e:	d0fc      	beq.n	8103a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   81040:	4b0c      	ldr	r3, [pc, #48]	; (81074 <sysclk_init+0x4c>)
   81042:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   81044:	4a0c      	ldr	r2, [pc, #48]	; (81078 <sysclk_init+0x50>)
   81046:	4b0d      	ldr	r3, [pc, #52]	; (8107c <sysclk_init+0x54>)
   81048:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8104a:	4c0d      	ldr	r4, [pc, #52]	; (81080 <sysclk_init+0x58>)
   8104c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8104e:	2800      	cmp	r0, #0
   81050:	d0fc      	beq.n	8104c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   81052:	2010      	movs	r0, #16
   81054:	4b0b      	ldr	r3, [pc, #44]	; (81084 <sysclk_init+0x5c>)
   81056:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   81058:	4b0b      	ldr	r3, [pc, #44]	; (81088 <sysclk_init+0x60>)
   8105a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8105c:	4801      	ldr	r0, [pc, #4]	; (81064 <sysclk_init+0x3c>)
   8105e:	4b02      	ldr	r3, [pc, #8]	; (81068 <sysclk_init+0x40>)
   81060:	4798      	blx	r3
   81062:	bd10      	pop	{r4, pc}
   81064:	0501bd00 	.word	0x0501bd00
   81068:	200700b1 	.word	0x200700b1
   8106c:	000814cd 	.word	0x000814cd
   81070:	00081521 	.word	0x00081521
   81074:	00081531 	.word	0x00081531
   81078:	200d3f01 	.word	0x200d3f01
   8107c:	400e0600 	.word	0x400e0600
   81080:	00081541 	.word	0x00081541
   81084:	00081469 	.word	0x00081469
   81088:	0008165d 	.word	0x0008165d

0008108c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   8108c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8108e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   81092:	4b1b      	ldr	r3, [pc, #108]	; (81100 <board_init+0x74>)
   81094:	605a      	str	r2, [r3, #4]
   81096:	200b      	movs	r0, #11
   81098:	4c1a      	ldr	r4, [pc, #104]	; (81104 <board_init+0x78>)
   8109a:	47a0      	blx	r4
   8109c:	200c      	movs	r0, #12
   8109e:	47a0      	blx	r4
   810a0:	200d      	movs	r0, #13
   810a2:	47a0      	blx	r4
   810a4:	200e      	movs	r0, #14
   810a6:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   810a8:	203b      	movs	r0, #59	; 0x3b
   810aa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   810ae:	4c16      	ldr	r4, [pc, #88]	; (81108 <board_init+0x7c>)
   810b0:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   810b2:	2055      	movs	r0, #85	; 0x55
   810b4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   810b8:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   810ba:	2056      	movs	r0, #86	; 0x56
   810bc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   810c0:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   810c2:	2068      	movs	r0, #104	; 0x68
   810c4:	4911      	ldr	r1, [pc, #68]	; (8110c <board_init+0x80>)
   810c6:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   810c8:	205c      	movs	r0, #92	; 0x5c
   810ca:	4911      	ldr	r1, [pc, #68]	; (81110 <board_init+0x84>)
   810cc:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   810ce:	4811      	ldr	r0, [pc, #68]	; (81114 <board_init+0x88>)
   810d0:	f44f 7140 	mov.w	r1, #768	; 0x300
   810d4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   810d8:	4b0f      	ldr	r3, [pc, #60]	; (81118 <board_init+0x8c>)
   810da:	4798      	blx	r3
		gpio_configure_pin(SPI1_NPCS3_GPIO, SPI1_NPCS3_FLAGS);
#   endif
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   810dc:	2011      	movs	r0, #17
   810de:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   810e2:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   810e4:	2012      	movs	r0, #18
   810e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   810ea:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   810ec:	202b      	movs	r0, #43	; 0x2b
   810ee:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   810f2:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   810f4:	202a      	movs	r0, #42	; 0x2a
   810f6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   810fa:	47a0      	blx	r4
   810fc:	bd10      	pop	{r4, pc}
   810fe:	bf00      	nop
   81100:	400e1a50 	.word	0x400e1a50
   81104:	00081551 	.word	0x00081551
   81108:	00081211 	.word	0x00081211
   8110c:	28000079 	.word	0x28000079
   81110:	28000001 	.word	0x28000001
   81114:	400e0e00 	.word	0x400e0e00
   81118:	000812e5 	.word	0x000812e5

0008111c <pio_get>:
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
   8111c:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
   81120:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
		ul_reg = p_pio->PIO_ODSR;
   81124:	bf0c      	ite	eq
   81126:	6b83      	ldreq	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
   81128:	6bc3      	ldrne	r3, [r0, #60]	; 0x3c
	}

	if ((ul_reg & ul_mask) == 0) {
   8112a:	4213      	tst	r3, r2
		return 0;
	} else {
		return 1;
	}
}
   8112c:	bf0c      	ite	eq
   8112e:	2000      	moveq	r0, #0
   81130:	2001      	movne	r0, #1
   81132:	4770      	bx	lr

00081134 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   81134:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   81136:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8113a:	d016      	beq.n	8116a <pio_set_peripheral+0x36>
   8113c:	d804      	bhi.n	81148 <pio_set_peripheral+0x14>
   8113e:	b1c1      	cbz	r1, 81172 <pio_set_peripheral+0x3e>
   81140:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   81144:	d00a      	beq.n	8115c <pio_set_peripheral+0x28>
   81146:	e013      	b.n	81170 <pio_set_peripheral+0x3c>
   81148:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8114c:	d011      	beq.n	81172 <pio_set_peripheral+0x3e>
   8114e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   81152:	d00e      	beq.n	81172 <pio_set_peripheral+0x3e>
   81154:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   81158:	d10a      	bne.n	81170 <pio_set_peripheral+0x3c>
   8115a:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   8115c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8115e:	6f01      	ldr	r1, [r0, #112]	; 0x70
   81160:	400b      	ands	r3, r1
   81162:	ea23 0302 	bic.w	r3, r3, r2
   81166:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   81168:	e002      	b.n	81170 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8116a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   8116c:	4313      	orrs	r3, r2
   8116e:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   81170:	6042      	str	r2, [r0, #4]
   81172:	4770      	bx	lr

00081174 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   81174:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81176:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   8117a:	bf14      	ite	ne
   8117c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8117e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   81180:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   81184:	bf14      	ite	ne
   81186:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   81188:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   8118a:	f012 0f02 	tst.w	r2, #2
   8118e:	d002      	beq.n	81196 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   81190:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   81194:	e004      	b.n	811a0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   81196:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   8119a:	bf18      	it	ne
   8119c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   811a0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   811a2:	6001      	str	r1, [r0, #0]
   811a4:	4770      	bx	lr
   811a6:	bf00      	nop

000811a8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   811a8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   811aa:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   811ac:	9c01      	ldr	r4, [sp, #4]
   811ae:	b10c      	cbz	r4, 811b4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   811b0:	6641      	str	r1, [r0, #100]	; 0x64
   811b2:	e000      	b.n	811b6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   811b4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   811b6:	b10b      	cbz	r3, 811bc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   811b8:	6501      	str	r1, [r0, #80]	; 0x50
   811ba:	e000      	b.n	811be <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   811bc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   811be:	b10a      	cbz	r2, 811c4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   811c0:	6301      	str	r1, [r0, #48]	; 0x30
   811c2:	e000      	b.n	811c6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   811c4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   811c6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   811c8:	6001      	str	r1, [r0, #0]
}
   811ca:	f85d 4b04 	ldr.w	r4, [sp], #4
   811ce:	4770      	bx	lr

000811d0 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   811d0:	f012 0f10 	tst.w	r2, #16
   811d4:	d010      	beq.n	811f8 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   811d6:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   811da:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   811de:	bf14      	ite	ne
   811e0:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   811e4:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   811e8:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   811ec:	bf14      	ite	ne
   811ee:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   811f2:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   811f6:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   811f8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   811fc:	4770      	bx	lr
   811fe:	bf00      	nop

00081200 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   81200:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   81202:	6401      	str	r1, [r0, #64]	; 0x40
   81204:	4770      	bx	lr
   81206:	bf00      	nop

00081208 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   81208:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   8120a:	4770      	bx	lr

0008120c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   8120c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8120e:	4770      	bx	lr

00081210 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81210:	b570      	push	{r4, r5, r6, lr}
   81212:	b082      	sub	sp, #8
   81214:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81216:	0944      	lsrs	r4, r0, #5
   81218:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   8121c:	f204 7407 	addw	r4, r4, #1799	; 0x707
   81220:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81222:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   81226:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8122a:	d030      	beq.n	8128e <pio_configure_pin+0x7e>
   8122c:	d806      	bhi.n	8123c <pio_configure_pin+0x2c>
   8122e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   81232:	d00a      	beq.n	8124a <pio_configure_pin+0x3a>
   81234:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   81238:	d018      	beq.n	8126c <pio_configure_pin+0x5c>
   8123a:	e049      	b.n	812d0 <pio_configure_pin+0xc0>
   8123c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   81240:	d030      	beq.n	812a4 <pio_configure_pin+0x94>
   81242:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   81246:	d02d      	beq.n	812a4 <pio_configure_pin+0x94>
   81248:	e042      	b.n	812d0 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8124a:	f000 001f 	and.w	r0, r0, #31
   8124e:	2401      	movs	r4, #1
   81250:	4084      	lsls	r4, r0
   81252:	4630      	mov	r0, r6
   81254:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81258:	4622      	mov	r2, r4
   8125a:	4b1f      	ldr	r3, [pc, #124]	; (812d8 <pio_configure_pin+0xc8>)
   8125c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8125e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81262:	bf14      	ite	ne
   81264:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81266:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81268:	2001      	movs	r0, #1
   8126a:	e032      	b.n	812d2 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8126c:	f000 001f 	and.w	r0, r0, #31
   81270:	2401      	movs	r4, #1
   81272:	4084      	lsls	r4, r0
   81274:	4630      	mov	r0, r6
   81276:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8127a:	4622      	mov	r2, r4
   8127c:	4b16      	ldr	r3, [pc, #88]	; (812d8 <pio_configure_pin+0xc8>)
   8127e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81280:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81284:	bf14      	ite	ne
   81286:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81288:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8128a:	2001      	movs	r0, #1
   8128c:	e021      	b.n	812d2 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8128e:	f000 011f 	and.w	r1, r0, #31
   81292:	2401      	movs	r4, #1
   81294:	4630      	mov	r0, r6
   81296:	fa04 f101 	lsl.w	r1, r4, r1
   8129a:	462a      	mov	r2, r5
   8129c:	4b0f      	ldr	r3, [pc, #60]	; (812dc <pio_configure_pin+0xcc>)
   8129e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   812a0:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   812a2:	e016      	b.n	812d2 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   812a4:	f000 011f 	and.w	r1, r0, #31
   812a8:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   812aa:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   812ae:	ea05 0304 	and.w	r3, r5, r4
   812b2:	9300      	str	r3, [sp, #0]
   812b4:	4630      	mov	r0, r6
   812b6:	fa04 f101 	lsl.w	r1, r4, r1
   812ba:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   812be:	bf14      	ite	ne
   812c0:	2200      	movne	r2, #0
   812c2:	2201      	moveq	r2, #1
   812c4:	f3c5 0380 	ubfx	r3, r5, #2, #1
   812c8:	4d05      	ldr	r5, [pc, #20]	; (812e0 <pio_configure_pin+0xd0>)
   812ca:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   812cc:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   812ce:	e000      	b.n	812d2 <pio_configure_pin+0xc2>

	default:
		return 0;
   812d0:	2000      	movs	r0, #0
	}

	return 1;
}
   812d2:	b002      	add	sp, #8
   812d4:	bd70      	pop	{r4, r5, r6, pc}
   812d6:	bf00      	nop
   812d8:	00081135 	.word	0x00081135
   812dc:	00081175 	.word	0x00081175
   812e0:	000811a9 	.word	0x000811a9

000812e4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   812e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   812e6:	b083      	sub	sp, #12
   812e8:	4607      	mov	r7, r0
   812ea:	460e      	mov	r6, r1
   812ec:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   812ee:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   812f2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   812f6:	d026      	beq.n	81346 <pio_configure_pin_group+0x62>
   812f8:	d806      	bhi.n	81308 <pio_configure_pin_group+0x24>
   812fa:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   812fe:	d00a      	beq.n	81316 <pio_configure_pin_group+0x32>
   81300:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   81304:	d013      	beq.n	8132e <pio_configure_pin_group+0x4a>
   81306:	e034      	b.n	81372 <pio_configure_pin_group+0x8e>
   81308:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   8130c:	d01f      	beq.n	8134e <pio_configure_pin_group+0x6a>
   8130e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   81312:	d01c      	beq.n	8134e <pio_configure_pin_group+0x6a>
   81314:	e02d      	b.n	81372 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   81316:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8131a:	4632      	mov	r2, r6
   8131c:	4b16      	ldr	r3, [pc, #88]	; (81378 <pio_configure_pin_group+0x94>)
   8131e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81320:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81324:	bf14      	ite	ne
   81326:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81328:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8132a:	2001      	movs	r0, #1
   8132c:	e022      	b.n	81374 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8132e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81332:	4632      	mov	r2, r6
   81334:	4b10      	ldr	r3, [pc, #64]	; (81378 <pio_configure_pin_group+0x94>)
   81336:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81338:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8133c:	bf14      	ite	ne
   8133e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81340:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81342:	2001      	movs	r0, #1
   81344:	e016      	b.n	81374 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   81346:	4b0d      	ldr	r3, [pc, #52]	; (8137c <pio_configure_pin_group+0x98>)
   81348:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8134a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   8134c:	e012      	b.n	81374 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8134e:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   81352:	f005 0301 	and.w	r3, r5, #1
   81356:	9300      	str	r3, [sp, #0]
   81358:	4638      	mov	r0, r7
   8135a:	4631      	mov	r1, r6
   8135c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81360:	bf14      	ite	ne
   81362:	2200      	movne	r2, #0
   81364:	2201      	moveq	r2, #1
   81366:	f3c5 0380 	ubfx	r3, r5, #2, #1
   8136a:	4c05      	ldr	r4, [pc, #20]	; (81380 <pio_configure_pin_group+0x9c>)
   8136c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8136e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81370:	e000      	b.n	81374 <pio_configure_pin_group+0x90>

	default:
		return 0;
   81372:	2000      	movs	r0, #0
	}

	return 1;
}
   81374:	b003      	add	sp, #12
   81376:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81378:	00081135 	.word	0x00081135
   8137c:	00081175 	.word	0x00081175
   81380:	000811a9 	.word	0x000811a9

00081384 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81388:	4604      	mov	r4, r0
   8138a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8138c:	4b10      	ldr	r3, [pc, #64]	; (813d0 <pio_handler_process+0x4c>)
   8138e:	4798      	blx	r3
   81390:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   81392:	4620      	mov	r0, r4
   81394:	4b0f      	ldr	r3, [pc, #60]	; (813d4 <pio_handler_process+0x50>)
   81396:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   81398:	4005      	ands	r5, r0
   8139a:	d017      	beq.n	813cc <pio_handler_process+0x48>
   8139c:	4f0e      	ldr	r7, [pc, #56]	; (813d8 <pio_handler_process+0x54>)
   8139e:	f107 040c 	add.w	r4, r7, #12
   813a2:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   813a4:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   813a8:	42b3      	cmp	r3, r6
   813aa:	d10a      	bne.n	813c2 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   813ac:	f854 1c08 	ldr.w	r1, [r4, #-8]
   813b0:	4229      	tst	r1, r5
   813b2:	d006      	beq.n	813c2 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   813b4:	6823      	ldr	r3, [r4, #0]
   813b6:	4630      	mov	r0, r6
   813b8:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   813ba:	f854 3c08 	ldr.w	r3, [r4, #-8]
   813be:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   813c2:	42bc      	cmp	r4, r7
   813c4:	d002      	beq.n	813cc <pio_handler_process+0x48>
   813c6:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   813c8:	2d00      	cmp	r5, #0
   813ca:	d1eb      	bne.n	813a4 <pio_handler_process+0x20>
   813cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   813d0:	00081209 	.word	0x00081209
   813d4:	0008120d 	.word	0x0008120d
   813d8:	20070ad0 	.word	0x20070ad0

000813dc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   813dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   813de:	4c0b      	ldr	r4, [pc, #44]	; (8140c <pio_handler_set+0x30>)
   813e0:	6824      	ldr	r4, [r4, #0]
   813e2:	2c06      	cmp	r4, #6
   813e4:	d810      	bhi.n	81408 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   813e6:	4f0a      	ldr	r7, [pc, #40]	; (81410 <pio_handler_set+0x34>)
   813e8:	0126      	lsls	r6, r4, #4
   813ea:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   813ec:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   813ee:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   813f0:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   813f2:	9906      	ldr	r1, [sp, #24]
   813f4:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   813f6:	3401      	adds	r4, #1
   813f8:	4904      	ldr	r1, [pc, #16]	; (8140c <pio_handler_set+0x30>)
   813fa:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   813fc:	4611      	mov	r1, r2
   813fe:	461a      	mov	r2, r3
   81400:	4b04      	ldr	r3, [pc, #16]	; (81414 <pio_handler_set+0x38>)
   81402:	4798      	blx	r3

	return 0;
   81404:	2000      	movs	r0, #0
   81406:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   81408:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   8140a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8140c:	20070acc 	.word	0x20070acc
   81410:	20070ad0 	.word	0x20070ad0
   81414:	000811d1 	.word	0x000811d1

00081418 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81418:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   8141a:	4802      	ldr	r0, [pc, #8]	; (81424 <PIOA_Handler+0xc>)
   8141c:	210b      	movs	r1, #11
   8141e:	4b02      	ldr	r3, [pc, #8]	; (81428 <PIOA_Handler+0x10>)
   81420:	4798      	blx	r3
   81422:	bd08      	pop	{r3, pc}
   81424:	400e0e00 	.word	0x400e0e00
   81428:	00081385 	.word	0x00081385

0008142c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   8142c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8142e:	4802      	ldr	r0, [pc, #8]	; (81438 <PIOB_Handler+0xc>)
   81430:	210c      	movs	r1, #12
   81432:	4b02      	ldr	r3, [pc, #8]	; (8143c <PIOB_Handler+0x10>)
   81434:	4798      	blx	r3
   81436:	bd08      	pop	{r3, pc}
   81438:	400e1000 	.word	0x400e1000
   8143c:	00081385 	.word	0x00081385

00081440 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81440:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   81442:	4802      	ldr	r0, [pc, #8]	; (8144c <PIOC_Handler+0xc>)
   81444:	210d      	movs	r1, #13
   81446:	4b02      	ldr	r3, [pc, #8]	; (81450 <PIOC_Handler+0x10>)
   81448:	4798      	blx	r3
   8144a:	bd08      	pop	{r3, pc}
   8144c:	400e1200 	.word	0x400e1200
   81450:	00081385 	.word	0x00081385

00081454 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81454:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   81456:	4802      	ldr	r0, [pc, #8]	; (81460 <PIOD_Handler+0xc>)
   81458:	210e      	movs	r1, #14
   8145a:	4b02      	ldr	r3, [pc, #8]	; (81464 <PIOD_Handler+0x10>)
   8145c:	4798      	blx	r3
   8145e:	bd08      	pop	{r3, pc}
   81460:	400e1400 	.word	0x400e1400
   81464:	00081385 	.word	0x00081385

00081468 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81468:	4b17      	ldr	r3, [pc, #92]	; (814c8 <pmc_switch_mck_to_pllack+0x60>)
   8146a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8146c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   81470:	4310      	orrs	r0, r2
   81472:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81474:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81476:	f013 0f08 	tst.w	r3, #8
   8147a:	d109      	bne.n	81490 <pmc_switch_mck_to_pllack+0x28>
   8147c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81480:	4911      	ldr	r1, [pc, #68]	; (814c8 <pmc_switch_mck_to_pllack+0x60>)
   81482:	e001      	b.n	81488 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81484:	3b01      	subs	r3, #1
   81486:	d019      	beq.n	814bc <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81488:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   8148a:	f012 0f08 	tst.w	r2, #8
   8148e:	d0f9      	beq.n	81484 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81490:	4b0d      	ldr	r3, [pc, #52]	; (814c8 <pmc_switch_mck_to_pllack+0x60>)
   81492:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   81494:	f022 0203 	bic.w	r2, r2, #3
   81498:	f042 0202 	orr.w	r2, r2, #2
   8149c:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8149e:	6e98      	ldr	r0, [r3, #104]	; 0x68
   814a0:	f010 0008 	ands.w	r0, r0, #8
   814a4:	d10c      	bne.n	814c0 <pmc_switch_mck_to_pllack+0x58>
   814a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
   814aa:	4907      	ldr	r1, [pc, #28]	; (814c8 <pmc_switch_mck_to_pllack+0x60>)
   814ac:	e001      	b.n	814b2 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   814ae:	3b01      	subs	r3, #1
   814b0:	d008      	beq.n	814c4 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   814b2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   814b4:	f012 0f08 	tst.w	r2, #8
   814b8:	d0f9      	beq.n	814ae <pmc_switch_mck_to_pllack+0x46>
   814ba:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   814bc:	2001      	movs	r0, #1
   814be:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   814c0:	2000      	movs	r0, #0
   814c2:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   814c4:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   814c6:	4770      	bx	lr
   814c8:	400e0600 	.word	0x400e0600

000814cc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   814cc:	b138      	cbz	r0, 814de <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   814ce:	4911      	ldr	r1, [pc, #68]	; (81514 <pmc_switch_mainck_to_xtal+0x48>)
   814d0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   814d2:	4a11      	ldr	r2, [pc, #68]	; (81518 <pmc_switch_mainck_to_xtal+0x4c>)
   814d4:	401a      	ands	r2, r3
   814d6:	4b11      	ldr	r3, [pc, #68]	; (8151c <pmc_switch_mainck_to_xtal+0x50>)
   814d8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   814da:	620b      	str	r3, [r1, #32]
   814dc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   814de:	4a0d      	ldr	r2, [pc, #52]	; (81514 <pmc_switch_mainck_to_xtal+0x48>)
   814e0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   814e2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   814e6:	f023 0303 	bic.w	r3, r3, #3
   814ea:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   814ee:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   814f2:	0209      	lsls	r1, r1, #8
   814f4:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   814f6:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   814f8:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   814fa:	6e93      	ldr	r3, [r2, #104]	; 0x68
   814fc:	f013 0f01 	tst.w	r3, #1
   81500:	d0fb      	beq.n	814fa <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   81502:	4a04      	ldr	r2, [pc, #16]	; (81514 <pmc_switch_mainck_to_xtal+0x48>)
   81504:	6a13      	ldr	r3, [r2, #32]
   81506:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   8150a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8150e:	6213      	str	r3, [r2, #32]
   81510:	4770      	bx	lr
   81512:	bf00      	nop
   81514:	400e0600 	.word	0x400e0600
   81518:	fec8fffc 	.word	0xfec8fffc
   8151c:	01370002 	.word	0x01370002

00081520 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81520:	4b02      	ldr	r3, [pc, #8]	; (8152c <pmc_osc_is_ready_mainck+0xc>)
   81522:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81524:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   81528:	4770      	bx	lr
   8152a:	bf00      	nop
   8152c:	400e0600 	.word	0x400e0600

00081530 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   81530:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81534:	4b01      	ldr	r3, [pc, #4]	; (8153c <pmc_disable_pllack+0xc>)
   81536:	629a      	str	r2, [r3, #40]	; 0x28
   81538:	4770      	bx	lr
   8153a:	bf00      	nop
   8153c:	400e0600 	.word	0x400e0600

00081540 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81540:	4b02      	ldr	r3, [pc, #8]	; (8154c <pmc_is_locked_pllack+0xc>)
   81542:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81544:	f000 0002 	and.w	r0, r0, #2
   81548:	4770      	bx	lr
   8154a:	bf00      	nop
   8154c:	400e0600 	.word	0x400e0600

00081550 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   81550:	282c      	cmp	r0, #44	; 0x2c
   81552:	d820      	bhi.n	81596 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   81554:	281f      	cmp	r0, #31
   81556:	d80d      	bhi.n	81574 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81558:	4b12      	ldr	r3, [pc, #72]	; (815a4 <pmc_enable_periph_clk+0x54>)
   8155a:	699a      	ldr	r2, [r3, #24]
   8155c:	2301      	movs	r3, #1
   8155e:	4083      	lsls	r3, r0
   81560:	401a      	ands	r2, r3
   81562:	4293      	cmp	r3, r2
   81564:	d019      	beq.n	8159a <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   81566:	2301      	movs	r3, #1
   81568:	fa03 f000 	lsl.w	r0, r3, r0
   8156c:	4b0d      	ldr	r3, [pc, #52]	; (815a4 <pmc_enable_periph_clk+0x54>)
   8156e:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81570:	2000      	movs	r0, #0
   81572:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81574:	4b0b      	ldr	r3, [pc, #44]	; (815a4 <pmc_enable_periph_clk+0x54>)
   81576:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   8157a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   8157c:	2301      	movs	r3, #1
   8157e:	4083      	lsls	r3, r0
   81580:	401a      	ands	r2, r3
   81582:	4293      	cmp	r3, r2
   81584:	d00b      	beq.n	8159e <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   81586:	2301      	movs	r3, #1
   81588:	fa03 f000 	lsl.w	r0, r3, r0
   8158c:	4b05      	ldr	r3, [pc, #20]	; (815a4 <pmc_enable_periph_clk+0x54>)
   8158e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   81592:	2000      	movs	r0, #0
   81594:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   81596:	2001      	movs	r0, #1
   81598:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8159a:	2000      	movs	r0, #0
   8159c:	4770      	bx	lr
   8159e:	2000      	movs	r0, #0
}
   815a0:	4770      	bx	lr
   815a2:	bf00      	nop
   815a4:	400e0600 	.word	0x400e0600

000815a8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   815a8:	e7fe      	b.n	815a8 <Dummy_Handler>
   815aa:	bf00      	nop

000815ac <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   815ac:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   815ae:	4b1e      	ldr	r3, [pc, #120]	; (81628 <Reset_Handler+0x7c>)
   815b0:	4a1e      	ldr	r2, [pc, #120]	; (8162c <Reset_Handler+0x80>)
   815b2:	429a      	cmp	r2, r3
   815b4:	d003      	beq.n	815be <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   815b6:	4b1e      	ldr	r3, [pc, #120]	; (81630 <Reset_Handler+0x84>)
   815b8:	4a1b      	ldr	r2, [pc, #108]	; (81628 <Reset_Handler+0x7c>)
   815ba:	429a      	cmp	r2, r3
   815bc:	d304      	bcc.n	815c8 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   815be:	4b1d      	ldr	r3, [pc, #116]	; (81634 <Reset_Handler+0x88>)
   815c0:	4a1d      	ldr	r2, [pc, #116]	; (81638 <Reset_Handler+0x8c>)
   815c2:	429a      	cmp	r2, r3
   815c4:	d30f      	bcc.n	815e6 <Reset_Handler+0x3a>
   815c6:	e01a      	b.n	815fe <Reset_Handler+0x52>
   815c8:	4b1c      	ldr	r3, [pc, #112]	; (8163c <Reset_Handler+0x90>)
   815ca:	4c1d      	ldr	r4, [pc, #116]	; (81640 <Reset_Handler+0x94>)
   815cc:	1ae4      	subs	r4, r4, r3
   815ce:	f024 0403 	bic.w	r4, r4, #3
   815d2:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   815d4:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   815d6:	4814      	ldr	r0, [pc, #80]	; (81628 <Reset_Handler+0x7c>)
   815d8:	4914      	ldr	r1, [pc, #80]	; (8162c <Reset_Handler+0x80>)
   815da:	585a      	ldr	r2, [r3, r1]
   815dc:	501a      	str	r2, [r3, r0]
   815de:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   815e0:	42a3      	cmp	r3, r4
   815e2:	d1fa      	bne.n	815da <Reset_Handler+0x2e>
   815e4:	e7eb      	b.n	815be <Reset_Handler+0x12>
   815e6:	4b17      	ldr	r3, [pc, #92]	; (81644 <Reset_Handler+0x98>)
   815e8:	4917      	ldr	r1, [pc, #92]	; (81648 <Reset_Handler+0x9c>)
   815ea:	1ac9      	subs	r1, r1, r3
   815ec:	f021 0103 	bic.w	r1, r1, #3
   815f0:	1d1a      	adds	r2, r3, #4
   815f2:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   815f4:	2200      	movs	r2, #0
   815f6:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   815fa:	428b      	cmp	r3, r1
   815fc:	d1fb      	bne.n	815f6 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   815fe:	4a13      	ldr	r2, [pc, #76]	; (8164c <Reset_Handler+0xa0>)
   81600:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   81604:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   81608:	4911      	ldr	r1, [pc, #68]	; (81650 <Reset_Handler+0xa4>)
   8160a:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   8160c:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   81610:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   81614:	d203      	bcs.n	8161e <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   81616:	688a      	ldr	r2, [r1, #8]
   81618:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   8161c:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8161e:	4b0d      	ldr	r3, [pc, #52]	; (81654 <Reset_Handler+0xa8>)
   81620:	4798      	blx	r3

	/* Branch to main function */
	main();
   81622:	4b0d      	ldr	r3, [pc, #52]	; (81658 <Reset_Handler+0xac>)
   81624:	4798      	blx	r3
   81626:	e7fe      	b.n	81626 <Reset_Handler+0x7a>
   81628:	20070000 	.word	0x20070000
   8162c:	00084e50 	.word	0x00084e50
   81630:	200709a4 	.word	0x200709a4
   81634:	20070c7c 	.word	0x20070c7c
   81638:	200709a8 	.word	0x200709a8
   8163c:	20070004 	.word	0x20070004
   81640:	200709a7 	.word	0x200709a7
   81644:	200709a4 	.word	0x200709a4
   81648:	20070c77 	.word	0x20070c77
   8164c:	00080000 	.word	0x00080000
   81650:	e000ed00 	.word	0xe000ed00
   81654:	00081c09 	.word	0x00081c09
   81658:	000817c9 	.word	0x000817c9

0008165c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   8165c:	4b3e      	ldr	r3, [pc, #248]	; (81758 <SystemCoreClockUpdate+0xfc>)
   8165e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81660:	f003 0303 	and.w	r3, r3, #3
   81664:	2b03      	cmp	r3, #3
   81666:	d85f      	bhi.n	81728 <SystemCoreClockUpdate+0xcc>
   81668:	e8df f003 	tbb	[pc, r3]
   8166c:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81670:	4b3a      	ldr	r3, [pc, #232]	; (8175c <SystemCoreClockUpdate+0x100>)
   81672:	695b      	ldr	r3, [r3, #20]
   81674:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81678:	bf14      	ite	ne
   8167a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8167e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81682:	4b37      	ldr	r3, [pc, #220]	; (81760 <SystemCoreClockUpdate+0x104>)
   81684:	601a      	str	r2, [r3, #0]
   81686:	e04f      	b.n	81728 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81688:	4b33      	ldr	r3, [pc, #204]	; (81758 <SystemCoreClockUpdate+0xfc>)
   8168a:	6a1b      	ldr	r3, [r3, #32]
   8168c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81690:	d003      	beq.n	8169a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81692:	4a34      	ldr	r2, [pc, #208]	; (81764 <SystemCoreClockUpdate+0x108>)
   81694:	4b32      	ldr	r3, [pc, #200]	; (81760 <SystemCoreClockUpdate+0x104>)
   81696:	601a      	str	r2, [r3, #0]
   81698:	e046      	b.n	81728 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8169a:	4a33      	ldr	r2, [pc, #204]	; (81768 <SystemCoreClockUpdate+0x10c>)
   8169c:	4b30      	ldr	r3, [pc, #192]	; (81760 <SystemCoreClockUpdate+0x104>)
   8169e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   816a0:	4b2d      	ldr	r3, [pc, #180]	; (81758 <SystemCoreClockUpdate+0xfc>)
   816a2:	6a1b      	ldr	r3, [r3, #32]
   816a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   816a8:	2b10      	cmp	r3, #16
   816aa:	d002      	beq.n	816b2 <SystemCoreClockUpdate+0x56>
   816ac:	2b20      	cmp	r3, #32
   816ae:	d004      	beq.n	816ba <SystemCoreClockUpdate+0x5e>
   816b0:	e03a      	b.n	81728 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   816b2:	4a2e      	ldr	r2, [pc, #184]	; (8176c <SystemCoreClockUpdate+0x110>)
   816b4:	4b2a      	ldr	r3, [pc, #168]	; (81760 <SystemCoreClockUpdate+0x104>)
   816b6:	601a      	str	r2, [r3, #0]
				break;
   816b8:	e036      	b.n	81728 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   816ba:	4a2a      	ldr	r2, [pc, #168]	; (81764 <SystemCoreClockUpdate+0x108>)
   816bc:	4b28      	ldr	r3, [pc, #160]	; (81760 <SystemCoreClockUpdate+0x104>)
   816be:	601a      	str	r2, [r3, #0]
				break;
   816c0:	e032      	b.n	81728 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   816c2:	4b25      	ldr	r3, [pc, #148]	; (81758 <SystemCoreClockUpdate+0xfc>)
   816c4:	6a1b      	ldr	r3, [r3, #32]
   816c6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   816ca:	d003      	beq.n	816d4 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   816cc:	4a25      	ldr	r2, [pc, #148]	; (81764 <SystemCoreClockUpdate+0x108>)
   816ce:	4b24      	ldr	r3, [pc, #144]	; (81760 <SystemCoreClockUpdate+0x104>)
   816d0:	601a      	str	r2, [r3, #0]
   816d2:	e012      	b.n	816fa <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   816d4:	4a24      	ldr	r2, [pc, #144]	; (81768 <SystemCoreClockUpdate+0x10c>)
   816d6:	4b22      	ldr	r3, [pc, #136]	; (81760 <SystemCoreClockUpdate+0x104>)
   816d8:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   816da:	4b1f      	ldr	r3, [pc, #124]	; (81758 <SystemCoreClockUpdate+0xfc>)
   816dc:	6a1b      	ldr	r3, [r3, #32]
   816de:	f003 0370 	and.w	r3, r3, #112	; 0x70
   816e2:	2b10      	cmp	r3, #16
   816e4:	d002      	beq.n	816ec <SystemCoreClockUpdate+0x90>
   816e6:	2b20      	cmp	r3, #32
   816e8:	d004      	beq.n	816f4 <SystemCoreClockUpdate+0x98>
   816ea:	e006      	b.n	816fa <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   816ec:	4a1f      	ldr	r2, [pc, #124]	; (8176c <SystemCoreClockUpdate+0x110>)
   816ee:	4b1c      	ldr	r3, [pc, #112]	; (81760 <SystemCoreClockUpdate+0x104>)
   816f0:	601a      	str	r2, [r3, #0]
				break;
   816f2:	e002      	b.n	816fa <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   816f4:	4a1b      	ldr	r2, [pc, #108]	; (81764 <SystemCoreClockUpdate+0x108>)
   816f6:	4b1a      	ldr	r3, [pc, #104]	; (81760 <SystemCoreClockUpdate+0x104>)
   816f8:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   816fa:	4b17      	ldr	r3, [pc, #92]	; (81758 <SystemCoreClockUpdate+0xfc>)
   816fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   816fe:	f003 0303 	and.w	r3, r3, #3
   81702:	2b02      	cmp	r3, #2
   81704:	d10d      	bne.n	81722 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81706:	4b14      	ldr	r3, [pc, #80]	; (81758 <SystemCoreClockUpdate+0xfc>)
   81708:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8170a:	6a99      	ldr	r1, [r3, #40]	; 0x28
   8170c:	4b14      	ldr	r3, [pc, #80]	; (81760 <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8170e:	f3c0 400a 	ubfx	r0, r0, #16, #11
   81712:	681a      	ldr	r2, [r3, #0]
   81714:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   81718:	b2c9      	uxtb	r1, r1
   8171a:	fbb2 f2f1 	udiv	r2, r2, r1
   8171e:	601a      	str	r2, [r3, #0]
   81720:	e002      	b.n	81728 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81722:	4a13      	ldr	r2, [pc, #76]	; (81770 <SystemCoreClockUpdate+0x114>)
   81724:	4b0e      	ldr	r3, [pc, #56]	; (81760 <SystemCoreClockUpdate+0x104>)
   81726:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81728:	4b0b      	ldr	r3, [pc, #44]	; (81758 <SystemCoreClockUpdate+0xfc>)
   8172a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8172c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81730:	2b70      	cmp	r3, #112	; 0x70
   81732:	d107      	bne.n	81744 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   81734:	4b0a      	ldr	r3, [pc, #40]	; (81760 <SystemCoreClockUpdate+0x104>)
   81736:	681a      	ldr	r2, [r3, #0]
   81738:	490e      	ldr	r1, [pc, #56]	; (81774 <SystemCoreClockUpdate+0x118>)
   8173a:	fba1 0202 	umull	r0, r2, r1, r2
   8173e:	0852      	lsrs	r2, r2, #1
   81740:	601a      	str	r2, [r3, #0]
   81742:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81744:	4b04      	ldr	r3, [pc, #16]	; (81758 <SystemCoreClockUpdate+0xfc>)
   81746:	6b19      	ldr	r1, [r3, #48]	; 0x30
   81748:	4b05      	ldr	r3, [pc, #20]	; (81760 <SystemCoreClockUpdate+0x104>)
   8174a:	f3c1 1102 	ubfx	r1, r1, #4, #3
   8174e:	681a      	ldr	r2, [r3, #0]
   81750:	40ca      	lsrs	r2, r1
   81752:	601a      	str	r2, [r3, #0]
   81754:	4770      	bx	lr
   81756:	bf00      	nop
   81758:	400e0600 	.word	0x400e0600
   8175c:	400e1a10 	.word	0x400e1a10
   81760:	2007013c 	.word	0x2007013c
   81764:	00b71b00 	.word	0x00b71b00
   81768:	003d0900 	.word	0x003d0900
   8176c:	007a1200 	.word	0x007a1200
   81770:	0e4e1c00 	.word	0x0e4e1c00
   81774:	aaaaaaab 	.word	0xaaaaaaab

00081778 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   81778:	4b09      	ldr	r3, [pc, #36]	; (817a0 <_sbrk+0x28>)
   8177a:	681b      	ldr	r3, [r3, #0]
   8177c:	b913      	cbnz	r3, 81784 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   8177e:	4a09      	ldr	r2, [pc, #36]	; (817a4 <_sbrk+0x2c>)
   81780:	4b07      	ldr	r3, [pc, #28]	; (817a0 <_sbrk+0x28>)
   81782:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   81784:	4b06      	ldr	r3, [pc, #24]	; (817a0 <_sbrk+0x28>)
   81786:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   81788:	181a      	adds	r2, r3, r0
   8178a:	4907      	ldr	r1, [pc, #28]	; (817a8 <_sbrk+0x30>)
   8178c:	4291      	cmp	r1, r2
   8178e:	db04      	blt.n	8179a <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   81790:	4610      	mov	r0, r2
   81792:	4a03      	ldr	r2, [pc, #12]	; (817a0 <_sbrk+0x28>)
   81794:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   81796:	4618      	mov	r0, r3
   81798:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   8179a:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   8179e:	4770      	bx	lr
   817a0:	20070b40 	.word	0x20070b40
   817a4:	20072c80 	.word	0x20072c80
   817a8:	20087ffc 	.word	0x20087ffc

000817ac <_close>:
}

extern int _close(int file)
{
	return -1;
}
   817ac:	f04f 30ff 	mov.w	r0, #4294967295
   817b0:	4770      	bx	lr
   817b2:	bf00      	nop

000817b4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   817b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   817b8:	604b      	str	r3, [r1, #4]

	return 0;
}
   817ba:	2000      	movs	r0, #0
   817bc:	4770      	bx	lr
   817be:	bf00      	nop

000817c0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   817c0:	2001      	movs	r0, #1
   817c2:	4770      	bx	lr

000817c4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   817c4:	2000      	movs	r0, #0
   817c6:	4770      	bx	lr

000817c8 <main>:
xTaskHandle xTaskCoordinate=NULL;

int16_t pos_buffer[4] = {0};

int main (void)
{
   817c8:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
   817cc:	b083      	sub	sp, #12
	sysclk_init();
   817ce:	4b20      	ldr	r3, [pc, #128]	; (81850 <main+0x88>)
   817d0:	4798      	blx	r3
	board_init();
   817d2:	4b20      	ldr	r3, [pc, #128]	; (81854 <main+0x8c>)
   817d4:	4798      	blx	r3
	configureConsole();
   817d6:	4b20      	ldr	r3, [pc, #128]	; (81858 <main+0x90>)
   817d8:	4798      	blx	r3
	attach_interupt();
   817da:	4b20      	ldr	r3, [pc, #128]	; (8185c <main+0x94>)
   817dc:	4798      	blx	r3
	PWM_init();
   817de:	4b20      	ldr	r3, [pc, #128]	; (81860 <main+0x98>)
   817e0:	4798      	blx	r3
	delay_s(5);
   817e2:	4820      	ldr	r0, [pc, #128]	; (81864 <main+0x9c>)
   817e4:	4b20      	ldr	r3, [pc, #128]	; (81868 <main+0xa0>)
   817e6:	4798      	blx	r3
	/* Arlo robot initialization */
	arlo_init();
   817e8:	4b20      	ldr	r3, [pc, #128]	; (8186c <main+0xa4>)
   817ea:	4798      	blx	r3
	
	coordinatesInit();
   817ec:	4b20      	ldr	r3, [pc, #128]	; (81870 <main+0xa8>)
   817ee:	4798      	blx	r3

	/* Test nav system */
	while(1)
	{
		arlo_get_position(pos_buffer);
   817f0:	4e20      	ldr	r6, [pc, #128]	; (81874 <main+0xac>)
   817f2:	f8df a094 	ldr.w	sl, [pc, #148]	; 81888 <main+0xc0>
		
		printf("Position (x1, y1): %d, %d\r\n", pos_buffer[0], pos_buffer[1]);
   817f6:	f8df 9094 	ldr.w	r9, [pc, #148]	; 8188c <main+0xc4>
	coordinatesInit();

	/* Test nav system */
	while(1)
	{
		arlo_get_position(pos_buffer);
   817fa:	4630      	mov	r0, r6
   817fc:	47d0      	blx	sl
		
		printf("Position (x1, y1): %d, %d\r\n", pos_buffer[0], pos_buffer[1]);
   817fe:	4648      	mov	r0, r9
   81800:	f9b6 1000 	ldrsh.w	r1, [r6]
   81804:	f9b6 2002 	ldrsh.w	r2, [r6, #2]
   81808:	f8df 8084 	ldr.w	r8, [pc, #132]	; 81890 <main+0xc8>
   8180c:	47c0      	blx	r8
		coord.presentX=(double)pos_buffer[0];
   8180e:	f8df b084 	ldr.w	fp, [pc, #132]	; 81894 <main+0xcc>
   81812:	f9b6 0000 	ldrsh.w	r0, [r6]
   81816:	47d8      	blx	fp
   81818:	4604      	mov	r4, r0
   8181a:	460d      	mov	r5, r1
   8181c:	4f16      	ldr	r7, [pc, #88]	; (81878 <main+0xb0>)
   8181e:	e9c7 4500 	strd	r4, r5, [r7]
		coord.presentY=(double)pos_buffer[1];
   81822:	f9b6 0002 	ldrsh.w	r0, [r6, #2]
   81826:	47d8      	blx	fp
   81828:	e9c7 0102 	strd	r0, r1, [r7, #8]
		printf("Position coord present (x1, y1): %d, %d\r\n", coord.presentX, coord.presentY);
   8182c:	e9cd 0100 	strd	r0, r1, [sp]
   81830:	4812      	ldr	r0, [pc, #72]	; (8187c <main+0xb4>)
   81832:	4622      	mov	r2, r4
   81834:	462b      	mov	r3, r5
   81836:	47c0      	blx	r8
		printf("Test med Double (x1, y1): %d, %d\r\n", coord.presentX, coord.presentY);
   81838:	e9d7 2300 	ldrd	r2, r3, [r7]
   8183c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
   81840:	e9cd 0100 	strd	r0, r1, [sp]
   81844:	480e      	ldr	r0, [pc, #56]	; (81880 <main+0xb8>)
   81846:	47c0      	blx	r8
		//printf("Position (x2, y2): %d, %d\r\n", pos_buffer[2], pos_buffer[3]);
		
		delay_ms(800);
   81848:	480e      	ldr	r0, [pc, #56]	; (81884 <main+0xbc>)
   8184a:	4b07      	ldr	r3, [pc, #28]	; (81868 <main+0xa0>)
   8184c:	4798      	blx	r3
   8184e:	e7d4      	b.n	817fa <main+0x32>
   81850:	00081029 	.word	0x00081029
   81854:	0008108d 	.word	0x0008108d
   81858:	000809b5 	.word	0x000809b5
   8185c:	00080b75 	.word	0x00080b75
   81860:	00080ac9 	.word	0x00080ac9
   81864:	01c9c380 	.word	0x01c9c380
   81868:	20070001 	.word	0x20070001
   8186c:	00080241 	.word	0x00080241
   81870:	00080ce9 	.word	0x00080ce9
   81874:	20070b44 	.word	0x20070b44
   81878:	20070c08 	.word	0x20070c08
   8187c:	00084d7c 	.word	0x00084d7c
   81880:	00084da8 	.word	0x00084da8
   81884:	00493e00 	.word	0x00493e00
   81888:	000802ad 	.word	0x000802ad
   8188c:	00084d60 	.word	0x00084d60
   81890:	00081c59 	.word	0x00081c59
   81894:	00081b3d 	.word	0x00081b3d

00081898 <__aeabi_drsub>:
   81898:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8189c:	e002      	b.n	818a4 <__adddf3>
   8189e:	bf00      	nop

000818a0 <__aeabi_dsub>:
   818a0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000818a4 <__adddf3>:
   818a4:	b530      	push	{r4, r5, lr}
   818a6:	ea4f 0441 	mov.w	r4, r1, lsl #1
   818aa:	ea4f 0543 	mov.w	r5, r3, lsl #1
   818ae:	ea94 0f05 	teq	r4, r5
   818b2:	bf08      	it	eq
   818b4:	ea90 0f02 	teqeq	r0, r2
   818b8:	bf1f      	itttt	ne
   818ba:	ea54 0c00 	orrsne.w	ip, r4, r0
   818be:	ea55 0c02 	orrsne.w	ip, r5, r2
   818c2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   818c6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   818ca:	f000 80e2 	beq.w	81a92 <__adddf3+0x1ee>
   818ce:	ea4f 5454 	mov.w	r4, r4, lsr #21
   818d2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   818d6:	bfb8      	it	lt
   818d8:	426d      	neglt	r5, r5
   818da:	dd0c      	ble.n	818f6 <__adddf3+0x52>
   818dc:	442c      	add	r4, r5
   818de:	ea80 0202 	eor.w	r2, r0, r2
   818e2:	ea81 0303 	eor.w	r3, r1, r3
   818e6:	ea82 0000 	eor.w	r0, r2, r0
   818ea:	ea83 0101 	eor.w	r1, r3, r1
   818ee:	ea80 0202 	eor.w	r2, r0, r2
   818f2:	ea81 0303 	eor.w	r3, r1, r3
   818f6:	2d36      	cmp	r5, #54	; 0x36
   818f8:	bf88      	it	hi
   818fa:	bd30      	pophi	{r4, r5, pc}
   818fc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81900:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81904:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   81908:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8190c:	d002      	beq.n	81914 <__adddf3+0x70>
   8190e:	4240      	negs	r0, r0
   81910:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81914:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   81918:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8191c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   81920:	d002      	beq.n	81928 <__adddf3+0x84>
   81922:	4252      	negs	r2, r2
   81924:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   81928:	ea94 0f05 	teq	r4, r5
   8192c:	f000 80a7 	beq.w	81a7e <__adddf3+0x1da>
   81930:	f1a4 0401 	sub.w	r4, r4, #1
   81934:	f1d5 0e20 	rsbs	lr, r5, #32
   81938:	db0d      	blt.n	81956 <__adddf3+0xb2>
   8193a:	fa02 fc0e 	lsl.w	ip, r2, lr
   8193e:	fa22 f205 	lsr.w	r2, r2, r5
   81942:	1880      	adds	r0, r0, r2
   81944:	f141 0100 	adc.w	r1, r1, #0
   81948:	fa03 f20e 	lsl.w	r2, r3, lr
   8194c:	1880      	adds	r0, r0, r2
   8194e:	fa43 f305 	asr.w	r3, r3, r5
   81952:	4159      	adcs	r1, r3
   81954:	e00e      	b.n	81974 <__adddf3+0xd0>
   81956:	f1a5 0520 	sub.w	r5, r5, #32
   8195a:	f10e 0e20 	add.w	lr, lr, #32
   8195e:	2a01      	cmp	r2, #1
   81960:	fa03 fc0e 	lsl.w	ip, r3, lr
   81964:	bf28      	it	cs
   81966:	f04c 0c02 	orrcs.w	ip, ip, #2
   8196a:	fa43 f305 	asr.w	r3, r3, r5
   8196e:	18c0      	adds	r0, r0, r3
   81970:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   81974:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81978:	d507      	bpl.n	8198a <__adddf3+0xe6>
   8197a:	f04f 0e00 	mov.w	lr, #0
   8197e:	f1dc 0c00 	rsbs	ip, ip, #0
   81982:	eb7e 0000 	sbcs.w	r0, lr, r0
   81986:	eb6e 0101 	sbc.w	r1, lr, r1
   8198a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8198e:	d31b      	bcc.n	819c8 <__adddf3+0x124>
   81990:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   81994:	d30c      	bcc.n	819b0 <__adddf3+0x10c>
   81996:	0849      	lsrs	r1, r1, #1
   81998:	ea5f 0030 	movs.w	r0, r0, rrx
   8199c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   819a0:	f104 0401 	add.w	r4, r4, #1
   819a4:	ea4f 5244 	mov.w	r2, r4, lsl #21
   819a8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   819ac:	f080 809a 	bcs.w	81ae4 <__adddf3+0x240>
   819b0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   819b4:	bf08      	it	eq
   819b6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   819ba:	f150 0000 	adcs.w	r0, r0, #0
   819be:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   819c2:	ea41 0105 	orr.w	r1, r1, r5
   819c6:	bd30      	pop	{r4, r5, pc}
   819c8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   819cc:	4140      	adcs	r0, r0
   819ce:	eb41 0101 	adc.w	r1, r1, r1
   819d2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   819d6:	f1a4 0401 	sub.w	r4, r4, #1
   819da:	d1e9      	bne.n	819b0 <__adddf3+0x10c>
   819dc:	f091 0f00 	teq	r1, #0
   819e0:	bf04      	itt	eq
   819e2:	4601      	moveq	r1, r0
   819e4:	2000      	moveq	r0, #0
   819e6:	fab1 f381 	clz	r3, r1
   819ea:	bf08      	it	eq
   819ec:	3320      	addeq	r3, #32
   819ee:	f1a3 030b 	sub.w	r3, r3, #11
   819f2:	f1b3 0220 	subs.w	r2, r3, #32
   819f6:	da0c      	bge.n	81a12 <__adddf3+0x16e>
   819f8:	320c      	adds	r2, #12
   819fa:	dd08      	ble.n	81a0e <__adddf3+0x16a>
   819fc:	f102 0c14 	add.w	ip, r2, #20
   81a00:	f1c2 020c 	rsb	r2, r2, #12
   81a04:	fa01 f00c 	lsl.w	r0, r1, ip
   81a08:	fa21 f102 	lsr.w	r1, r1, r2
   81a0c:	e00c      	b.n	81a28 <__adddf3+0x184>
   81a0e:	f102 0214 	add.w	r2, r2, #20
   81a12:	bfd8      	it	le
   81a14:	f1c2 0c20 	rsble	ip, r2, #32
   81a18:	fa01 f102 	lsl.w	r1, r1, r2
   81a1c:	fa20 fc0c 	lsr.w	ip, r0, ip
   81a20:	bfdc      	itt	le
   81a22:	ea41 010c 	orrle.w	r1, r1, ip
   81a26:	4090      	lslle	r0, r2
   81a28:	1ae4      	subs	r4, r4, r3
   81a2a:	bfa2      	ittt	ge
   81a2c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81a30:	4329      	orrge	r1, r5
   81a32:	bd30      	popge	{r4, r5, pc}
   81a34:	ea6f 0404 	mvn.w	r4, r4
   81a38:	3c1f      	subs	r4, #31
   81a3a:	da1c      	bge.n	81a76 <__adddf3+0x1d2>
   81a3c:	340c      	adds	r4, #12
   81a3e:	dc0e      	bgt.n	81a5e <__adddf3+0x1ba>
   81a40:	f104 0414 	add.w	r4, r4, #20
   81a44:	f1c4 0220 	rsb	r2, r4, #32
   81a48:	fa20 f004 	lsr.w	r0, r0, r4
   81a4c:	fa01 f302 	lsl.w	r3, r1, r2
   81a50:	ea40 0003 	orr.w	r0, r0, r3
   81a54:	fa21 f304 	lsr.w	r3, r1, r4
   81a58:	ea45 0103 	orr.w	r1, r5, r3
   81a5c:	bd30      	pop	{r4, r5, pc}
   81a5e:	f1c4 040c 	rsb	r4, r4, #12
   81a62:	f1c4 0220 	rsb	r2, r4, #32
   81a66:	fa20 f002 	lsr.w	r0, r0, r2
   81a6a:	fa01 f304 	lsl.w	r3, r1, r4
   81a6e:	ea40 0003 	orr.w	r0, r0, r3
   81a72:	4629      	mov	r1, r5
   81a74:	bd30      	pop	{r4, r5, pc}
   81a76:	fa21 f004 	lsr.w	r0, r1, r4
   81a7a:	4629      	mov	r1, r5
   81a7c:	bd30      	pop	{r4, r5, pc}
   81a7e:	f094 0f00 	teq	r4, #0
   81a82:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   81a86:	bf06      	itte	eq
   81a88:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   81a8c:	3401      	addeq	r4, #1
   81a8e:	3d01      	subne	r5, #1
   81a90:	e74e      	b.n	81930 <__adddf3+0x8c>
   81a92:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81a96:	bf18      	it	ne
   81a98:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81a9c:	d029      	beq.n	81af2 <__adddf3+0x24e>
   81a9e:	ea94 0f05 	teq	r4, r5
   81aa2:	bf08      	it	eq
   81aa4:	ea90 0f02 	teqeq	r0, r2
   81aa8:	d005      	beq.n	81ab6 <__adddf3+0x212>
   81aaa:	ea54 0c00 	orrs.w	ip, r4, r0
   81aae:	bf04      	itt	eq
   81ab0:	4619      	moveq	r1, r3
   81ab2:	4610      	moveq	r0, r2
   81ab4:	bd30      	pop	{r4, r5, pc}
   81ab6:	ea91 0f03 	teq	r1, r3
   81aba:	bf1e      	ittt	ne
   81abc:	2100      	movne	r1, #0
   81abe:	2000      	movne	r0, #0
   81ac0:	bd30      	popne	{r4, r5, pc}
   81ac2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   81ac6:	d105      	bne.n	81ad4 <__adddf3+0x230>
   81ac8:	0040      	lsls	r0, r0, #1
   81aca:	4149      	adcs	r1, r1
   81acc:	bf28      	it	cs
   81ace:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81ad2:	bd30      	pop	{r4, r5, pc}
   81ad4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   81ad8:	bf3c      	itt	cc
   81ada:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81ade:	bd30      	popcc	{r4, r5, pc}
   81ae0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81ae4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   81ae8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81aec:	f04f 0000 	mov.w	r0, #0
   81af0:	bd30      	pop	{r4, r5, pc}
   81af2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   81af6:	bf1a      	itte	ne
   81af8:	4619      	movne	r1, r3
   81afa:	4610      	movne	r0, r2
   81afc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81b00:	bf1c      	itt	ne
   81b02:	460b      	movne	r3, r1
   81b04:	4602      	movne	r2, r0
   81b06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81b0a:	bf06      	itte	eq
   81b0c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81b10:	ea91 0f03 	teqeq	r1, r3
   81b14:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   81b18:	bd30      	pop	{r4, r5, pc}
   81b1a:	bf00      	nop

00081b1c <__aeabi_ui2d>:
   81b1c:	f090 0f00 	teq	r0, #0
   81b20:	bf04      	itt	eq
   81b22:	2100      	moveq	r1, #0
   81b24:	4770      	bxeq	lr
   81b26:	b530      	push	{r4, r5, lr}
   81b28:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81b2c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81b30:	f04f 0500 	mov.w	r5, #0
   81b34:	f04f 0100 	mov.w	r1, #0
   81b38:	e750      	b.n	819dc <__adddf3+0x138>
   81b3a:	bf00      	nop

00081b3c <__aeabi_i2d>:
   81b3c:	f090 0f00 	teq	r0, #0
   81b40:	bf04      	itt	eq
   81b42:	2100      	moveq	r1, #0
   81b44:	4770      	bxeq	lr
   81b46:	b530      	push	{r4, r5, lr}
   81b48:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81b4c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81b50:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   81b54:	bf48      	it	mi
   81b56:	4240      	negmi	r0, r0
   81b58:	f04f 0100 	mov.w	r1, #0
   81b5c:	e73e      	b.n	819dc <__adddf3+0x138>
   81b5e:	bf00      	nop

00081b60 <__aeabi_f2d>:
   81b60:	0042      	lsls	r2, r0, #1
   81b62:	ea4f 01e2 	mov.w	r1, r2, asr #3
   81b66:	ea4f 0131 	mov.w	r1, r1, rrx
   81b6a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   81b6e:	bf1f      	itttt	ne
   81b70:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   81b74:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81b78:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   81b7c:	4770      	bxne	lr
   81b7e:	f092 0f00 	teq	r2, #0
   81b82:	bf14      	ite	ne
   81b84:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   81b88:	4770      	bxeq	lr
   81b8a:	b530      	push	{r4, r5, lr}
   81b8c:	f44f 7460 	mov.w	r4, #896	; 0x380
   81b90:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81b94:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81b98:	e720      	b.n	819dc <__adddf3+0x138>
   81b9a:	bf00      	nop

00081b9c <__aeabi_ul2d>:
   81b9c:	ea50 0201 	orrs.w	r2, r0, r1
   81ba0:	bf08      	it	eq
   81ba2:	4770      	bxeq	lr
   81ba4:	b530      	push	{r4, r5, lr}
   81ba6:	f04f 0500 	mov.w	r5, #0
   81baa:	e00a      	b.n	81bc2 <__aeabi_l2d+0x16>

00081bac <__aeabi_l2d>:
   81bac:	ea50 0201 	orrs.w	r2, r0, r1
   81bb0:	bf08      	it	eq
   81bb2:	4770      	bxeq	lr
   81bb4:	b530      	push	{r4, r5, lr}
   81bb6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81bba:	d502      	bpl.n	81bc2 <__aeabi_l2d+0x16>
   81bbc:	4240      	negs	r0, r0
   81bbe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81bc2:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81bc6:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81bca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81bce:	f43f aedc 	beq.w	8198a <__adddf3+0xe6>
   81bd2:	f04f 0203 	mov.w	r2, #3
   81bd6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81bda:	bf18      	it	ne
   81bdc:	3203      	addne	r2, #3
   81bde:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81be2:	bf18      	it	ne
   81be4:	3203      	addne	r2, #3
   81be6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81bea:	f1c2 0320 	rsb	r3, r2, #32
   81bee:	fa00 fc03 	lsl.w	ip, r0, r3
   81bf2:	fa20 f002 	lsr.w	r0, r0, r2
   81bf6:	fa01 fe03 	lsl.w	lr, r1, r3
   81bfa:	ea40 000e 	orr.w	r0, r0, lr
   81bfe:	fa21 f102 	lsr.w	r1, r1, r2
   81c02:	4414      	add	r4, r2
   81c04:	e6c1      	b.n	8198a <__adddf3+0xe6>
   81c06:	bf00      	nop

00081c08 <__libc_init_array>:
   81c08:	b570      	push	{r4, r5, r6, lr}
   81c0a:	4e0f      	ldr	r6, [pc, #60]	; (81c48 <__libc_init_array+0x40>)
   81c0c:	4d0f      	ldr	r5, [pc, #60]	; (81c4c <__libc_init_array+0x44>)
   81c0e:	1b76      	subs	r6, r6, r5
   81c10:	10b6      	asrs	r6, r6, #2
   81c12:	d007      	beq.n	81c24 <__libc_init_array+0x1c>
   81c14:	3d04      	subs	r5, #4
   81c16:	2400      	movs	r4, #0
   81c18:	3401      	adds	r4, #1
   81c1a:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81c1e:	4798      	blx	r3
   81c20:	42a6      	cmp	r6, r4
   81c22:	d1f9      	bne.n	81c18 <__libc_init_array+0x10>
   81c24:	4e0a      	ldr	r6, [pc, #40]	; (81c50 <__libc_init_array+0x48>)
   81c26:	4d0b      	ldr	r5, [pc, #44]	; (81c54 <__libc_init_array+0x4c>)
   81c28:	f003 f8fc 	bl	84e24 <_init>
   81c2c:	1b76      	subs	r6, r6, r5
   81c2e:	10b6      	asrs	r6, r6, #2
   81c30:	d008      	beq.n	81c44 <__libc_init_array+0x3c>
   81c32:	3d04      	subs	r5, #4
   81c34:	2400      	movs	r4, #0
   81c36:	3401      	adds	r4, #1
   81c38:	f855 3f04 	ldr.w	r3, [r5, #4]!
   81c3c:	4798      	blx	r3
   81c3e:	42a6      	cmp	r6, r4
   81c40:	d1f9      	bne.n	81c36 <__libc_init_array+0x2e>
   81c42:	bd70      	pop	{r4, r5, r6, pc}
   81c44:	bd70      	pop	{r4, r5, r6, pc}
   81c46:	bf00      	nop
   81c48:	00084e30 	.word	0x00084e30
   81c4c:	00084e30 	.word	0x00084e30
   81c50:	00084e38 	.word	0x00084e38
   81c54:	00084e30 	.word	0x00084e30

00081c58 <iprintf>:
   81c58:	b40f      	push	{r0, r1, r2, r3}
   81c5a:	b510      	push	{r4, lr}
   81c5c:	4b07      	ldr	r3, [pc, #28]	; (81c7c <iprintf+0x24>)
   81c5e:	b082      	sub	sp, #8
   81c60:	ac04      	add	r4, sp, #16
   81c62:	f854 2b04 	ldr.w	r2, [r4], #4
   81c66:	6818      	ldr	r0, [r3, #0]
   81c68:	4623      	mov	r3, r4
   81c6a:	6881      	ldr	r1, [r0, #8]
   81c6c:	9401      	str	r4, [sp, #4]
   81c6e:	f000 f9bb 	bl	81fe8 <_vfiprintf_r>
   81c72:	b002      	add	sp, #8
   81c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81c78:	b004      	add	sp, #16
   81c7a:	4770      	bx	lr
   81c7c:	20070568 	.word	0x20070568

00081c80 <memcpy>:
   81c80:	4684      	mov	ip, r0
   81c82:	ea41 0300 	orr.w	r3, r1, r0
   81c86:	f013 0303 	ands.w	r3, r3, #3
   81c8a:	d149      	bne.n	81d20 <memcpy+0xa0>
   81c8c:	3a40      	subs	r2, #64	; 0x40
   81c8e:	d323      	bcc.n	81cd8 <memcpy+0x58>
   81c90:	680b      	ldr	r3, [r1, #0]
   81c92:	6003      	str	r3, [r0, #0]
   81c94:	684b      	ldr	r3, [r1, #4]
   81c96:	6043      	str	r3, [r0, #4]
   81c98:	688b      	ldr	r3, [r1, #8]
   81c9a:	6083      	str	r3, [r0, #8]
   81c9c:	68cb      	ldr	r3, [r1, #12]
   81c9e:	60c3      	str	r3, [r0, #12]
   81ca0:	690b      	ldr	r3, [r1, #16]
   81ca2:	6103      	str	r3, [r0, #16]
   81ca4:	694b      	ldr	r3, [r1, #20]
   81ca6:	6143      	str	r3, [r0, #20]
   81ca8:	698b      	ldr	r3, [r1, #24]
   81caa:	6183      	str	r3, [r0, #24]
   81cac:	69cb      	ldr	r3, [r1, #28]
   81cae:	61c3      	str	r3, [r0, #28]
   81cb0:	6a0b      	ldr	r3, [r1, #32]
   81cb2:	6203      	str	r3, [r0, #32]
   81cb4:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   81cb6:	6243      	str	r3, [r0, #36]	; 0x24
   81cb8:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   81cba:	6283      	str	r3, [r0, #40]	; 0x28
   81cbc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   81cbe:	62c3      	str	r3, [r0, #44]	; 0x2c
   81cc0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   81cc2:	6303      	str	r3, [r0, #48]	; 0x30
   81cc4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   81cc6:	6343      	str	r3, [r0, #52]	; 0x34
   81cc8:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   81cca:	6383      	str	r3, [r0, #56]	; 0x38
   81ccc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   81cce:	63c3      	str	r3, [r0, #60]	; 0x3c
   81cd0:	3040      	adds	r0, #64	; 0x40
   81cd2:	3140      	adds	r1, #64	; 0x40
   81cd4:	3a40      	subs	r2, #64	; 0x40
   81cd6:	d2db      	bcs.n	81c90 <memcpy+0x10>
   81cd8:	3230      	adds	r2, #48	; 0x30
   81cda:	d30b      	bcc.n	81cf4 <memcpy+0x74>
   81cdc:	680b      	ldr	r3, [r1, #0]
   81cde:	6003      	str	r3, [r0, #0]
   81ce0:	684b      	ldr	r3, [r1, #4]
   81ce2:	6043      	str	r3, [r0, #4]
   81ce4:	688b      	ldr	r3, [r1, #8]
   81ce6:	6083      	str	r3, [r0, #8]
   81ce8:	68cb      	ldr	r3, [r1, #12]
   81cea:	60c3      	str	r3, [r0, #12]
   81cec:	3010      	adds	r0, #16
   81cee:	3110      	adds	r1, #16
   81cf0:	3a10      	subs	r2, #16
   81cf2:	d2f3      	bcs.n	81cdc <memcpy+0x5c>
   81cf4:	320c      	adds	r2, #12
   81cf6:	d305      	bcc.n	81d04 <memcpy+0x84>
   81cf8:	f851 3b04 	ldr.w	r3, [r1], #4
   81cfc:	f840 3b04 	str.w	r3, [r0], #4
   81d00:	3a04      	subs	r2, #4
   81d02:	d2f9      	bcs.n	81cf8 <memcpy+0x78>
   81d04:	3204      	adds	r2, #4
   81d06:	d008      	beq.n	81d1a <memcpy+0x9a>
   81d08:	07d2      	lsls	r2, r2, #31
   81d0a:	bf1c      	itt	ne
   81d0c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81d10:	f800 3b01 	strbne.w	r3, [r0], #1
   81d14:	d301      	bcc.n	81d1a <memcpy+0x9a>
   81d16:	880b      	ldrh	r3, [r1, #0]
   81d18:	8003      	strh	r3, [r0, #0]
   81d1a:	4660      	mov	r0, ip
   81d1c:	4770      	bx	lr
   81d1e:	bf00      	nop
   81d20:	2a08      	cmp	r2, #8
   81d22:	d313      	bcc.n	81d4c <memcpy+0xcc>
   81d24:	078b      	lsls	r3, r1, #30
   81d26:	d0b1      	beq.n	81c8c <memcpy+0xc>
   81d28:	f010 0303 	ands.w	r3, r0, #3
   81d2c:	d0ae      	beq.n	81c8c <memcpy+0xc>
   81d2e:	f1c3 0304 	rsb	r3, r3, #4
   81d32:	1ad2      	subs	r2, r2, r3
   81d34:	07db      	lsls	r3, r3, #31
   81d36:	bf1c      	itt	ne
   81d38:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81d3c:	f800 3b01 	strbne.w	r3, [r0], #1
   81d40:	d3a4      	bcc.n	81c8c <memcpy+0xc>
   81d42:	f831 3b02 	ldrh.w	r3, [r1], #2
   81d46:	f820 3b02 	strh.w	r3, [r0], #2
   81d4a:	e79f      	b.n	81c8c <memcpy+0xc>
   81d4c:	3a04      	subs	r2, #4
   81d4e:	d3d9      	bcc.n	81d04 <memcpy+0x84>
   81d50:	3a01      	subs	r2, #1
   81d52:	f811 3b01 	ldrb.w	r3, [r1], #1
   81d56:	f800 3b01 	strb.w	r3, [r0], #1
   81d5a:	d2f9      	bcs.n	81d50 <memcpy+0xd0>
   81d5c:	780b      	ldrb	r3, [r1, #0]
   81d5e:	7003      	strb	r3, [r0, #0]
   81d60:	784b      	ldrb	r3, [r1, #1]
   81d62:	7043      	strb	r3, [r0, #1]
   81d64:	788b      	ldrb	r3, [r1, #2]
   81d66:	7083      	strb	r3, [r0, #2]
   81d68:	4660      	mov	r0, ip
   81d6a:	4770      	bx	lr

00081d6c <memset>:
   81d6c:	b4f0      	push	{r4, r5, r6, r7}
   81d6e:	0784      	lsls	r4, r0, #30
   81d70:	d043      	beq.n	81dfa <memset+0x8e>
   81d72:	1e54      	subs	r4, r2, #1
   81d74:	2a00      	cmp	r2, #0
   81d76:	d03e      	beq.n	81df6 <memset+0x8a>
   81d78:	b2cd      	uxtb	r5, r1
   81d7a:	4603      	mov	r3, r0
   81d7c:	e003      	b.n	81d86 <memset+0x1a>
   81d7e:	1e62      	subs	r2, r4, #1
   81d80:	2c00      	cmp	r4, #0
   81d82:	d038      	beq.n	81df6 <memset+0x8a>
   81d84:	4614      	mov	r4, r2
   81d86:	f803 5b01 	strb.w	r5, [r3], #1
   81d8a:	079a      	lsls	r2, r3, #30
   81d8c:	d1f7      	bne.n	81d7e <memset+0x12>
   81d8e:	2c03      	cmp	r4, #3
   81d90:	d92a      	bls.n	81de8 <memset+0x7c>
   81d92:	b2cd      	uxtb	r5, r1
   81d94:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81d98:	2c0f      	cmp	r4, #15
   81d9a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   81d9e:	d915      	bls.n	81dcc <memset+0x60>
   81da0:	f1a4 0710 	sub.w	r7, r4, #16
   81da4:	093f      	lsrs	r7, r7, #4
   81da6:	f103 0610 	add.w	r6, r3, #16
   81daa:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   81dae:	461a      	mov	r2, r3
   81db0:	6015      	str	r5, [r2, #0]
   81db2:	6055      	str	r5, [r2, #4]
   81db4:	6095      	str	r5, [r2, #8]
   81db6:	60d5      	str	r5, [r2, #12]
   81db8:	3210      	adds	r2, #16
   81dba:	42b2      	cmp	r2, r6
   81dbc:	d1f8      	bne.n	81db0 <memset+0x44>
   81dbe:	f004 040f 	and.w	r4, r4, #15
   81dc2:	3701      	adds	r7, #1
   81dc4:	2c03      	cmp	r4, #3
   81dc6:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   81dca:	d90d      	bls.n	81de8 <memset+0x7c>
   81dcc:	461e      	mov	r6, r3
   81dce:	4622      	mov	r2, r4
   81dd0:	3a04      	subs	r2, #4
   81dd2:	2a03      	cmp	r2, #3
   81dd4:	f846 5b04 	str.w	r5, [r6], #4
   81dd8:	d8fa      	bhi.n	81dd0 <memset+0x64>
   81dda:	1f22      	subs	r2, r4, #4
   81ddc:	f022 0203 	bic.w	r2, r2, #3
   81de0:	3204      	adds	r2, #4
   81de2:	4413      	add	r3, r2
   81de4:	f004 0403 	and.w	r4, r4, #3
   81de8:	b12c      	cbz	r4, 81df6 <memset+0x8a>
   81dea:	b2c9      	uxtb	r1, r1
   81dec:	441c      	add	r4, r3
   81dee:	f803 1b01 	strb.w	r1, [r3], #1
   81df2:	42a3      	cmp	r3, r4
   81df4:	d1fb      	bne.n	81dee <memset+0x82>
   81df6:	bcf0      	pop	{r4, r5, r6, r7}
   81df8:	4770      	bx	lr
   81dfa:	4614      	mov	r4, r2
   81dfc:	4603      	mov	r3, r0
   81dfe:	e7c6      	b.n	81d8e <memset+0x22>

00081e00 <setbuf>:
   81e00:	2900      	cmp	r1, #0
   81e02:	bf0c      	ite	eq
   81e04:	2202      	moveq	r2, #2
   81e06:	2200      	movne	r2, #0
   81e08:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81e0c:	f000 b800 	b.w	81e10 <setvbuf>

00081e10 <setvbuf>:
   81e10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81e14:	4d3c      	ldr	r5, [pc, #240]	; (81f08 <setvbuf+0xf8>)
   81e16:	4604      	mov	r4, r0
   81e18:	682d      	ldr	r5, [r5, #0]
   81e1a:	4688      	mov	r8, r1
   81e1c:	4616      	mov	r6, r2
   81e1e:	461f      	mov	r7, r3
   81e20:	b115      	cbz	r5, 81e28 <setvbuf+0x18>
   81e22:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81e24:	2b00      	cmp	r3, #0
   81e26:	d04f      	beq.n	81ec8 <setvbuf+0xb8>
   81e28:	2e02      	cmp	r6, #2
   81e2a:	d830      	bhi.n	81e8e <setvbuf+0x7e>
   81e2c:	2f00      	cmp	r7, #0
   81e2e:	db2e      	blt.n	81e8e <setvbuf+0x7e>
   81e30:	4628      	mov	r0, r5
   81e32:	4621      	mov	r1, r4
   81e34:	f001 f856 	bl	82ee4 <_fflush_r>
   81e38:	89a3      	ldrh	r3, [r4, #12]
   81e3a:	2200      	movs	r2, #0
   81e3c:	6062      	str	r2, [r4, #4]
   81e3e:	61a2      	str	r2, [r4, #24]
   81e40:	061a      	lsls	r2, r3, #24
   81e42:	d428      	bmi.n	81e96 <setvbuf+0x86>
   81e44:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81e48:	b29b      	uxth	r3, r3
   81e4a:	2e02      	cmp	r6, #2
   81e4c:	81a3      	strh	r3, [r4, #12]
   81e4e:	d02d      	beq.n	81eac <setvbuf+0x9c>
   81e50:	f1b8 0f00 	cmp.w	r8, #0
   81e54:	d03c      	beq.n	81ed0 <setvbuf+0xc0>
   81e56:	2e01      	cmp	r6, #1
   81e58:	d013      	beq.n	81e82 <setvbuf+0x72>
   81e5a:	b29b      	uxth	r3, r3
   81e5c:	f003 0008 	and.w	r0, r3, #8
   81e60:	4a2a      	ldr	r2, [pc, #168]	; (81f0c <setvbuf+0xfc>)
   81e62:	b280      	uxth	r0, r0
   81e64:	63ea      	str	r2, [r5, #60]	; 0x3c
   81e66:	f8c4 8000 	str.w	r8, [r4]
   81e6a:	f8c4 8010 	str.w	r8, [r4, #16]
   81e6e:	6167      	str	r7, [r4, #20]
   81e70:	b178      	cbz	r0, 81e92 <setvbuf+0x82>
   81e72:	f013 0f03 	tst.w	r3, #3
   81e76:	bf18      	it	ne
   81e78:	2700      	movne	r7, #0
   81e7a:	60a7      	str	r7, [r4, #8]
   81e7c:	2000      	movs	r0, #0
   81e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81e82:	f043 0301 	orr.w	r3, r3, #1
   81e86:	427a      	negs	r2, r7
   81e88:	81a3      	strh	r3, [r4, #12]
   81e8a:	61a2      	str	r2, [r4, #24]
   81e8c:	e7e5      	b.n	81e5a <setvbuf+0x4a>
   81e8e:	f04f 30ff 	mov.w	r0, #4294967295
   81e92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81e96:	4628      	mov	r0, r5
   81e98:	6921      	ldr	r1, [r4, #16]
   81e9a:	f001 f983 	bl	831a4 <_free_r>
   81e9e:	89a3      	ldrh	r3, [r4, #12]
   81ea0:	2e02      	cmp	r6, #2
   81ea2:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   81ea6:	b29b      	uxth	r3, r3
   81ea8:	81a3      	strh	r3, [r4, #12]
   81eaa:	d1d1      	bne.n	81e50 <setvbuf+0x40>
   81eac:	2000      	movs	r0, #0
   81eae:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81eb2:	f043 0302 	orr.w	r3, r3, #2
   81eb6:	2500      	movs	r5, #0
   81eb8:	2101      	movs	r1, #1
   81eba:	81a3      	strh	r3, [r4, #12]
   81ebc:	60a5      	str	r5, [r4, #8]
   81ebe:	6022      	str	r2, [r4, #0]
   81ec0:	6122      	str	r2, [r4, #16]
   81ec2:	6161      	str	r1, [r4, #20]
   81ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81ec8:	4628      	mov	r0, r5
   81eca:	f001 f827 	bl	82f1c <__sinit>
   81ece:	e7ab      	b.n	81e28 <setvbuf+0x18>
   81ed0:	2f00      	cmp	r7, #0
   81ed2:	bf08      	it	eq
   81ed4:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   81ed8:	4638      	mov	r0, r7
   81eda:	f001 fc59 	bl	83790 <malloc>
   81ede:	4680      	mov	r8, r0
   81ee0:	b128      	cbz	r0, 81eee <setvbuf+0xde>
   81ee2:	89a3      	ldrh	r3, [r4, #12]
   81ee4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81ee8:	b29b      	uxth	r3, r3
   81eea:	81a3      	strh	r3, [r4, #12]
   81eec:	e7b3      	b.n	81e56 <setvbuf+0x46>
   81eee:	f44f 6080 	mov.w	r0, #1024	; 0x400
   81ef2:	f001 fc4d 	bl	83790 <malloc>
   81ef6:	4680      	mov	r8, r0
   81ef8:	b918      	cbnz	r0, 81f02 <setvbuf+0xf2>
   81efa:	89a3      	ldrh	r3, [r4, #12]
   81efc:	f04f 30ff 	mov.w	r0, #4294967295
   81f00:	e7d5      	b.n	81eae <setvbuf+0x9e>
   81f02:	f44f 6780 	mov.w	r7, #1024	; 0x400
   81f06:	e7ec      	b.n	81ee2 <setvbuf+0xd2>
   81f08:	20070568 	.word	0x20070568
   81f0c:	00082f11 	.word	0x00082f11

00081f10 <strlen>:
   81f10:	f020 0103 	bic.w	r1, r0, #3
   81f14:	f010 0003 	ands.w	r0, r0, #3
   81f18:	f1c0 0000 	rsb	r0, r0, #0
   81f1c:	f851 3b04 	ldr.w	r3, [r1], #4
   81f20:	f100 0c04 	add.w	ip, r0, #4
   81f24:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   81f28:	f06f 0200 	mvn.w	r2, #0
   81f2c:	bf1c      	itt	ne
   81f2e:	fa22 f20c 	lsrne.w	r2, r2, ip
   81f32:	4313      	orrne	r3, r2
   81f34:	f04f 0c01 	mov.w	ip, #1
   81f38:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   81f3c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   81f40:	eba3 020c 	sub.w	r2, r3, ip
   81f44:	ea22 0203 	bic.w	r2, r2, r3
   81f48:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   81f4c:	bf04      	itt	eq
   81f4e:	f851 3b04 	ldreq.w	r3, [r1], #4
   81f52:	3004      	addeq	r0, #4
   81f54:	d0f4      	beq.n	81f40 <strlen+0x30>
   81f56:	f013 0fff 	tst.w	r3, #255	; 0xff
   81f5a:	bf1f      	itttt	ne
   81f5c:	3001      	addne	r0, #1
   81f5e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   81f62:	3001      	addne	r0, #1
   81f64:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   81f68:	bf18      	it	ne
   81f6a:	3001      	addne	r0, #1
   81f6c:	4770      	bx	lr
   81f6e:	bf00      	nop

00081f70 <__sprint_r.part.0>:
   81f70:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81f72:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81f76:	049c      	lsls	r4, r3, #18
   81f78:	460e      	mov	r6, r1
   81f7a:	4680      	mov	r8, r0
   81f7c:	4691      	mov	r9, r2
   81f7e:	d52a      	bpl.n	81fd6 <__sprint_r.part.0+0x66>
   81f80:	6893      	ldr	r3, [r2, #8]
   81f82:	6812      	ldr	r2, [r2, #0]
   81f84:	f102 0a08 	add.w	sl, r2, #8
   81f88:	b31b      	cbz	r3, 81fd2 <__sprint_r.part.0+0x62>
   81f8a:	e91a 00a0 	ldmdb	sl, {r5, r7}
   81f8e:	08bf      	lsrs	r7, r7, #2
   81f90:	d017      	beq.n	81fc2 <__sprint_r.part.0+0x52>
   81f92:	3d04      	subs	r5, #4
   81f94:	2400      	movs	r4, #0
   81f96:	e001      	b.n	81f9c <__sprint_r.part.0+0x2c>
   81f98:	42a7      	cmp	r7, r4
   81f9a:	d010      	beq.n	81fbe <__sprint_r.part.0+0x4e>
   81f9c:	4640      	mov	r0, r8
   81f9e:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81fa2:	4632      	mov	r2, r6
   81fa4:	f001 f850 	bl	83048 <_fputwc_r>
   81fa8:	1c43      	adds	r3, r0, #1
   81faa:	f104 0401 	add.w	r4, r4, #1
   81fae:	d1f3      	bne.n	81f98 <__sprint_r.part.0+0x28>
   81fb0:	2300      	movs	r3, #0
   81fb2:	f8c9 3008 	str.w	r3, [r9, #8]
   81fb6:	f8c9 3004 	str.w	r3, [r9, #4]
   81fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81fbe:	f8d9 3008 	ldr.w	r3, [r9, #8]
   81fc2:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   81fc6:	f8c9 3008 	str.w	r3, [r9, #8]
   81fca:	f10a 0a08 	add.w	sl, sl, #8
   81fce:	2b00      	cmp	r3, #0
   81fd0:	d1db      	bne.n	81f8a <__sprint_r.part.0+0x1a>
   81fd2:	2000      	movs	r0, #0
   81fd4:	e7ec      	b.n	81fb0 <__sprint_r.part.0+0x40>
   81fd6:	f001 f9b1 	bl	8333c <__sfvwrite_r>
   81fda:	2300      	movs	r3, #0
   81fdc:	f8c9 3008 	str.w	r3, [r9, #8]
   81fe0:	f8c9 3004 	str.w	r3, [r9, #4]
   81fe4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00081fe8 <_vfiprintf_r>:
   81fe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81fec:	b0b1      	sub	sp, #196	; 0xc4
   81fee:	461c      	mov	r4, r3
   81ff0:	9102      	str	r1, [sp, #8]
   81ff2:	4690      	mov	r8, r2
   81ff4:	9308      	str	r3, [sp, #32]
   81ff6:	9006      	str	r0, [sp, #24]
   81ff8:	b118      	cbz	r0, 82002 <_vfiprintf_r+0x1a>
   81ffa:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81ffc:	2b00      	cmp	r3, #0
   81ffe:	f000 80e8 	beq.w	821d2 <_vfiprintf_r+0x1ea>
   82002:	9d02      	ldr	r5, [sp, #8]
   82004:	89ab      	ldrh	r3, [r5, #12]
   82006:	b29a      	uxth	r2, r3
   82008:	0490      	lsls	r0, r2, #18
   8200a:	d407      	bmi.n	8201c <_vfiprintf_r+0x34>
   8200c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   8200e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82012:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   82016:	81ab      	strh	r3, [r5, #12]
   82018:	b29a      	uxth	r2, r3
   8201a:	6669      	str	r1, [r5, #100]	; 0x64
   8201c:	0711      	lsls	r1, r2, #28
   8201e:	f140 80b7 	bpl.w	82190 <_vfiprintf_r+0x1a8>
   82022:	f8dd b008 	ldr.w	fp, [sp, #8]
   82026:	f8db 3010 	ldr.w	r3, [fp, #16]
   8202a:	2b00      	cmp	r3, #0
   8202c:	f000 80b0 	beq.w	82190 <_vfiprintf_r+0x1a8>
   82030:	f002 021a 	and.w	r2, r2, #26
   82034:	2a0a      	cmp	r2, #10
   82036:	f000 80b7 	beq.w	821a8 <_vfiprintf_r+0x1c0>
   8203a:	2300      	movs	r3, #0
   8203c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   82040:	930a      	str	r3, [sp, #40]	; 0x28
   82042:	9315      	str	r3, [sp, #84]	; 0x54
   82044:	9314      	str	r3, [sp, #80]	; 0x50
   82046:	9309      	str	r3, [sp, #36]	; 0x24
   82048:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   8204c:	464e      	mov	r6, r9
   8204e:	f898 3000 	ldrb.w	r3, [r8]
   82052:	2b00      	cmp	r3, #0
   82054:	f000 84c8 	beq.w	829e8 <_vfiprintf_r+0xa00>
   82058:	2b25      	cmp	r3, #37	; 0x25
   8205a:	f000 84c5 	beq.w	829e8 <_vfiprintf_r+0xa00>
   8205e:	f108 0201 	add.w	r2, r8, #1
   82062:	e001      	b.n	82068 <_vfiprintf_r+0x80>
   82064:	2b25      	cmp	r3, #37	; 0x25
   82066:	d004      	beq.n	82072 <_vfiprintf_r+0x8a>
   82068:	7813      	ldrb	r3, [r2, #0]
   8206a:	4614      	mov	r4, r2
   8206c:	3201      	adds	r2, #1
   8206e:	2b00      	cmp	r3, #0
   82070:	d1f8      	bne.n	82064 <_vfiprintf_r+0x7c>
   82072:	ebc8 0504 	rsb	r5, r8, r4
   82076:	b195      	cbz	r5, 8209e <_vfiprintf_r+0xb6>
   82078:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8207a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8207c:	3301      	adds	r3, #1
   8207e:	442a      	add	r2, r5
   82080:	2b07      	cmp	r3, #7
   82082:	f8c6 8000 	str.w	r8, [r6]
   82086:	6075      	str	r5, [r6, #4]
   82088:	9215      	str	r2, [sp, #84]	; 0x54
   8208a:	9314      	str	r3, [sp, #80]	; 0x50
   8208c:	dd7b      	ble.n	82186 <_vfiprintf_r+0x19e>
   8208e:	2a00      	cmp	r2, #0
   82090:	f040 84d5 	bne.w	82a3e <_vfiprintf_r+0xa56>
   82094:	9809      	ldr	r0, [sp, #36]	; 0x24
   82096:	9214      	str	r2, [sp, #80]	; 0x50
   82098:	4428      	add	r0, r5
   8209a:	464e      	mov	r6, r9
   8209c:	9009      	str	r0, [sp, #36]	; 0x24
   8209e:	7823      	ldrb	r3, [r4, #0]
   820a0:	2b00      	cmp	r3, #0
   820a2:	f000 83ed 	beq.w	82880 <_vfiprintf_r+0x898>
   820a6:	2100      	movs	r1, #0
   820a8:	f04f 0200 	mov.w	r2, #0
   820ac:	f04f 3cff 	mov.w	ip, #4294967295
   820b0:	7863      	ldrb	r3, [r4, #1]
   820b2:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   820b6:	9104      	str	r1, [sp, #16]
   820b8:	468a      	mov	sl, r1
   820ba:	f104 0801 	add.w	r8, r4, #1
   820be:	4608      	mov	r0, r1
   820c0:	4665      	mov	r5, ip
   820c2:	f108 0801 	add.w	r8, r8, #1
   820c6:	f1a3 0220 	sub.w	r2, r3, #32
   820ca:	2a58      	cmp	r2, #88	; 0x58
   820cc:	f200 82d9 	bhi.w	82682 <_vfiprintf_r+0x69a>
   820d0:	e8df f012 	tbh	[pc, r2, lsl #1]
   820d4:	02d702cb 	.word	0x02d702cb
   820d8:	02d202d7 	.word	0x02d202d7
   820dc:	02d702d7 	.word	0x02d702d7
   820e0:	02d702d7 	.word	0x02d702d7
   820e4:	02d702d7 	.word	0x02d702d7
   820e8:	028f0282 	.word	0x028f0282
   820ec:	008402d7 	.word	0x008402d7
   820f0:	02d70293 	.word	0x02d70293
   820f4:	0196012b 	.word	0x0196012b
   820f8:	01960196 	.word	0x01960196
   820fc:	01960196 	.word	0x01960196
   82100:	01960196 	.word	0x01960196
   82104:	01960196 	.word	0x01960196
   82108:	02d702d7 	.word	0x02d702d7
   8210c:	02d702d7 	.word	0x02d702d7
   82110:	02d702d7 	.word	0x02d702d7
   82114:	02d702d7 	.word	0x02d702d7
   82118:	02d702d7 	.word	0x02d702d7
   8211c:	02d70130 	.word	0x02d70130
   82120:	02d702d7 	.word	0x02d702d7
   82124:	02d702d7 	.word	0x02d702d7
   82128:	02d702d7 	.word	0x02d702d7
   8212c:	02d702d7 	.word	0x02d702d7
   82130:	017b02d7 	.word	0x017b02d7
   82134:	02d702d7 	.word	0x02d702d7
   82138:	02d702d7 	.word	0x02d702d7
   8213c:	01a402d7 	.word	0x01a402d7
   82140:	02d702d7 	.word	0x02d702d7
   82144:	02d701bf 	.word	0x02d701bf
   82148:	02d702d7 	.word	0x02d702d7
   8214c:	02d702d7 	.word	0x02d702d7
   82150:	02d702d7 	.word	0x02d702d7
   82154:	02d702d7 	.word	0x02d702d7
   82158:	01e402d7 	.word	0x01e402d7
   8215c:	02d701fa 	.word	0x02d701fa
   82160:	02d702d7 	.word	0x02d702d7
   82164:	01fa0216 	.word	0x01fa0216
   82168:	02d702d7 	.word	0x02d702d7
   8216c:	02d7021b 	.word	0x02d7021b
   82170:	00890228 	.word	0x00890228
   82174:	027d0266 	.word	0x027d0266
   82178:	023a02d7 	.word	0x023a02d7
   8217c:	011902d7 	.word	0x011902d7
   82180:	02d702d7 	.word	0x02d702d7
   82184:	02af      	.short	0x02af
   82186:	3608      	adds	r6, #8
   82188:	9809      	ldr	r0, [sp, #36]	; 0x24
   8218a:	4428      	add	r0, r5
   8218c:	9009      	str	r0, [sp, #36]	; 0x24
   8218e:	e786      	b.n	8209e <_vfiprintf_r+0xb6>
   82190:	9806      	ldr	r0, [sp, #24]
   82192:	9902      	ldr	r1, [sp, #8]
   82194:	f000 fd90 	bl	82cb8 <__swsetup_r>
   82198:	b9b0      	cbnz	r0, 821c8 <_vfiprintf_r+0x1e0>
   8219a:	9d02      	ldr	r5, [sp, #8]
   8219c:	89aa      	ldrh	r2, [r5, #12]
   8219e:	f002 021a 	and.w	r2, r2, #26
   821a2:	2a0a      	cmp	r2, #10
   821a4:	f47f af49 	bne.w	8203a <_vfiprintf_r+0x52>
   821a8:	f8dd b008 	ldr.w	fp, [sp, #8]
   821ac:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   821b0:	2b00      	cmp	r3, #0
   821b2:	f6ff af42 	blt.w	8203a <_vfiprintf_r+0x52>
   821b6:	9806      	ldr	r0, [sp, #24]
   821b8:	4659      	mov	r1, fp
   821ba:	4642      	mov	r2, r8
   821bc:	4623      	mov	r3, r4
   821be:	f000 fd3d 	bl	82c3c <__sbprintf>
   821c2:	b031      	add	sp, #196	; 0xc4
   821c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   821c8:	f04f 30ff 	mov.w	r0, #4294967295
   821cc:	b031      	add	sp, #196	; 0xc4
   821ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   821d2:	f000 fea3 	bl	82f1c <__sinit>
   821d6:	e714      	b.n	82002 <_vfiprintf_r+0x1a>
   821d8:	4240      	negs	r0, r0
   821da:	9308      	str	r3, [sp, #32]
   821dc:	f04a 0a04 	orr.w	sl, sl, #4
   821e0:	f898 3000 	ldrb.w	r3, [r8]
   821e4:	e76d      	b.n	820c2 <_vfiprintf_r+0xda>
   821e6:	f01a 0320 	ands.w	r3, sl, #32
   821ea:	9004      	str	r0, [sp, #16]
   821ec:	46ac      	mov	ip, r5
   821ee:	f000 80f4 	beq.w	823da <_vfiprintf_r+0x3f2>
   821f2:	f8dd b020 	ldr.w	fp, [sp, #32]
   821f6:	f10b 0307 	add.w	r3, fp, #7
   821fa:	f023 0307 	bic.w	r3, r3, #7
   821fe:	f103 0408 	add.w	r4, r3, #8
   82202:	9408      	str	r4, [sp, #32]
   82204:	e9d3 4500 	ldrd	r4, r5, [r3]
   82208:	2300      	movs	r3, #0
   8220a:	f04f 0000 	mov.w	r0, #0
   8220e:	2100      	movs	r1, #0
   82210:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   82214:	f8cd c014 	str.w	ip, [sp, #20]
   82218:	9107      	str	r1, [sp, #28]
   8221a:	f1bc 0f00 	cmp.w	ip, #0
   8221e:	bfa8      	it	ge
   82220:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   82224:	ea54 0205 	orrs.w	r2, r4, r5
   82228:	f040 80ad 	bne.w	82386 <_vfiprintf_r+0x39e>
   8222c:	f1bc 0f00 	cmp.w	ip, #0
   82230:	f040 80a9 	bne.w	82386 <_vfiprintf_r+0x39e>
   82234:	2b00      	cmp	r3, #0
   82236:	f040 83c0 	bne.w	829ba <_vfiprintf_r+0x9d2>
   8223a:	f01a 0f01 	tst.w	sl, #1
   8223e:	f000 83bc 	beq.w	829ba <_vfiprintf_r+0x9d2>
   82242:	2330      	movs	r3, #48	; 0x30
   82244:	af30      	add	r7, sp, #192	; 0xc0
   82246:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8224a:	ebc7 0409 	rsb	r4, r7, r9
   8224e:	9405      	str	r4, [sp, #20]
   82250:	f8dd b014 	ldr.w	fp, [sp, #20]
   82254:	9c07      	ldr	r4, [sp, #28]
   82256:	45e3      	cmp	fp, ip
   82258:	bfb8      	it	lt
   8225a:	46e3      	movlt	fp, ip
   8225c:	f8cd b00c 	str.w	fp, [sp, #12]
   82260:	b11c      	cbz	r4, 8226a <_vfiprintf_r+0x282>
   82262:	f10b 0b01 	add.w	fp, fp, #1
   82266:	f8cd b00c 	str.w	fp, [sp, #12]
   8226a:	f01a 0502 	ands.w	r5, sl, #2
   8226e:	9507      	str	r5, [sp, #28]
   82270:	d005      	beq.n	8227e <_vfiprintf_r+0x296>
   82272:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82276:	f10b 0b02 	add.w	fp, fp, #2
   8227a:	f8cd b00c 	str.w	fp, [sp, #12]
   8227e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   82282:	930b      	str	r3, [sp, #44]	; 0x2c
   82284:	f040 821b 	bne.w	826be <_vfiprintf_r+0x6d6>
   82288:	9d04      	ldr	r5, [sp, #16]
   8228a:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8228e:	ebcb 0405 	rsb	r4, fp, r5
   82292:	2c00      	cmp	r4, #0
   82294:	f340 8213 	ble.w	826be <_vfiprintf_r+0x6d6>
   82298:	2c10      	cmp	r4, #16
   8229a:	f340 8489 	ble.w	82bb0 <_vfiprintf_r+0xbc8>
   8229e:	4dbe      	ldr	r5, [pc, #760]	; (82598 <_vfiprintf_r+0x5b0>)
   822a0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   822a2:	462b      	mov	r3, r5
   822a4:	9814      	ldr	r0, [sp, #80]	; 0x50
   822a6:	4625      	mov	r5, r4
   822a8:	f04f 0b10 	mov.w	fp, #16
   822ac:	4664      	mov	r4, ip
   822ae:	46b4      	mov	ip, r6
   822b0:	461e      	mov	r6, r3
   822b2:	e006      	b.n	822c2 <_vfiprintf_r+0x2da>
   822b4:	1c83      	adds	r3, r0, #2
   822b6:	f10c 0c08 	add.w	ip, ip, #8
   822ba:	4608      	mov	r0, r1
   822bc:	3d10      	subs	r5, #16
   822be:	2d10      	cmp	r5, #16
   822c0:	dd11      	ble.n	822e6 <_vfiprintf_r+0x2fe>
   822c2:	1c41      	adds	r1, r0, #1
   822c4:	3210      	adds	r2, #16
   822c6:	2907      	cmp	r1, #7
   822c8:	9215      	str	r2, [sp, #84]	; 0x54
   822ca:	e88c 0840 	stmia.w	ip, {r6, fp}
   822ce:	9114      	str	r1, [sp, #80]	; 0x50
   822d0:	ddf0      	ble.n	822b4 <_vfiprintf_r+0x2cc>
   822d2:	2a00      	cmp	r2, #0
   822d4:	f040 81e6 	bne.w	826a4 <_vfiprintf_r+0x6bc>
   822d8:	3d10      	subs	r5, #16
   822da:	2d10      	cmp	r5, #16
   822dc:	f04f 0301 	mov.w	r3, #1
   822e0:	4610      	mov	r0, r2
   822e2:	46cc      	mov	ip, r9
   822e4:	dced      	bgt.n	822c2 <_vfiprintf_r+0x2da>
   822e6:	4631      	mov	r1, r6
   822e8:	4666      	mov	r6, ip
   822ea:	46a4      	mov	ip, r4
   822ec:	462c      	mov	r4, r5
   822ee:	460d      	mov	r5, r1
   822f0:	4422      	add	r2, r4
   822f2:	2b07      	cmp	r3, #7
   822f4:	9215      	str	r2, [sp, #84]	; 0x54
   822f6:	6035      	str	r5, [r6, #0]
   822f8:	6074      	str	r4, [r6, #4]
   822fa:	9314      	str	r3, [sp, #80]	; 0x50
   822fc:	f300 836d 	bgt.w	829da <_vfiprintf_r+0x9f2>
   82300:	3608      	adds	r6, #8
   82302:	1c59      	adds	r1, r3, #1
   82304:	e1de      	b.n	826c4 <_vfiprintf_r+0x6dc>
   82306:	f01a 0f20 	tst.w	sl, #32
   8230a:	9004      	str	r0, [sp, #16]
   8230c:	46ac      	mov	ip, r5
   8230e:	f000 808d 	beq.w	8242c <_vfiprintf_r+0x444>
   82312:	9d08      	ldr	r5, [sp, #32]
   82314:	1deb      	adds	r3, r5, #7
   82316:	f023 0307 	bic.w	r3, r3, #7
   8231a:	f103 0b08 	add.w	fp, r3, #8
   8231e:	e9d3 4500 	ldrd	r4, r5, [r3]
   82322:	f8cd b020 	str.w	fp, [sp, #32]
   82326:	2301      	movs	r3, #1
   82328:	e76f      	b.n	8220a <_vfiprintf_r+0x222>
   8232a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8232e:	f898 3000 	ldrb.w	r3, [r8]
   82332:	e6c6      	b.n	820c2 <_vfiprintf_r+0xda>
   82334:	f04a 0a10 	orr.w	sl, sl, #16
   82338:	f01a 0f20 	tst.w	sl, #32
   8233c:	9004      	str	r0, [sp, #16]
   8233e:	46ac      	mov	ip, r5
   82340:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82344:	f000 80c8 	beq.w	824d8 <_vfiprintf_r+0x4f0>
   82348:	9c08      	ldr	r4, [sp, #32]
   8234a:	1de1      	adds	r1, r4, #7
   8234c:	f021 0107 	bic.w	r1, r1, #7
   82350:	e9d1 2300 	ldrd	r2, r3, [r1]
   82354:	3108      	adds	r1, #8
   82356:	9108      	str	r1, [sp, #32]
   82358:	4614      	mov	r4, r2
   8235a:	461d      	mov	r5, r3
   8235c:	2a00      	cmp	r2, #0
   8235e:	f173 0b00 	sbcs.w	fp, r3, #0
   82362:	f2c0 83ce 	blt.w	82b02 <_vfiprintf_r+0xb1a>
   82366:	f1bc 0f00 	cmp.w	ip, #0
   8236a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8236e:	bfa8      	it	ge
   82370:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   82374:	ea54 0205 	orrs.w	r2, r4, r5
   82378:	9007      	str	r0, [sp, #28]
   8237a:	f8cd c014 	str.w	ip, [sp, #20]
   8237e:	f04f 0301 	mov.w	r3, #1
   82382:	f43f af53 	beq.w	8222c <_vfiprintf_r+0x244>
   82386:	2b01      	cmp	r3, #1
   82388:	f000 8319 	beq.w	829be <_vfiprintf_r+0x9d6>
   8238c:	2b02      	cmp	r3, #2
   8238e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   82392:	f040 824c 	bne.w	8282e <_vfiprintf_r+0x846>
   82396:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8239a:	4619      	mov	r1, r3
   8239c:	f004 000f 	and.w	r0, r4, #15
   823a0:	0922      	lsrs	r2, r4, #4
   823a2:	f81b 0000 	ldrb.w	r0, [fp, r0]
   823a6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   823aa:	092b      	lsrs	r3, r5, #4
   823ac:	7008      	strb	r0, [r1, #0]
   823ae:	ea52 0003 	orrs.w	r0, r2, r3
   823b2:	460f      	mov	r7, r1
   823b4:	4614      	mov	r4, r2
   823b6:	461d      	mov	r5, r3
   823b8:	f101 31ff 	add.w	r1, r1, #4294967295
   823bc:	d1ee      	bne.n	8239c <_vfiprintf_r+0x3b4>
   823be:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   823c2:	ebc7 0309 	rsb	r3, r7, r9
   823c6:	9305      	str	r3, [sp, #20]
   823c8:	e742      	b.n	82250 <_vfiprintf_r+0x268>
   823ca:	f04a 0a10 	orr.w	sl, sl, #16
   823ce:	f01a 0320 	ands.w	r3, sl, #32
   823d2:	9004      	str	r0, [sp, #16]
   823d4:	46ac      	mov	ip, r5
   823d6:	f47f af0c 	bne.w	821f2 <_vfiprintf_r+0x20a>
   823da:	f01a 0210 	ands.w	r2, sl, #16
   823de:	f040 8311 	bne.w	82a04 <_vfiprintf_r+0xa1c>
   823e2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   823e6:	f000 830d 	beq.w	82a04 <_vfiprintf_r+0xa1c>
   823ea:	f8dd b020 	ldr.w	fp, [sp, #32]
   823ee:	4613      	mov	r3, r2
   823f0:	f8bb 4000 	ldrh.w	r4, [fp]
   823f4:	f10b 0b04 	add.w	fp, fp, #4
   823f8:	2500      	movs	r5, #0
   823fa:	f8cd b020 	str.w	fp, [sp, #32]
   823fe:	e704      	b.n	8220a <_vfiprintf_r+0x222>
   82400:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82404:	2000      	movs	r0, #0
   82406:	f818 3b01 	ldrb.w	r3, [r8], #1
   8240a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8240e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   82412:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82416:	2a09      	cmp	r2, #9
   82418:	d9f5      	bls.n	82406 <_vfiprintf_r+0x41e>
   8241a:	e654      	b.n	820c6 <_vfiprintf_r+0xde>
   8241c:	f04a 0a10 	orr.w	sl, sl, #16
   82420:	f01a 0f20 	tst.w	sl, #32
   82424:	9004      	str	r0, [sp, #16]
   82426:	46ac      	mov	ip, r5
   82428:	f47f af73 	bne.w	82312 <_vfiprintf_r+0x32a>
   8242c:	f01a 0f10 	tst.w	sl, #16
   82430:	f040 82ef 	bne.w	82a12 <_vfiprintf_r+0xa2a>
   82434:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82438:	f000 82eb 	beq.w	82a12 <_vfiprintf_r+0xa2a>
   8243c:	f8dd b020 	ldr.w	fp, [sp, #32]
   82440:	2500      	movs	r5, #0
   82442:	f8bb 4000 	ldrh.w	r4, [fp]
   82446:	f10b 0b04 	add.w	fp, fp, #4
   8244a:	2301      	movs	r3, #1
   8244c:	f8cd b020 	str.w	fp, [sp, #32]
   82450:	e6db      	b.n	8220a <_vfiprintf_r+0x222>
   82452:	46ac      	mov	ip, r5
   82454:	4d51      	ldr	r5, [pc, #324]	; (8259c <_vfiprintf_r+0x5b4>)
   82456:	f01a 0f20 	tst.w	sl, #32
   8245a:	9004      	str	r0, [sp, #16]
   8245c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82460:	950a      	str	r5, [sp, #40]	; 0x28
   82462:	f000 80f0 	beq.w	82646 <_vfiprintf_r+0x65e>
   82466:	9d08      	ldr	r5, [sp, #32]
   82468:	1dea      	adds	r2, r5, #7
   8246a:	f022 0207 	bic.w	r2, r2, #7
   8246e:	f102 0b08 	add.w	fp, r2, #8
   82472:	f8cd b020 	str.w	fp, [sp, #32]
   82476:	e9d2 4500 	ldrd	r4, r5, [r2]
   8247a:	f01a 0f01 	tst.w	sl, #1
   8247e:	f000 82aa 	beq.w	829d6 <_vfiprintf_r+0x9ee>
   82482:	ea54 0b05 	orrs.w	fp, r4, r5
   82486:	f000 82a6 	beq.w	829d6 <_vfiprintf_r+0x9ee>
   8248a:	2230      	movs	r2, #48	; 0x30
   8248c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   82490:	f04a 0a02 	orr.w	sl, sl, #2
   82494:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   82498:	2302      	movs	r3, #2
   8249a:	e6b6      	b.n	8220a <_vfiprintf_r+0x222>
   8249c:	9b08      	ldr	r3, [sp, #32]
   8249e:	f8dd b020 	ldr.w	fp, [sp, #32]
   824a2:	681b      	ldr	r3, [r3, #0]
   824a4:	2401      	movs	r4, #1
   824a6:	f04f 0500 	mov.w	r5, #0
   824aa:	f10b 0b04 	add.w	fp, fp, #4
   824ae:	9004      	str	r0, [sp, #16]
   824b0:	9403      	str	r4, [sp, #12]
   824b2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   824b6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   824ba:	f8cd b020 	str.w	fp, [sp, #32]
   824be:	9405      	str	r4, [sp, #20]
   824c0:	af16      	add	r7, sp, #88	; 0x58
   824c2:	f04f 0c00 	mov.w	ip, #0
   824c6:	e6d0      	b.n	8226a <_vfiprintf_r+0x282>
   824c8:	f01a 0f20 	tst.w	sl, #32
   824cc:	9004      	str	r0, [sp, #16]
   824ce:	46ac      	mov	ip, r5
   824d0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   824d4:	f47f af38 	bne.w	82348 <_vfiprintf_r+0x360>
   824d8:	f01a 0f10 	tst.w	sl, #16
   824dc:	f040 82a7 	bne.w	82a2e <_vfiprintf_r+0xa46>
   824e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
   824e4:	f000 82a3 	beq.w	82a2e <_vfiprintf_r+0xa46>
   824e8:	f8dd b020 	ldr.w	fp, [sp, #32]
   824ec:	f9bb 4000 	ldrsh.w	r4, [fp]
   824f0:	f10b 0b04 	add.w	fp, fp, #4
   824f4:	17e5      	asrs	r5, r4, #31
   824f6:	4622      	mov	r2, r4
   824f8:	462b      	mov	r3, r5
   824fa:	f8cd b020 	str.w	fp, [sp, #32]
   824fe:	e72d      	b.n	8235c <_vfiprintf_r+0x374>
   82500:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   82504:	f898 3000 	ldrb.w	r3, [r8]
   82508:	e5db      	b.n	820c2 <_vfiprintf_r+0xda>
   8250a:	f898 3000 	ldrb.w	r3, [r8]
   8250e:	4642      	mov	r2, r8
   82510:	2b6c      	cmp	r3, #108	; 0x6c
   82512:	bf03      	ittte	eq
   82514:	f108 0801 	addeq.w	r8, r8, #1
   82518:	f04a 0a20 	orreq.w	sl, sl, #32
   8251c:	7853      	ldrbeq	r3, [r2, #1]
   8251e:	f04a 0a10 	orrne.w	sl, sl, #16
   82522:	e5ce      	b.n	820c2 <_vfiprintf_r+0xda>
   82524:	f01a 0f20 	tst.w	sl, #32
   82528:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8252c:	f000 82f7 	beq.w	82b1e <_vfiprintf_r+0xb36>
   82530:	9c08      	ldr	r4, [sp, #32]
   82532:	6821      	ldr	r1, [r4, #0]
   82534:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82536:	17e5      	asrs	r5, r4, #31
   82538:	462b      	mov	r3, r5
   8253a:	9d08      	ldr	r5, [sp, #32]
   8253c:	4622      	mov	r2, r4
   8253e:	3504      	adds	r5, #4
   82540:	9508      	str	r5, [sp, #32]
   82542:	e9c1 2300 	strd	r2, r3, [r1]
   82546:	e582      	b.n	8204e <_vfiprintf_r+0x66>
   82548:	9c08      	ldr	r4, [sp, #32]
   8254a:	46ac      	mov	ip, r5
   8254c:	6827      	ldr	r7, [r4, #0]
   8254e:	f04f 0500 	mov.w	r5, #0
   82552:	9004      	str	r0, [sp, #16]
   82554:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   82558:	3404      	adds	r4, #4
   8255a:	2f00      	cmp	r7, #0
   8255c:	f000 8332 	beq.w	82bc4 <_vfiprintf_r+0xbdc>
   82560:	f1bc 0f00 	cmp.w	ip, #0
   82564:	4638      	mov	r0, r7
   82566:	f2c0 8307 	blt.w	82b78 <_vfiprintf_r+0xb90>
   8256a:	4662      	mov	r2, ip
   8256c:	2100      	movs	r1, #0
   8256e:	f8cd c004 	str.w	ip, [sp, #4]
   82572:	f001 fbb1 	bl	83cd8 <memchr>
   82576:	f8dd c004 	ldr.w	ip, [sp, #4]
   8257a:	2800      	cmp	r0, #0
   8257c:	f000 833a 	beq.w	82bf4 <_vfiprintf_r+0xc0c>
   82580:	1bc0      	subs	r0, r0, r7
   82582:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   82586:	4560      	cmp	r0, ip
   82588:	bfa8      	it	ge
   8258a:	4660      	movge	r0, ip
   8258c:	9005      	str	r0, [sp, #20]
   8258e:	9408      	str	r4, [sp, #32]
   82590:	9507      	str	r5, [sp, #28]
   82592:	f04f 0c00 	mov.w	ip, #0
   82596:	e65b      	b.n	82250 <_vfiprintf_r+0x268>
   82598:	00084e14 	.word	0x00084e14
   8259c:	00084dd4 	.word	0x00084dd4
   825a0:	9b08      	ldr	r3, [sp, #32]
   825a2:	f8dd b020 	ldr.w	fp, [sp, #32]
   825a6:	9004      	str	r0, [sp, #16]
   825a8:	48b2      	ldr	r0, [pc, #712]	; (82874 <_vfiprintf_r+0x88c>)
   825aa:	681c      	ldr	r4, [r3, #0]
   825ac:	2230      	movs	r2, #48	; 0x30
   825ae:	2378      	movs	r3, #120	; 0x78
   825b0:	f10b 0b04 	add.w	fp, fp, #4
   825b4:	46ac      	mov	ip, r5
   825b6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   825ba:	f04a 0a02 	orr.w	sl, sl, #2
   825be:	f8cd b020 	str.w	fp, [sp, #32]
   825c2:	2500      	movs	r5, #0
   825c4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   825c8:	900a      	str	r0, [sp, #40]	; 0x28
   825ca:	2302      	movs	r3, #2
   825cc:	e61d      	b.n	8220a <_vfiprintf_r+0x222>
   825ce:	f04a 0a20 	orr.w	sl, sl, #32
   825d2:	f898 3000 	ldrb.w	r3, [r8]
   825d6:	e574      	b.n	820c2 <_vfiprintf_r+0xda>
   825d8:	f8dd b020 	ldr.w	fp, [sp, #32]
   825dc:	f8db 0000 	ldr.w	r0, [fp]
   825e0:	f10b 0304 	add.w	r3, fp, #4
   825e4:	2800      	cmp	r0, #0
   825e6:	f6ff adf7 	blt.w	821d8 <_vfiprintf_r+0x1f0>
   825ea:	9308      	str	r3, [sp, #32]
   825ec:	f898 3000 	ldrb.w	r3, [r8]
   825f0:	e567      	b.n	820c2 <_vfiprintf_r+0xda>
   825f2:	f898 3000 	ldrb.w	r3, [r8]
   825f6:	212b      	movs	r1, #43	; 0x2b
   825f8:	e563      	b.n	820c2 <_vfiprintf_r+0xda>
   825fa:	f898 3000 	ldrb.w	r3, [r8]
   825fe:	f108 0401 	add.w	r4, r8, #1
   82602:	2b2a      	cmp	r3, #42	; 0x2a
   82604:	f000 8305 	beq.w	82c12 <_vfiprintf_r+0xc2a>
   82608:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8260c:	2a09      	cmp	r2, #9
   8260e:	bf98      	it	ls
   82610:	2500      	movls	r5, #0
   82612:	f200 82fa 	bhi.w	82c0a <_vfiprintf_r+0xc22>
   82616:	f814 3b01 	ldrb.w	r3, [r4], #1
   8261a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8261e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   82622:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82626:	2a09      	cmp	r2, #9
   82628:	d9f5      	bls.n	82616 <_vfiprintf_r+0x62e>
   8262a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8262e:	46a0      	mov	r8, r4
   82630:	e549      	b.n	820c6 <_vfiprintf_r+0xde>
   82632:	4c90      	ldr	r4, [pc, #576]	; (82874 <_vfiprintf_r+0x88c>)
   82634:	f01a 0f20 	tst.w	sl, #32
   82638:	9004      	str	r0, [sp, #16]
   8263a:	46ac      	mov	ip, r5
   8263c:	940a      	str	r4, [sp, #40]	; 0x28
   8263e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82642:	f47f af10 	bne.w	82466 <_vfiprintf_r+0x47e>
   82646:	f01a 0f10 	tst.w	sl, #16
   8264a:	f040 81ea 	bne.w	82a22 <_vfiprintf_r+0xa3a>
   8264e:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82652:	f000 81e6 	beq.w	82a22 <_vfiprintf_r+0xa3a>
   82656:	f8dd b020 	ldr.w	fp, [sp, #32]
   8265a:	2500      	movs	r5, #0
   8265c:	f8bb 4000 	ldrh.w	r4, [fp]
   82660:	f10b 0b04 	add.w	fp, fp, #4
   82664:	f8cd b020 	str.w	fp, [sp, #32]
   82668:	e707      	b.n	8247a <_vfiprintf_r+0x492>
   8266a:	f898 3000 	ldrb.w	r3, [r8]
   8266e:	2900      	cmp	r1, #0
   82670:	f47f ad27 	bne.w	820c2 <_vfiprintf_r+0xda>
   82674:	2120      	movs	r1, #32
   82676:	e524      	b.n	820c2 <_vfiprintf_r+0xda>
   82678:	f04a 0a01 	orr.w	sl, sl, #1
   8267c:	f898 3000 	ldrb.w	r3, [r8]
   82680:	e51f      	b.n	820c2 <_vfiprintf_r+0xda>
   82682:	9004      	str	r0, [sp, #16]
   82684:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   82688:	2b00      	cmp	r3, #0
   8268a:	f000 80f9 	beq.w	82880 <_vfiprintf_r+0x898>
   8268e:	2501      	movs	r5, #1
   82690:	f04f 0b00 	mov.w	fp, #0
   82694:	9503      	str	r5, [sp, #12]
   82696:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8269a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8269e:	9505      	str	r5, [sp, #20]
   826a0:	af16      	add	r7, sp, #88	; 0x58
   826a2:	e70e      	b.n	824c2 <_vfiprintf_r+0x4da>
   826a4:	9806      	ldr	r0, [sp, #24]
   826a6:	9902      	ldr	r1, [sp, #8]
   826a8:	aa13      	add	r2, sp, #76	; 0x4c
   826aa:	f7ff fc61 	bl	81f70 <__sprint_r.part.0>
   826ae:	2800      	cmp	r0, #0
   826b0:	f040 80ed 	bne.w	8288e <_vfiprintf_r+0x8a6>
   826b4:	9814      	ldr	r0, [sp, #80]	; 0x50
   826b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   826b8:	1c43      	adds	r3, r0, #1
   826ba:	46cc      	mov	ip, r9
   826bc:	e5fe      	b.n	822bc <_vfiprintf_r+0x2d4>
   826be:	9b14      	ldr	r3, [sp, #80]	; 0x50
   826c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   826c2:	1c59      	adds	r1, r3, #1
   826c4:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   826c8:	b168      	cbz	r0, 826e6 <_vfiprintf_r+0x6fe>
   826ca:	3201      	adds	r2, #1
   826cc:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   826d0:	2301      	movs	r3, #1
   826d2:	2907      	cmp	r1, #7
   826d4:	9215      	str	r2, [sp, #84]	; 0x54
   826d6:	9114      	str	r1, [sp, #80]	; 0x50
   826d8:	e886 0009 	stmia.w	r6, {r0, r3}
   826dc:	f300 8160 	bgt.w	829a0 <_vfiprintf_r+0x9b8>
   826e0:	460b      	mov	r3, r1
   826e2:	3608      	adds	r6, #8
   826e4:	3101      	adds	r1, #1
   826e6:	9c07      	ldr	r4, [sp, #28]
   826e8:	b164      	cbz	r4, 82704 <_vfiprintf_r+0x71c>
   826ea:	3202      	adds	r2, #2
   826ec:	a812      	add	r0, sp, #72	; 0x48
   826ee:	2302      	movs	r3, #2
   826f0:	2907      	cmp	r1, #7
   826f2:	9215      	str	r2, [sp, #84]	; 0x54
   826f4:	9114      	str	r1, [sp, #80]	; 0x50
   826f6:	e886 0009 	stmia.w	r6, {r0, r3}
   826fa:	f300 8157 	bgt.w	829ac <_vfiprintf_r+0x9c4>
   826fe:	460b      	mov	r3, r1
   82700:	3608      	adds	r6, #8
   82702:	3101      	adds	r1, #1
   82704:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   82706:	2d80      	cmp	r5, #128	; 0x80
   82708:	f000 8101 	beq.w	8290e <_vfiprintf_r+0x926>
   8270c:	9d05      	ldr	r5, [sp, #20]
   8270e:	ebc5 040c 	rsb	r4, r5, ip
   82712:	2c00      	cmp	r4, #0
   82714:	dd2f      	ble.n	82776 <_vfiprintf_r+0x78e>
   82716:	2c10      	cmp	r4, #16
   82718:	4d57      	ldr	r5, [pc, #348]	; (82878 <_vfiprintf_r+0x890>)
   8271a:	dd22      	ble.n	82762 <_vfiprintf_r+0x77a>
   8271c:	4630      	mov	r0, r6
   8271e:	f04f 0b10 	mov.w	fp, #16
   82722:	462e      	mov	r6, r5
   82724:	4625      	mov	r5, r4
   82726:	9c06      	ldr	r4, [sp, #24]
   82728:	e006      	b.n	82738 <_vfiprintf_r+0x750>
   8272a:	f103 0c02 	add.w	ip, r3, #2
   8272e:	3008      	adds	r0, #8
   82730:	460b      	mov	r3, r1
   82732:	3d10      	subs	r5, #16
   82734:	2d10      	cmp	r5, #16
   82736:	dd10      	ble.n	8275a <_vfiprintf_r+0x772>
   82738:	1c59      	adds	r1, r3, #1
   8273a:	3210      	adds	r2, #16
   8273c:	2907      	cmp	r1, #7
   8273e:	9215      	str	r2, [sp, #84]	; 0x54
   82740:	e880 0840 	stmia.w	r0, {r6, fp}
   82744:	9114      	str	r1, [sp, #80]	; 0x50
   82746:	ddf0      	ble.n	8272a <_vfiprintf_r+0x742>
   82748:	2a00      	cmp	r2, #0
   8274a:	d163      	bne.n	82814 <_vfiprintf_r+0x82c>
   8274c:	3d10      	subs	r5, #16
   8274e:	2d10      	cmp	r5, #16
   82750:	f04f 0c01 	mov.w	ip, #1
   82754:	4613      	mov	r3, r2
   82756:	4648      	mov	r0, r9
   82758:	dcee      	bgt.n	82738 <_vfiprintf_r+0x750>
   8275a:	462c      	mov	r4, r5
   8275c:	4661      	mov	r1, ip
   8275e:	4635      	mov	r5, r6
   82760:	4606      	mov	r6, r0
   82762:	4422      	add	r2, r4
   82764:	2907      	cmp	r1, #7
   82766:	9215      	str	r2, [sp, #84]	; 0x54
   82768:	6035      	str	r5, [r6, #0]
   8276a:	6074      	str	r4, [r6, #4]
   8276c:	9114      	str	r1, [sp, #80]	; 0x50
   8276e:	f300 80c1 	bgt.w	828f4 <_vfiprintf_r+0x90c>
   82772:	3608      	adds	r6, #8
   82774:	3101      	adds	r1, #1
   82776:	9d05      	ldr	r5, [sp, #20]
   82778:	2907      	cmp	r1, #7
   8277a:	442a      	add	r2, r5
   8277c:	9215      	str	r2, [sp, #84]	; 0x54
   8277e:	6037      	str	r7, [r6, #0]
   82780:	6075      	str	r5, [r6, #4]
   82782:	9114      	str	r1, [sp, #80]	; 0x50
   82784:	f340 80c1 	ble.w	8290a <_vfiprintf_r+0x922>
   82788:	2a00      	cmp	r2, #0
   8278a:	f040 8130 	bne.w	829ee <_vfiprintf_r+0xa06>
   8278e:	9214      	str	r2, [sp, #80]	; 0x50
   82790:	464e      	mov	r6, r9
   82792:	f01a 0f04 	tst.w	sl, #4
   82796:	f000 808b 	beq.w	828b0 <_vfiprintf_r+0x8c8>
   8279a:	9d04      	ldr	r5, [sp, #16]
   8279c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   827a0:	ebcb 0405 	rsb	r4, fp, r5
   827a4:	2c00      	cmp	r4, #0
   827a6:	f340 8083 	ble.w	828b0 <_vfiprintf_r+0x8c8>
   827aa:	2c10      	cmp	r4, #16
   827ac:	f340 821e 	ble.w	82bec <_vfiprintf_r+0xc04>
   827b0:	9914      	ldr	r1, [sp, #80]	; 0x50
   827b2:	4d32      	ldr	r5, [pc, #200]	; (8287c <_vfiprintf_r+0x894>)
   827b4:	2710      	movs	r7, #16
   827b6:	f8dd a018 	ldr.w	sl, [sp, #24]
   827ba:	f8dd b008 	ldr.w	fp, [sp, #8]
   827be:	e005      	b.n	827cc <_vfiprintf_r+0x7e4>
   827c0:	1c88      	adds	r0, r1, #2
   827c2:	3608      	adds	r6, #8
   827c4:	4619      	mov	r1, r3
   827c6:	3c10      	subs	r4, #16
   827c8:	2c10      	cmp	r4, #16
   827ca:	dd10      	ble.n	827ee <_vfiprintf_r+0x806>
   827cc:	1c4b      	adds	r3, r1, #1
   827ce:	3210      	adds	r2, #16
   827d0:	2b07      	cmp	r3, #7
   827d2:	9215      	str	r2, [sp, #84]	; 0x54
   827d4:	e886 00a0 	stmia.w	r6, {r5, r7}
   827d8:	9314      	str	r3, [sp, #80]	; 0x50
   827da:	ddf1      	ble.n	827c0 <_vfiprintf_r+0x7d8>
   827dc:	2a00      	cmp	r2, #0
   827de:	d17d      	bne.n	828dc <_vfiprintf_r+0x8f4>
   827e0:	3c10      	subs	r4, #16
   827e2:	2c10      	cmp	r4, #16
   827e4:	f04f 0001 	mov.w	r0, #1
   827e8:	4611      	mov	r1, r2
   827ea:	464e      	mov	r6, r9
   827ec:	dcee      	bgt.n	827cc <_vfiprintf_r+0x7e4>
   827ee:	4422      	add	r2, r4
   827f0:	2807      	cmp	r0, #7
   827f2:	9215      	str	r2, [sp, #84]	; 0x54
   827f4:	6035      	str	r5, [r6, #0]
   827f6:	6074      	str	r4, [r6, #4]
   827f8:	9014      	str	r0, [sp, #80]	; 0x50
   827fa:	dd59      	ble.n	828b0 <_vfiprintf_r+0x8c8>
   827fc:	2a00      	cmp	r2, #0
   827fe:	d14f      	bne.n	828a0 <_vfiprintf_r+0x8b8>
   82800:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82802:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82806:	9d04      	ldr	r5, [sp, #16]
   82808:	45ab      	cmp	fp, r5
   8280a:	bfac      	ite	ge
   8280c:	445c      	addge	r4, fp
   8280e:	1964      	addlt	r4, r4, r5
   82810:	9409      	str	r4, [sp, #36]	; 0x24
   82812:	e05e      	b.n	828d2 <_vfiprintf_r+0x8ea>
   82814:	4620      	mov	r0, r4
   82816:	9902      	ldr	r1, [sp, #8]
   82818:	aa13      	add	r2, sp, #76	; 0x4c
   8281a:	f7ff fba9 	bl	81f70 <__sprint_r.part.0>
   8281e:	2800      	cmp	r0, #0
   82820:	d135      	bne.n	8288e <_vfiprintf_r+0x8a6>
   82822:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82824:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82826:	f103 0c01 	add.w	ip, r3, #1
   8282a:	4648      	mov	r0, r9
   8282c:	e781      	b.n	82732 <_vfiprintf_r+0x74a>
   8282e:	08e0      	lsrs	r0, r4, #3
   82830:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   82834:	f004 0207 	and.w	r2, r4, #7
   82838:	08e9      	lsrs	r1, r5, #3
   8283a:	3230      	adds	r2, #48	; 0x30
   8283c:	ea50 0b01 	orrs.w	fp, r0, r1
   82840:	461f      	mov	r7, r3
   82842:	701a      	strb	r2, [r3, #0]
   82844:	4604      	mov	r4, r0
   82846:	460d      	mov	r5, r1
   82848:	f103 33ff 	add.w	r3, r3, #4294967295
   8284c:	d1ef      	bne.n	8282e <_vfiprintf_r+0x846>
   8284e:	f01a 0f01 	tst.w	sl, #1
   82852:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   82856:	4639      	mov	r1, r7
   82858:	f000 80b9 	beq.w	829ce <_vfiprintf_r+0x9e6>
   8285c:	2a30      	cmp	r2, #48	; 0x30
   8285e:	f43f acf4 	beq.w	8224a <_vfiprintf_r+0x262>
   82862:	461f      	mov	r7, r3
   82864:	ebc7 0509 	rsb	r5, r7, r9
   82868:	2330      	movs	r3, #48	; 0x30
   8286a:	9505      	str	r5, [sp, #20]
   8286c:	f801 3c01 	strb.w	r3, [r1, #-1]
   82870:	e4ee      	b.n	82250 <_vfiprintf_r+0x268>
   82872:	bf00      	nop
   82874:	00084de8 	.word	0x00084de8
   82878:	00084e04 	.word	0x00084e04
   8287c:	00084e14 	.word	0x00084e14
   82880:	9b15      	ldr	r3, [sp, #84]	; 0x54
   82882:	b123      	cbz	r3, 8288e <_vfiprintf_r+0x8a6>
   82884:	9806      	ldr	r0, [sp, #24]
   82886:	9902      	ldr	r1, [sp, #8]
   82888:	aa13      	add	r2, sp, #76	; 0x4c
   8288a:	f7ff fb71 	bl	81f70 <__sprint_r.part.0>
   8288e:	9c02      	ldr	r4, [sp, #8]
   82890:	89a3      	ldrh	r3, [r4, #12]
   82892:	065b      	lsls	r3, r3, #25
   82894:	f53f ac98 	bmi.w	821c8 <_vfiprintf_r+0x1e0>
   82898:	9809      	ldr	r0, [sp, #36]	; 0x24
   8289a:	b031      	add	sp, #196	; 0xc4
   8289c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   828a0:	9806      	ldr	r0, [sp, #24]
   828a2:	9902      	ldr	r1, [sp, #8]
   828a4:	aa13      	add	r2, sp, #76	; 0x4c
   828a6:	f7ff fb63 	bl	81f70 <__sprint_r.part.0>
   828aa:	2800      	cmp	r0, #0
   828ac:	d1ef      	bne.n	8288e <_vfiprintf_r+0x8a6>
   828ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
   828b0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   828b2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   828b6:	9d04      	ldr	r5, [sp, #16]
   828b8:	45ab      	cmp	fp, r5
   828ba:	bfac      	ite	ge
   828bc:	445c      	addge	r4, fp
   828be:	1964      	addlt	r4, r4, r5
   828c0:	9409      	str	r4, [sp, #36]	; 0x24
   828c2:	b132      	cbz	r2, 828d2 <_vfiprintf_r+0x8ea>
   828c4:	9806      	ldr	r0, [sp, #24]
   828c6:	9902      	ldr	r1, [sp, #8]
   828c8:	aa13      	add	r2, sp, #76	; 0x4c
   828ca:	f7ff fb51 	bl	81f70 <__sprint_r.part.0>
   828ce:	2800      	cmp	r0, #0
   828d0:	d1dd      	bne.n	8288e <_vfiprintf_r+0x8a6>
   828d2:	2000      	movs	r0, #0
   828d4:	9014      	str	r0, [sp, #80]	; 0x50
   828d6:	464e      	mov	r6, r9
   828d8:	f7ff bbb9 	b.w	8204e <_vfiprintf_r+0x66>
   828dc:	4650      	mov	r0, sl
   828de:	4659      	mov	r1, fp
   828e0:	aa13      	add	r2, sp, #76	; 0x4c
   828e2:	f7ff fb45 	bl	81f70 <__sprint_r.part.0>
   828e6:	2800      	cmp	r0, #0
   828e8:	d1d1      	bne.n	8288e <_vfiprintf_r+0x8a6>
   828ea:	9914      	ldr	r1, [sp, #80]	; 0x50
   828ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
   828ee:	1c48      	adds	r0, r1, #1
   828f0:	464e      	mov	r6, r9
   828f2:	e768      	b.n	827c6 <_vfiprintf_r+0x7de>
   828f4:	2a00      	cmp	r2, #0
   828f6:	f040 80f7 	bne.w	82ae8 <_vfiprintf_r+0xb00>
   828fa:	9c05      	ldr	r4, [sp, #20]
   828fc:	2301      	movs	r3, #1
   828fe:	9720      	str	r7, [sp, #128]	; 0x80
   82900:	9421      	str	r4, [sp, #132]	; 0x84
   82902:	9415      	str	r4, [sp, #84]	; 0x54
   82904:	4622      	mov	r2, r4
   82906:	9314      	str	r3, [sp, #80]	; 0x50
   82908:	464e      	mov	r6, r9
   8290a:	3608      	adds	r6, #8
   8290c:	e741      	b.n	82792 <_vfiprintf_r+0x7aa>
   8290e:	9d04      	ldr	r5, [sp, #16]
   82910:	f8dd b00c 	ldr.w	fp, [sp, #12]
   82914:	ebcb 0405 	rsb	r4, fp, r5
   82918:	2c00      	cmp	r4, #0
   8291a:	f77f aef7 	ble.w	8270c <_vfiprintf_r+0x724>
   8291e:	2c10      	cmp	r4, #16
   82920:	4da6      	ldr	r5, [pc, #664]	; (82bbc <_vfiprintf_r+0xbd4>)
   82922:	f340 8170 	ble.w	82c06 <_vfiprintf_r+0xc1e>
   82926:	4629      	mov	r1, r5
   82928:	f04f 0b10 	mov.w	fp, #16
   8292c:	4625      	mov	r5, r4
   8292e:	4664      	mov	r4, ip
   82930:	46b4      	mov	ip, r6
   82932:	460e      	mov	r6, r1
   82934:	e006      	b.n	82944 <_vfiprintf_r+0x95c>
   82936:	1c98      	adds	r0, r3, #2
   82938:	f10c 0c08 	add.w	ip, ip, #8
   8293c:	460b      	mov	r3, r1
   8293e:	3d10      	subs	r5, #16
   82940:	2d10      	cmp	r5, #16
   82942:	dd0f      	ble.n	82964 <_vfiprintf_r+0x97c>
   82944:	1c59      	adds	r1, r3, #1
   82946:	3210      	adds	r2, #16
   82948:	2907      	cmp	r1, #7
   8294a:	9215      	str	r2, [sp, #84]	; 0x54
   8294c:	e88c 0840 	stmia.w	ip, {r6, fp}
   82950:	9114      	str	r1, [sp, #80]	; 0x50
   82952:	ddf0      	ble.n	82936 <_vfiprintf_r+0x94e>
   82954:	b9ba      	cbnz	r2, 82986 <_vfiprintf_r+0x99e>
   82956:	3d10      	subs	r5, #16
   82958:	2d10      	cmp	r5, #16
   8295a:	f04f 0001 	mov.w	r0, #1
   8295e:	4613      	mov	r3, r2
   82960:	46cc      	mov	ip, r9
   82962:	dcef      	bgt.n	82944 <_vfiprintf_r+0x95c>
   82964:	4633      	mov	r3, r6
   82966:	4666      	mov	r6, ip
   82968:	46a4      	mov	ip, r4
   8296a:	462c      	mov	r4, r5
   8296c:	461d      	mov	r5, r3
   8296e:	4422      	add	r2, r4
   82970:	2807      	cmp	r0, #7
   82972:	9215      	str	r2, [sp, #84]	; 0x54
   82974:	6035      	str	r5, [r6, #0]
   82976:	6074      	str	r4, [r6, #4]
   82978:	9014      	str	r0, [sp, #80]	; 0x50
   8297a:	f300 80af 	bgt.w	82adc <_vfiprintf_r+0xaf4>
   8297e:	3608      	adds	r6, #8
   82980:	1c41      	adds	r1, r0, #1
   82982:	4603      	mov	r3, r0
   82984:	e6c2      	b.n	8270c <_vfiprintf_r+0x724>
   82986:	9806      	ldr	r0, [sp, #24]
   82988:	9902      	ldr	r1, [sp, #8]
   8298a:	aa13      	add	r2, sp, #76	; 0x4c
   8298c:	f7ff faf0 	bl	81f70 <__sprint_r.part.0>
   82990:	2800      	cmp	r0, #0
   82992:	f47f af7c 	bne.w	8288e <_vfiprintf_r+0x8a6>
   82996:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82998:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8299a:	1c58      	adds	r0, r3, #1
   8299c:	46cc      	mov	ip, r9
   8299e:	e7ce      	b.n	8293e <_vfiprintf_r+0x956>
   829a0:	2a00      	cmp	r2, #0
   829a2:	d179      	bne.n	82a98 <_vfiprintf_r+0xab0>
   829a4:	4619      	mov	r1, r3
   829a6:	464e      	mov	r6, r9
   829a8:	4613      	mov	r3, r2
   829aa:	e69c      	b.n	826e6 <_vfiprintf_r+0x6fe>
   829ac:	2a00      	cmp	r2, #0
   829ae:	f040 8084 	bne.w	82aba <_vfiprintf_r+0xad2>
   829b2:	2101      	movs	r1, #1
   829b4:	4613      	mov	r3, r2
   829b6:	464e      	mov	r6, r9
   829b8:	e6a4      	b.n	82704 <_vfiprintf_r+0x71c>
   829ba:	464f      	mov	r7, r9
   829bc:	e448      	b.n	82250 <_vfiprintf_r+0x268>
   829be:	2d00      	cmp	r5, #0
   829c0:	bf08      	it	eq
   829c2:	2c0a      	cmpeq	r4, #10
   829c4:	d246      	bcs.n	82a54 <_vfiprintf_r+0xa6c>
   829c6:	3430      	adds	r4, #48	; 0x30
   829c8:	af30      	add	r7, sp, #192	; 0xc0
   829ca:	f807 4d41 	strb.w	r4, [r7, #-65]!
   829ce:	ebc7 0309 	rsb	r3, r7, r9
   829d2:	9305      	str	r3, [sp, #20]
   829d4:	e43c      	b.n	82250 <_vfiprintf_r+0x268>
   829d6:	2302      	movs	r3, #2
   829d8:	e417      	b.n	8220a <_vfiprintf_r+0x222>
   829da:	2a00      	cmp	r2, #0
   829dc:	f040 80af 	bne.w	82b3e <_vfiprintf_r+0xb56>
   829e0:	4613      	mov	r3, r2
   829e2:	2101      	movs	r1, #1
   829e4:	464e      	mov	r6, r9
   829e6:	e66d      	b.n	826c4 <_vfiprintf_r+0x6dc>
   829e8:	4644      	mov	r4, r8
   829ea:	f7ff bb58 	b.w	8209e <_vfiprintf_r+0xb6>
   829ee:	9806      	ldr	r0, [sp, #24]
   829f0:	9902      	ldr	r1, [sp, #8]
   829f2:	aa13      	add	r2, sp, #76	; 0x4c
   829f4:	f7ff fabc 	bl	81f70 <__sprint_r.part.0>
   829f8:	2800      	cmp	r0, #0
   829fa:	f47f af48 	bne.w	8288e <_vfiprintf_r+0x8a6>
   829fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82a00:	464e      	mov	r6, r9
   82a02:	e6c6      	b.n	82792 <_vfiprintf_r+0x7aa>
   82a04:	9d08      	ldr	r5, [sp, #32]
   82a06:	682c      	ldr	r4, [r5, #0]
   82a08:	3504      	adds	r5, #4
   82a0a:	9508      	str	r5, [sp, #32]
   82a0c:	2500      	movs	r5, #0
   82a0e:	f7ff bbfc 	b.w	8220a <_vfiprintf_r+0x222>
   82a12:	9d08      	ldr	r5, [sp, #32]
   82a14:	2301      	movs	r3, #1
   82a16:	682c      	ldr	r4, [r5, #0]
   82a18:	3504      	adds	r5, #4
   82a1a:	9508      	str	r5, [sp, #32]
   82a1c:	2500      	movs	r5, #0
   82a1e:	f7ff bbf4 	b.w	8220a <_vfiprintf_r+0x222>
   82a22:	9d08      	ldr	r5, [sp, #32]
   82a24:	682c      	ldr	r4, [r5, #0]
   82a26:	3504      	adds	r5, #4
   82a28:	9508      	str	r5, [sp, #32]
   82a2a:	2500      	movs	r5, #0
   82a2c:	e525      	b.n	8247a <_vfiprintf_r+0x492>
   82a2e:	9d08      	ldr	r5, [sp, #32]
   82a30:	682c      	ldr	r4, [r5, #0]
   82a32:	3504      	adds	r5, #4
   82a34:	9508      	str	r5, [sp, #32]
   82a36:	17e5      	asrs	r5, r4, #31
   82a38:	4622      	mov	r2, r4
   82a3a:	462b      	mov	r3, r5
   82a3c:	e48e      	b.n	8235c <_vfiprintf_r+0x374>
   82a3e:	9806      	ldr	r0, [sp, #24]
   82a40:	9902      	ldr	r1, [sp, #8]
   82a42:	aa13      	add	r2, sp, #76	; 0x4c
   82a44:	f7ff fa94 	bl	81f70 <__sprint_r.part.0>
   82a48:	2800      	cmp	r0, #0
   82a4a:	f47f af20 	bne.w	8288e <_vfiprintf_r+0x8a6>
   82a4e:	464e      	mov	r6, r9
   82a50:	f7ff bb9a 	b.w	82188 <_vfiprintf_r+0x1a0>
   82a54:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   82a58:	9603      	str	r6, [sp, #12]
   82a5a:	465e      	mov	r6, fp
   82a5c:	46e3      	mov	fp, ip
   82a5e:	4620      	mov	r0, r4
   82a60:	4629      	mov	r1, r5
   82a62:	220a      	movs	r2, #10
   82a64:	2300      	movs	r3, #0
   82a66:	f001 fdb9 	bl	845dc <__aeabi_uldivmod>
   82a6a:	3230      	adds	r2, #48	; 0x30
   82a6c:	7032      	strb	r2, [r6, #0]
   82a6e:	4620      	mov	r0, r4
   82a70:	4629      	mov	r1, r5
   82a72:	220a      	movs	r2, #10
   82a74:	2300      	movs	r3, #0
   82a76:	f001 fdb1 	bl	845dc <__aeabi_uldivmod>
   82a7a:	4604      	mov	r4, r0
   82a7c:	460d      	mov	r5, r1
   82a7e:	ea54 0005 	orrs.w	r0, r4, r5
   82a82:	4637      	mov	r7, r6
   82a84:	f106 36ff 	add.w	r6, r6, #4294967295
   82a88:	d1e9      	bne.n	82a5e <_vfiprintf_r+0xa76>
   82a8a:	ebc7 0309 	rsb	r3, r7, r9
   82a8e:	46dc      	mov	ip, fp
   82a90:	9e03      	ldr	r6, [sp, #12]
   82a92:	9305      	str	r3, [sp, #20]
   82a94:	f7ff bbdc 	b.w	82250 <_vfiprintf_r+0x268>
   82a98:	9806      	ldr	r0, [sp, #24]
   82a9a:	9902      	ldr	r1, [sp, #8]
   82a9c:	aa13      	add	r2, sp, #76	; 0x4c
   82a9e:	f8cd c004 	str.w	ip, [sp, #4]
   82aa2:	f7ff fa65 	bl	81f70 <__sprint_r.part.0>
   82aa6:	f8dd c004 	ldr.w	ip, [sp, #4]
   82aaa:	2800      	cmp	r0, #0
   82aac:	f47f aeef 	bne.w	8288e <_vfiprintf_r+0x8a6>
   82ab0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82ab2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82ab4:	1c59      	adds	r1, r3, #1
   82ab6:	464e      	mov	r6, r9
   82ab8:	e615      	b.n	826e6 <_vfiprintf_r+0x6fe>
   82aba:	9806      	ldr	r0, [sp, #24]
   82abc:	9902      	ldr	r1, [sp, #8]
   82abe:	aa13      	add	r2, sp, #76	; 0x4c
   82ac0:	f8cd c004 	str.w	ip, [sp, #4]
   82ac4:	f7ff fa54 	bl	81f70 <__sprint_r.part.0>
   82ac8:	f8dd c004 	ldr.w	ip, [sp, #4]
   82acc:	2800      	cmp	r0, #0
   82ace:	f47f aede 	bne.w	8288e <_vfiprintf_r+0x8a6>
   82ad2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82ad4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82ad6:	1c59      	adds	r1, r3, #1
   82ad8:	464e      	mov	r6, r9
   82ada:	e613      	b.n	82704 <_vfiprintf_r+0x71c>
   82adc:	2a00      	cmp	r2, #0
   82ade:	d156      	bne.n	82b8e <_vfiprintf_r+0xba6>
   82ae0:	2101      	movs	r1, #1
   82ae2:	4613      	mov	r3, r2
   82ae4:	464e      	mov	r6, r9
   82ae6:	e611      	b.n	8270c <_vfiprintf_r+0x724>
   82ae8:	9806      	ldr	r0, [sp, #24]
   82aea:	9902      	ldr	r1, [sp, #8]
   82aec:	aa13      	add	r2, sp, #76	; 0x4c
   82aee:	f7ff fa3f 	bl	81f70 <__sprint_r.part.0>
   82af2:	2800      	cmp	r0, #0
   82af4:	f47f aecb 	bne.w	8288e <_vfiprintf_r+0x8a6>
   82af8:	9914      	ldr	r1, [sp, #80]	; 0x50
   82afa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82afc:	3101      	adds	r1, #1
   82afe:	464e      	mov	r6, r9
   82b00:	e639      	b.n	82776 <_vfiprintf_r+0x78e>
   82b02:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   82b06:	4264      	negs	r4, r4
   82b08:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   82b0c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   82b10:	f8cd b01c 	str.w	fp, [sp, #28]
   82b14:	f8cd c014 	str.w	ip, [sp, #20]
   82b18:	2301      	movs	r3, #1
   82b1a:	f7ff bb7e 	b.w	8221a <_vfiprintf_r+0x232>
   82b1e:	f01a 0f10 	tst.w	sl, #16
   82b22:	d11d      	bne.n	82b60 <_vfiprintf_r+0xb78>
   82b24:	f01a 0f40 	tst.w	sl, #64	; 0x40
   82b28:	d058      	beq.n	82bdc <_vfiprintf_r+0xbf4>
   82b2a:	9d08      	ldr	r5, [sp, #32]
   82b2c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   82b30:	682b      	ldr	r3, [r5, #0]
   82b32:	3504      	adds	r5, #4
   82b34:	9508      	str	r5, [sp, #32]
   82b36:	f8a3 b000 	strh.w	fp, [r3]
   82b3a:	f7ff ba88 	b.w	8204e <_vfiprintf_r+0x66>
   82b3e:	9806      	ldr	r0, [sp, #24]
   82b40:	9902      	ldr	r1, [sp, #8]
   82b42:	aa13      	add	r2, sp, #76	; 0x4c
   82b44:	f8cd c004 	str.w	ip, [sp, #4]
   82b48:	f7ff fa12 	bl	81f70 <__sprint_r.part.0>
   82b4c:	f8dd c004 	ldr.w	ip, [sp, #4]
   82b50:	2800      	cmp	r0, #0
   82b52:	f47f ae9c 	bne.w	8288e <_vfiprintf_r+0x8a6>
   82b56:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82b58:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82b5a:	1c59      	adds	r1, r3, #1
   82b5c:	464e      	mov	r6, r9
   82b5e:	e5b1      	b.n	826c4 <_vfiprintf_r+0x6dc>
   82b60:	f8dd b020 	ldr.w	fp, [sp, #32]
   82b64:	9c09      	ldr	r4, [sp, #36]	; 0x24
   82b66:	f8db 3000 	ldr.w	r3, [fp]
   82b6a:	f10b 0b04 	add.w	fp, fp, #4
   82b6e:	f8cd b020 	str.w	fp, [sp, #32]
   82b72:	601c      	str	r4, [r3, #0]
   82b74:	f7ff ba6b 	b.w	8204e <_vfiprintf_r+0x66>
   82b78:	9408      	str	r4, [sp, #32]
   82b7a:	f7ff f9c9 	bl	81f10 <strlen>
   82b7e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   82b82:	9005      	str	r0, [sp, #20]
   82b84:	9407      	str	r4, [sp, #28]
   82b86:	f04f 0c00 	mov.w	ip, #0
   82b8a:	f7ff bb61 	b.w	82250 <_vfiprintf_r+0x268>
   82b8e:	9806      	ldr	r0, [sp, #24]
   82b90:	9902      	ldr	r1, [sp, #8]
   82b92:	aa13      	add	r2, sp, #76	; 0x4c
   82b94:	f8cd c004 	str.w	ip, [sp, #4]
   82b98:	f7ff f9ea 	bl	81f70 <__sprint_r.part.0>
   82b9c:	f8dd c004 	ldr.w	ip, [sp, #4]
   82ba0:	2800      	cmp	r0, #0
   82ba2:	f47f ae74 	bne.w	8288e <_vfiprintf_r+0x8a6>
   82ba6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82ba8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82baa:	1c59      	adds	r1, r3, #1
   82bac:	464e      	mov	r6, r9
   82bae:	e5ad      	b.n	8270c <_vfiprintf_r+0x724>
   82bb0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82bb2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82bb4:	3301      	adds	r3, #1
   82bb6:	4d02      	ldr	r5, [pc, #8]	; (82bc0 <_vfiprintf_r+0xbd8>)
   82bb8:	f7ff bb9a 	b.w	822f0 <_vfiprintf_r+0x308>
   82bbc:	00084e04 	.word	0x00084e04
   82bc0:	00084e14 	.word	0x00084e14
   82bc4:	f1bc 0f06 	cmp.w	ip, #6
   82bc8:	bf34      	ite	cc
   82bca:	4663      	movcc	r3, ip
   82bcc:	2306      	movcs	r3, #6
   82bce:	9408      	str	r4, [sp, #32]
   82bd0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   82bd4:	9305      	str	r3, [sp, #20]
   82bd6:	9403      	str	r4, [sp, #12]
   82bd8:	4f16      	ldr	r7, [pc, #88]	; (82c34 <_vfiprintf_r+0xc4c>)
   82bda:	e472      	b.n	824c2 <_vfiprintf_r+0x4da>
   82bdc:	9c08      	ldr	r4, [sp, #32]
   82bde:	9d09      	ldr	r5, [sp, #36]	; 0x24
   82be0:	6823      	ldr	r3, [r4, #0]
   82be2:	3404      	adds	r4, #4
   82be4:	9408      	str	r4, [sp, #32]
   82be6:	601d      	str	r5, [r3, #0]
   82be8:	f7ff ba31 	b.w	8204e <_vfiprintf_r+0x66>
   82bec:	9814      	ldr	r0, [sp, #80]	; 0x50
   82bee:	4d12      	ldr	r5, [pc, #72]	; (82c38 <_vfiprintf_r+0xc50>)
   82bf0:	3001      	adds	r0, #1
   82bf2:	e5fc      	b.n	827ee <_vfiprintf_r+0x806>
   82bf4:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   82bf8:	f8cd c014 	str.w	ip, [sp, #20]
   82bfc:	9507      	str	r5, [sp, #28]
   82bfe:	9408      	str	r4, [sp, #32]
   82c00:	4684      	mov	ip, r0
   82c02:	f7ff bb25 	b.w	82250 <_vfiprintf_r+0x268>
   82c06:	4608      	mov	r0, r1
   82c08:	e6b1      	b.n	8296e <_vfiprintf_r+0x986>
   82c0a:	46a0      	mov	r8, r4
   82c0c:	2500      	movs	r5, #0
   82c0e:	f7ff ba5a 	b.w	820c6 <_vfiprintf_r+0xde>
   82c12:	f8dd b020 	ldr.w	fp, [sp, #32]
   82c16:	f898 3001 	ldrb.w	r3, [r8, #1]
   82c1a:	f8db 5000 	ldr.w	r5, [fp]
   82c1e:	f10b 0204 	add.w	r2, fp, #4
   82c22:	2d00      	cmp	r5, #0
   82c24:	9208      	str	r2, [sp, #32]
   82c26:	46a0      	mov	r8, r4
   82c28:	f6bf aa4b 	bge.w	820c2 <_vfiprintf_r+0xda>
   82c2c:	f04f 35ff 	mov.w	r5, #4294967295
   82c30:	f7ff ba47 	b.w	820c2 <_vfiprintf_r+0xda>
   82c34:	00084dfc 	.word	0x00084dfc
   82c38:	00084e14 	.word	0x00084e14

00082c3c <__sbprintf>:
   82c3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82c40:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   82c42:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   82c46:	4688      	mov	r8, r1
   82c48:	9719      	str	r7, [sp, #100]	; 0x64
   82c4a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   82c4e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   82c52:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   82c56:	9707      	str	r7, [sp, #28]
   82c58:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   82c5c:	ac1a      	add	r4, sp, #104	; 0x68
   82c5e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   82c62:	f02a 0a02 	bic.w	sl, sl, #2
   82c66:	2600      	movs	r6, #0
   82c68:	4669      	mov	r1, sp
   82c6a:	9400      	str	r4, [sp, #0]
   82c6c:	9404      	str	r4, [sp, #16]
   82c6e:	9502      	str	r5, [sp, #8]
   82c70:	9505      	str	r5, [sp, #20]
   82c72:	f8ad a00c 	strh.w	sl, [sp, #12]
   82c76:	f8ad 900e 	strh.w	r9, [sp, #14]
   82c7a:	9709      	str	r7, [sp, #36]	; 0x24
   82c7c:	9606      	str	r6, [sp, #24]
   82c7e:	4605      	mov	r5, r0
   82c80:	f7ff f9b2 	bl	81fe8 <_vfiprintf_r>
   82c84:	1e04      	subs	r4, r0, #0
   82c86:	db07      	blt.n	82c98 <__sbprintf+0x5c>
   82c88:	4628      	mov	r0, r5
   82c8a:	4669      	mov	r1, sp
   82c8c:	f000 f92a 	bl	82ee4 <_fflush_r>
   82c90:	42b0      	cmp	r0, r6
   82c92:	bf18      	it	ne
   82c94:	f04f 34ff 	movne.w	r4, #4294967295
   82c98:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82c9c:	065b      	lsls	r3, r3, #25
   82c9e:	d505      	bpl.n	82cac <__sbprintf+0x70>
   82ca0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   82ca4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82ca8:	f8a8 300c 	strh.w	r3, [r8, #12]
   82cac:	4620      	mov	r0, r4
   82cae:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   82cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82cb6:	bf00      	nop

00082cb8 <__swsetup_r>:
   82cb8:	4b2f      	ldr	r3, [pc, #188]	; (82d78 <__swsetup_r+0xc0>)
   82cba:	b570      	push	{r4, r5, r6, lr}
   82cbc:	4606      	mov	r6, r0
   82cbe:	6818      	ldr	r0, [r3, #0]
   82cc0:	460c      	mov	r4, r1
   82cc2:	b110      	cbz	r0, 82cca <__swsetup_r+0x12>
   82cc4:	6b82      	ldr	r2, [r0, #56]	; 0x38
   82cc6:	2a00      	cmp	r2, #0
   82cc8:	d036      	beq.n	82d38 <__swsetup_r+0x80>
   82cca:	89a5      	ldrh	r5, [r4, #12]
   82ccc:	b2ab      	uxth	r3, r5
   82cce:	0719      	lsls	r1, r3, #28
   82cd0:	d50c      	bpl.n	82cec <__swsetup_r+0x34>
   82cd2:	6922      	ldr	r2, [r4, #16]
   82cd4:	b1aa      	cbz	r2, 82d02 <__swsetup_r+0x4a>
   82cd6:	f013 0101 	ands.w	r1, r3, #1
   82cda:	d01e      	beq.n	82d1a <__swsetup_r+0x62>
   82cdc:	6963      	ldr	r3, [r4, #20]
   82cde:	2100      	movs	r1, #0
   82ce0:	425b      	negs	r3, r3
   82ce2:	61a3      	str	r3, [r4, #24]
   82ce4:	60a1      	str	r1, [r4, #8]
   82ce6:	b1f2      	cbz	r2, 82d26 <__swsetup_r+0x6e>
   82ce8:	2000      	movs	r0, #0
   82cea:	bd70      	pop	{r4, r5, r6, pc}
   82cec:	06da      	lsls	r2, r3, #27
   82cee:	d53a      	bpl.n	82d66 <__swsetup_r+0xae>
   82cf0:	075b      	lsls	r3, r3, #29
   82cf2:	d424      	bmi.n	82d3e <__swsetup_r+0x86>
   82cf4:	6922      	ldr	r2, [r4, #16]
   82cf6:	f045 0308 	orr.w	r3, r5, #8
   82cfa:	81a3      	strh	r3, [r4, #12]
   82cfc:	b29b      	uxth	r3, r3
   82cfe:	2a00      	cmp	r2, #0
   82d00:	d1e9      	bne.n	82cd6 <__swsetup_r+0x1e>
   82d02:	f403 7120 	and.w	r1, r3, #640	; 0x280
   82d06:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   82d0a:	d0e4      	beq.n	82cd6 <__swsetup_r+0x1e>
   82d0c:	4630      	mov	r0, r6
   82d0e:	4621      	mov	r1, r4
   82d10:	f000 fcce 	bl	836b0 <__smakebuf_r>
   82d14:	89a3      	ldrh	r3, [r4, #12]
   82d16:	6922      	ldr	r2, [r4, #16]
   82d18:	e7dd      	b.n	82cd6 <__swsetup_r+0x1e>
   82d1a:	0798      	lsls	r0, r3, #30
   82d1c:	bf58      	it	pl
   82d1e:	6961      	ldrpl	r1, [r4, #20]
   82d20:	60a1      	str	r1, [r4, #8]
   82d22:	2a00      	cmp	r2, #0
   82d24:	d1e0      	bne.n	82ce8 <__swsetup_r+0x30>
   82d26:	89a3      	ldrh	r3, [r4, #12]
   82d28:	061a      	lsls	r2, r3, #24
   82d2a:	d5dd      	bpl.n	82ce8 <__swsetup_r+0x30>
   82d2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82d30:	81a3      	strh	r3, [r4, #12]
   82d32:	f04f 30ff 	mov.w	r0, #4294967295
   82d36:	bd70      	pop	{r4, r5, r6, pc}
   82d38:	f000 f8f0 	bl	82f1c <__sinit>
   82d3c:	e7c5      	b.n	82cca <__swsetup_r+0x12>
   82d3e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82d40:	b149      	cbz	r1, 82d56 <__swsetup_r+0x9e>
   82d42:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82d46:	4299      	cmp	r1, r3
   82d48:	d003      	beq.n	82d52 <__swsetup_r+0x9a>
   82d4a:	4630      	mov	r0, r6
   82d4c:	f000 fa2a 	bl	831a4 <_free_r>
   82d50:	89a5      	ldrh	r5, [r4, #12]
   82d52:	2300      	movs	r3, #0
   82d54:	6323      	str	r3, [r4, #48]	; 0x30
   82d56:	6922      	ldr	r2, [r4, #16]
   82d58:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   82d5c:	2100      	movs	r1, #0
   82d5e:	b2ad      	uxth	r5, r5
   82d60:	6022      	str	r2, [r4, #0]
   82d62:	6061      	str	r1, [r4, #4]
   82d64:	e7c7      	b.n	82cf6 <__swsetup_r+0x3e>
   82d66:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   82d6a:	2309      	movs	r3, #9
   82d6c:	6033      	str	r3, [r6, #0]
   82d6e:	f04f 30ff 	mov.w	r0, #4294967295
   82d72:	81a5      	strh	r5, [r4, #12]
   82d74:	bd70      	pop	{r4, r5, r6, pc}
   82d76:	bf00      	nop
   82d78:	20070568 	.word	0x20070568

00082d7c <register_fini>:
   82d7c:	4b02      	ldr	r3, [pc, #8]	; (82d88 <register_fini+0xc>)
   82d7e:	b113      	cbz	r3, 82d86 <register_fini+0xa>
   82d80:	4802      	ldr	r0, [pc, #8]	; (82d8c <register_fini+0x10>)
   82d82:	f000 b805 	b.w	82d90 <atexit>
   82d86:	4770      	bx	lr
   82d88:	00000000 	.word	0x00000000
   82d8c:	00083019 	.word	0x00083019

00082d90 <atexit>:
   82d90:	4601      	mov	r1, r0
   82d92:	2000      	movs	r0, #0
   82d94:	4602      	mov	r2, r0
   82d96:	4603      	mov	r3, r0
   82d98:	f001 bb24 	b.w	843e4 <__register_exitproc>

00082d9c <__sflush_r>:
   82d9c:	898b      	ldrh	r3, [r1, #12]
   82d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82da2:	b29a      	uxth	r2, r3
   82da4:	460d      	mov	r5, r1
   82da6:	0711      	lsls	r1, r2, #28
   82da8:	4680      	mov	r8, r0
   82daa:	d43c      	bmi.n	82e26 <__sflush_r+0x8a>
   82dac:	686a      	ldr	r2, [r5, #4]
   82dae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82db2:	2a00      	cmp	r2, #0
   82db4:	81ab      	strh	r3, [r5, #12]
   82db6:	dd59      	ble.n	82e6c <__sflush_r+0xd0>
   82db8:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82dba:	2c00      	cmp	r4, #0
   82dbc:	d04b      	beq.n	82e56 <__sflush_r+0xba>
   82dbe:	b29b      	uxth	r3, r3
   82dc0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   82dc4:	2100      	movs	r1, #0
   82dc6:	b292      	uxth	r2, r2
   82dc8:	f8d8 6000 	ldr.w	r6, [r8]
   82dcc:	f8c8 1000 	str.w	r1, [r8]
   82dd0:	2a00      	cmp	r2, #0
   82dd2:	d04f      	beq.n	82e74 <__sflush_r+0xd8>
   82dd4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82dd6:	075f      	lsls	r7, r3, #29
   82dd8:	d505      	bpl.n	82de6 <__sflush_r+0x4a>
   82dda:	6869      	ldr	r1, [r5, #4]
   82ddc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82dde:	1a52      	subs	r2, r2, r1
   82de0:	b10b      	cbz	r3, 82de6 <__sflush_r+0x4a>
   82de2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82de4:	1ad2      	subs	r2, r2, r3
   82de6:	4640      	mov	r0, r8
   82de8:	69e9      	ldr	r1, [r5, #28]
   82dea:	2300      	movs	r3, #0
   82dec:	47a0      	blx	r4
   82dee:	1c44      	adds	r4, r0, #1
   82df0:	d04a      	beq.n	82e88 <__sflush_r+0xec>
   82df2:	89ab      	ldrh	r3, [r5, #12]
   82df4:	692a      	ldr	r2, [r5, #16]
   82df6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82dfa:	b29b      	uxth	r3, r3
   82dfc:	2100      	movs	r1, #0
   82dfe:	602a      	str	r2, [r5, #0]
   82e00:	04da      	lsls	r2, r3, #19
   82e02:	81ab      	strh	r3, [r5, #12]
   82e04:	6069      	str	r1, [r5, #4]
   82e06:	d44c      	bmi.n	82ea2 <__sflush_r+0x106>
   82e08:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82e0a:	f8c8 6000 	str.w	r6, [r8]
   82e0e:	b311      	cbz	r1, 82e56 <__sflush_r+0xba>
   82e10:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82e14:	4299      	cmp	r1, r3
   82e16:	d002      	beq.n	82e1e <__sflush_r+0x82>
   82e18:	4640      	mov	r0, r8
   82e1a:	f000 f9c3 	bl	831a4 <_free_r>
   82e1e:	2000      	movs	r0, #0
   82e20:	6328      	str	r0, [r5, #48]	; 0x30
   82e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82e26:	692e      	ldr	r6, [r5, #16]
   82e28:	b1ae      	cbz	r6, 82e56 <__sflush_r+0xba>
   82e2a:	0791      	lsls	r1, r2, #30
   82e2c:	682c      	ldr	r4, [r5, #0]
   82e2e:	bf0c      	ite	eq
   82e30:	696b      	ldreq	r3, [r5, #20]
   82e32:	2300      	movne	r3, #0
   82e34:	602e      	str	r6, [r5, #0]
   82e36:	1ba4      	subs	r4, r4, r6
   82e38:	60ab      	str	r3, [r5, #8]
   82e3a:	e00a      	b.n	82e52 <__sflush_r+0xb6>
   82e3c:	4632      	mov	r2, r6
   82e3e:	4623      	mov	r3, r4
   82e40:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82e42:	4640      	mov	r0, r8
   82e44:	69e9      	ldr	r1, [r5, #28]
   82e46:	47b8      	blx	r7
   82e48:	2800      	cmp	r0, #0
   82e4a:	ebc0 0404 	rsb	r4, r0, r4
   82e4e:	4406      	add	r6, r0
   82e50:	dd04      	ble.n	82e5c <__sflush_r+0xc0>
   82e52:	2c00      	cmp	r4, #0
   82e54:	dcf2      	bgt.n	82e3c <__sflush_r+0xa0>
   82e56:	2000      	movs	r0, #0
   82e58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82e5c:	89ab      	ldrh	r3, [r5, #12]
   82e5e:	f04f 30ff 	mov.w	r0, #4294967295
   82e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82e66:	81ab      	strh	r3, [r5, #12]
   82e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82e6c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82e6e:	2a00      	cmp	r2, #0
   82e70:	dca2      	bgt.n	82db8 <__sflush_r+0x1c>
   82e72:	e7f0      	b.n	82e56 <__sflush_r+0xba>
   82e74:	2301      	movs	r3, #1
   82e76:	4640      	mov	r0, r8
   82e78:	69e9      	ldr	r1, [r5, #28]
   82e7a:	47a0      	blx	r4
   82e7c:	1c43      	adds	r3, r0, #1
   82e7e:	4602      	mov	r2, r0
   82e80:	d01e      	beq.n	82ec0 <__sflush_r+0x124>
   82e82:	89ab      	ldrh	r3, [r5, #12]
   82e84:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82e86:	e7a6      	b.n	82dd6 <__sflush_r+0x3a>
   82e88:	f8d8 3000 	ldr.w	r3, [r8]
   82e8c:	b95b      	cbnz	r3, 82ea6 <__sflush_r+0x10a>
   82e8e:	89aa      	ldrh	r2, [r5, #12]
   82e90:	6929      	ldr	r1, [r5, #16]
   82e92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   82e96:	b292      	uxth	r2, r2
   82e98:	606b      	str	r3, [r5, #4]
   82e9a:	04d3      	lsls	r3, r2, #19
   82e9c:	81aa      	strh	r2, [r5, #12]
   82e9e:	6029      	str	r1, [r5, #0]
   82ea0:	d5b2      	bpl.n	82e08 <__sflush_r+0x6c>
   82ea2:	6528      	str	r0, [r5, #80]	; 0x50
   82ea4:	e7b0      	b.n	82e08 <__sflush_r+0x6c>
   82ea6:	2b1d      	cmp	r3, #29
   82ea8:	d001      	beq.n	82eae <__sflush_r+0x112>
   82eaa:	2b16      	cmp	r3, #22
   82eac:	d113      	bne.n	82ed6 <__sflush_r+0x13a>
   82eae:	89a9      	ldrh	r1, [r5, #12]
   82eb0:	692b      	ldr	r3, [r5, #16]
   82eb2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   82eb6:	2200      	movs	r2, #0
   82eb8:	81a9      	strh	r1, [r5, #12]
   82eba:	602b      	str	r3, [r5, #0]
   82ebc:	606a      	str	r2, [r5, #4]
   82ebe:	e7a3      	b.n	82e08 <__sflush_r+0x6c>
   82ec0:	f8d8 3000 	ldr.w	r3, [r8]
   82ec4:	2b00      	cmp	r3, #0
   82ec6:	d0dc      	beq.n	82e82 <__sflush_r+0xe6>
   82ec8:	2b1d      	cmp	r3, #29
   82eca:	d001      	beq.n	82ed0 <__sflush_r+0x134>
   82ecc:	2b16      	cmp	r3, #22
   82ece:	d1c5      	bne.n	82e5c <__sflush_r+0xc0>
   82ed0:	f8c8 6000 	str.w	r6, [r8]
   82ed4:	e7bf      	b.n	82e56 <__sflush_r+0xba>
   82ed6:	89ab      	ldrh	r3, [r5, #12]
   82ed8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82edc:	81ab      	strh	r3, [r5, #12]
   82ede:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82ee2:	bf00      	nop

00082ee4 <_fflush_r>:
   82ee4:	b510      	push	{r4, lr}
   82ee6:	4604      	mov	r4, r0
   82ee8:	b082      	sub	sp, #8
   82eea:	b108      	cbz	r0, 82ef0 <_fflush_r+0xc>
   82eec:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82eee:	b153      	cbz	r3, 82f06 <_fflush_r+0x22>
   82ef0:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   82ef4:	b908      	cbnz	r0, 82efa <_fflush_r+0x16>
   82ef6:	b002      	add	sp, #8
   82ef8:	bd10      	pop	{r4, pc}
   82efa:	4620      	mov	r0, r4
   82efc:	b002      	add	sp, #8
   82efe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82f02:	f7ff bf4b 	b.w	82d9c <__sflush_r>
   82f06:	9101      	str	r1, [sp, #4]
   82f08:	f000 f808 	bl	82f1c <__sinit>
   82f0c:	9901      	ldr	r1, [sp, #4]
   82f0e:	e7ef      	b.n	82ef0 <_fflush_r+0xc>

00082f10 <_cleanup_r>:
   82f10:	4901      	ldr	r1, [pc, #4]	; (82f18 <_cleanup_r+0x8>)
   82f12:	f000 bb9f 	b.w	83654 <_fwalk>
   82f16:	bf00      	nop
   82f18:	00084531 	.word	0x00084531

00082f1c <__sinit>:
   82f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82f20:	6b84      	ldr	r4, [r0, #56]	; 0x38
   82f22:	b083      	sub	sp, #12
   82f24:	4607      	mov	r7, r0
   82f26:	2c00      	cmp	r4, #0
   82f28:	d165      	bne.n	82ff6 <__sinit+0xda>
   82f2a:	687d      	ldr	r5, [r7, #4]
   82f2c:	4833      	ldr	r0, [pc, #204]	; (82ffc <__sinit+0xe0>)
   82f2e:	2304      	movs	r3, #4
   82f30:	2103      	movs	r1, #3
   82f32:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82f36:	63f8      	str	r0, [r7, #60]	; 0x3c
   82f38:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   82f3c:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   82f40:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   82f44:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82f48:	81ab      	strh	r3, [r5, #12]
   82f4a:	602c      	str	r4, [r5, #0]
   82f4c:	606c      	str	r4, [r5, #4]
   82f4e:	60ac      	str	r4, [r5, #8]
   82f50:	666c      	str	r4, [r5, #100]	; 0x64
   82f52:	81ec      	strh	r4, [r5, #14]
   82f54:	612c      	str	r4, [r5, #16]
   82f56:	616c      	str	r4, [r5, #20]
   82f58:	61ac      	str	r4, [r5, #24]
   82f5a:	4621      	mov	r1, r4
   82f5c:	2208      	movs	r2, #8
   82f5e:	f7fe ff05 	bl	81d6c <memset>
   82f62:	f8df b09c 	ldr.w	fp, [pc, #156]	; 83000 <__sinit+0xe4>
   82f66:	68be      	ldr	r6, [r7, #8]
   82f68:	f8df a098 	ldr.w	sl, [pc, #152]	; 83004 <__sinit+0xe8>
   82f6c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 83008 <__sinit+0xec>
   82f70:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8300c <__sinit+0xf0>
   82f74:	2301      	movs	r3, #1
   82f76:	2209      	movs	r2, #9
   82f78:	61ed      	str	r5, [r5, #28]
   82f7a:	f8c5 b020 	str.w	fp, [r5, #32]
   82f7e:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82f82:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82f86:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82f8a:	4621      	mov	r1, r4
   82f8c:	81f3      	strh	r3, [r6, #14]
   82f8e:	81b2      	strh	r2, [r6, #12]
   82f90:	6034      	str	r4, [r6, #0]
   82f92:	6074      	str	r4, [r6, #4]
   82f94:	60b4      	str	r4, [r6, #8]
   82f96:	6674      	str	r4, [r6, #100]	; 0x64
   82f98:	6134      	str	r4, [r6, #16]
   82f9a:	6174      	str	r4, [r6, #20]
   82f9c:	61b4      	str	r4, [r6, #24]
   82f9e:	2208      	movs	r2, #8
   82fa0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   82fa4:	9301      	str	r3, [sp, #4]
   82fa6:	f7fe fee1 	bl	81d6c <memset>
   82faa:	68fd      	ldr	r5, [r7, #12]
   82fac:	2012      	movs	r0, #18
   82fae:	2202      	movs	r2, #2
   82fb0:	61f6      	str	r6, [r6, #28]
   82fb2:	f8c6 b020 	str.w	fp, [r6, #32]
   82fb6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   82fba:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   82fbe:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   82fc2:	4621      	mov	r1, r4
   82fc4:	81a8      	strh	r0, [r5, #12]
   82fc6:	81ea      	strh	r2, [r5, #14]
   82fc8:	602c      	str	r4, [r5, #0]
   82fca:	606c      	str	r4, [r5, #4]
   82fcc:	60ac      	str	r4, [r5, #8]
   82fce:	666c      	str	r4, [r5, #100]	; 0x64
   82fd0:	612c      	str	r4, [r5, #16]
   82fd2:	616c      	str	r4, [r5, #20]
   82fd4:	61ac      	str	r4, [r5, #24]
   82fd6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82fda:	2208      	movs	r2, #8
   82fdc:	f7fe fec6 	bl	81d6c <memset>
   82fe0:	9b01      	ldr	r3, [sp, #4]
   82fe2:	61ed      	str	r5, [r5, #28]
   82fe4:	f8c5 b020 	str.w	fp, [r5, #32]
   82fe8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82fec:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82ff0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82ff4:	63bb      	str	r3, [r7, #56]	; 0x38
   82ff6:	b003      	add	sp, #12
   82ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82ffc:	00082f11 	.word	0x00082f11
   83000:	00084225 	.word	0x00084225
   83004:	00084249 	.word	0x00084249
   83008:	00084281 	.word	0x00084281
   8300c:	000842a1 	.word	0x000842a1

00083010 <__sfp_lock_acquire>:
   83010:	4770      	bx	lr
   83012:	bf00      	nop

00083014 <__sfp_lock_release>:
   83014:	4770      	bx	lr
   83016:	bf00      	nop

00083018 <__libc_fini_array>:
   83018:	b538      	push	{r3, r4, r5, lr}
   8301a:	4d09      	ldr	r5, [pc, #36]	; (83040 <__libc_fini_array+0x28>)
   8301c:	4c09      	ldr	r4, [pc, #36]	; (83044 <__libc_fini_array+0x2c>)
   8301e:	1b64      	subs	r4, r4, r5
   83020:	10a4      	asrs	r4, r4, #2
   83022:	bf18      	it	ne
   83024:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   83028:	d005      	beq.n	83036 <__libc_fini_array+0x1e>
   8302a:	3c01      	subs	r4, #1
   8302c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   83030:	4798      	blx	r3
   83032:	2c00      	cmp	r4, #0
   83034:	d1f9      	bne.n	8302a <__libc_fini_array+0x12>
   83036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   8303a:	f001 befd 	b.w	84e38 <_fini>
   8303e:	bf00      	nop
   83040:	00084e44 	.word	0x00084e44
   83044:	00084e48 	.word	0x00084e48

00083048 <_fputwc_r>:
   83048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8304c:	8993      	ldrh	r3, [r2, #12]
   8304e:	460f      	mov	r7, r1
   83050:	0499      	lsls	r1, r3, #18
   83052:	b082      	sub	sp, #8
   83054:	4614      	mov	r4, r2
   83056:	4680      	mov	r8, r0
   83058:	d406      	bmi.n	83068 <_fputwc_r+0x20>
   8305a:	6e52      	ldr	r2, [r2, #100]	; 0x64
   8305c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   83060:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83064:	81a3      	strh	r3, [r4, #12]
   83066:	6662      	str	r2, [r4, #100]	; 0x64
   83068:	f000 fb1c 	bl	836a4 <__locale_mb_cur_max>
   8306c:	2801      	cmp	r0, #1
   8306e:	d03e      	beq.n	830ee <_fputwc_r+0xa6>
   83070:	463a      	mov	r2, r7
   83072:	4640      	mov	r0, r8
   83074:	a901      	add	r1, sp, #4
   83076:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8307a:	f001 f969 	bl	84350 <_wcrtomb_r>
   8307e:	1c42      	adds	r2, r0, #1
   83080:	4606      	mov	r6, r0
   83082:	d02d      	beq.n	830e0 <_fputwc_r+0x98>
   83084:	2800      	cmp	r0, #0
   83086:	d03a      	beq.n	830fe <_fputwc_r+0xb6>
   83088:	f89d 1004 	ldrb.w	r1, [sp, #4]
   8308c:	2500      	movs	r5, #0
   8308e:	e009      	b.n	830a4 <_fputwc_r+0x5c>
   83090:	6823      	ldr	r3, [r4, #0]
   83092:	7019      	strb	r1, [r3, #0]
   83094:	6823      	ldr	r3, [r4, #0]
   83096:	3301      	adds	r3, #1
   83098:	6023      	str	r3, [r4, #0]
   8309a:	3501      	adds	r5, #1
   8309c:	42b5      	cmp	r5, r6
   8309e:	d22e      	bcs.n	830fe <_fputwc_r+0xb6>
   830a0:	ab01      	add	r3, sp, #4
   830a2:	5ce9      	ldrb	r1, [r5, r3]
   830a4:	68a3      	ldr	r3, [r4, #8]
   830a6:	3b01      	subs	r3, #1
   830a8:	2b00      	cmp	r3, #0
   830aa:	60a3      	str	r3, [r4, #8]
   830ac:	daf0      	bge.n	83090 <_fputwc_r+0x48>
   830ae:	69a2      	ldr	r2, [r4, #24]
   830b0:	4293      	cmp	r3, r2
   830b2:	db06      	blt.n	830c2 <_fputwc_r+0x7a>
   830b4:	6823      	ldr	r3, [r4, #0]
   830b6:	7019      	strb	r1, [r3, #0]
   830b8:	6823      	ldr	r3, [r4, #0]
   830ba:	7819      	ldrb	r1, [r3, #0]
   830bc:	3301      	adds	r3, #1
   830be:	290a      	cmp	r1, #10
   830c0:	d1ea      	bne.n	83098 <_fputwc_r+0x50>
   830c2:	4640      	mov	r0, r8
   830c4:	4622      	mov	r2, r4
   830c6:	f001 f8ef 	bl	842a8 <__swbuf_r>
   830ca:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   830ce:	4258      	negs	r0, r3
   830d0:	4158      	adcs	r0, r3
   830d2:	2800      	cmp	r0, #0
   830d4:	d0e1      	beq.n	8309a <_fputwc_r+0x52>
   830d6:	f04f 30ff 	mov.w	r0, #4294967295
   830da:	b002      	add	sp, #8
   830dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   830e0:	89a3      	ldrh	r3, [r4, #12]
   830e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   830e6:	81a3      	strh	r3, [r4, #12]
   830e8:	b002      	add	sp, #8
   830ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   830ee:	1e7b      	subs	r3, r7, #1
   830f0:	2bfe      	cmp	r3, #254	; 0xfe
   830f2:	d8bd      	bhi.n	83070 <_fputwc_r+0x28>
   830f4:	b2f9      	uxtb	r1, r7
   830f6:	4606      	mov	r6, r0
   830f8:	f88d 1004 	strb.w	r1, [sp, #4]
   830fc:	e7c6      	b.n	8308c <_fputwc_r+0x44>
   830fe:	4638      	mov	r0, r7
   83100:	b002      	add	sp, #8
   83102:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83106:	bf00      	nop

00083108 <_malloc_trim_r>:
   83108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8310a:	4d23      	ldr	r5, [pc, #140]	; (83198 <_malloc_trim_r+0x90>)
   8310c:	460f      	mov	r7, r1
   8310e:	4604      	mov	r4, r0
   83110:	f000 fe92 	bl	83e38 <__malloc_lock>
   83114:	68ab      	ldr	r3, [r5, #8]
   83116:	685e      	ldr	r6, [r3, #4]
   83118:	f026 0603 	bic.w	r6, r6, #3
   8311c:	1bf1      	subs	r1, r6, r7
   8311e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   83122:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   83126:	f021 010f 	bic.w	r1, r1, #15
   8312a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   8312e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   83132:	db07      	blt.n	83144 <_malloc_trim_r+0x3c>
   83134:	4620      	mov	r0, r4
   83136:	2100      	movs	r1, #0
   83138:	f001 f862 	bl	84200 <_sbrk_r>
   8313c:	68ab      	ldr	r3, [r5, #8]
   8313e:	4433      	add	r3, r6
   83140:	4298      	cmp	r0, r3
   83142:	d004      	beq.n	8314e <_malloc_trim_r+0x46>
   83144:	4620      	mov	r0, r4
   83146:	f000 fe79 	bl	83e3c <__malloc_unlock>
   8314a:	2000      	movs	r0, #0
   8314c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8314e:	4620      	mov	r0, r4
   83150:	4279      	negs	r1, r7
   83152:	f001 f855 	bl	84200 <_sbrk_r>
   83156:	3001      	adds	r0, #1
   83158:	d00d      	beq.n	83176 <_malloc_trim_r+0x6e>
   8315a:	4b10      	ldr	r3, [pc, #64]	; (8319c <_malloc_trim_r+0x94>)
   8315c:	68aa      	ldr	r2, [r5, #8]
   8315e:	6819      	ldr	r1, [r3, #0]
   83160:	1bf6      	subs	r6, r6, r7
   83162:	f046 0601 	orr.w	r6, r6, #1
   83166:	4620      	mov	r0, r4
   83168:	1bc9      	subs	r1, r1, r7
   8316a:	6056      	str	r6, [r2, #4]
   8316c:	6019      	str	r1, [r3, #0]
   8316e:	f000 fe65 	bl	83e3c <__malloc_unlock>
   83172:	2001      	movs	r0, #1
   83174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83176:	4620      	mov	r0, r4
   83178:	2100      	movs	r1, #0
   8317a:	f001 f841 	bl	84200 <_sbrk_r>
   8317e:	68ab      	ldr	r3, [r5, #8]
   83180:	1ac2      	subs	r2, r0, r3
   83182:	2a0f      	cmp	r2, #15
   83184:	ddde      	ble.n	83144 <_malloc_trim_r+0x3c>
   83186:	4d06      	ldr	r5, [pc, #24]	; (831a0 <_malloc_trim_r+0x98>)
   83188:	4904      	ldr	r1, [pc, #16]	; (8319c <_malloc_trim_r+0x94>)
   8318a:	682d      	ldr	r5, [r5, #0]
   8318c:	f042 0201 	orr.w	r2, r2, #1
   83190:	1b40      	subs	r0, r0, r5
   83192:	605a      	str	r2, [r3, #4]
   83194:	6008      	str	r0, [r1, #0]
   83196:	e7d5      	b.n	83144 <_malloc_trim_r+0x3c>
   83198:	20070590 	.word	0x20070590
   8319c:	20070b58 	.word	0x20070b58
   831a0:	2007099c 	.word	0x2007099c

000831a4 <_free_r>:
   831a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   831a8:	460d      	mov	r5, r1
   831aa:	4606      	mov	r6, r0
   831ac:	2900      	cmp	r1, #0
   831ae:	d055      	beq.n	8325c <_free_r+0xb8>
   831b0:	f000 fe42 	bl	83e38 <__malloc_lock>
   831b4:	f855 1c04 	ldr.w	r1, [r5, #-4]
   831b8:	f8df c170 	ldr.w	ip, [pc, #368]	; 8332c <_free_r+0x188>
   831bc:	f1a5 0408 	sub.w	r4, r5, #8
   831c0:	f021 0301 	bic.w	r3, r1, #1
   831c4:	18e2      	adds	r2, r4, r3
   831c6:	f8dc 0008 	ldr.w	r0, [ip, #8]
   831ca:	6857      	ldr	r7, [r2, #4]
   831cc:	4290      	cmp	r0, r2
   831ce:	f027 0703 	bic.w	r7, r7, #3
   831d2:	d068      	beq.n	832a6 <_free_r+0x102>
   831d4:	f011 0101 	ands.w	r1, r1, #1
   831d8:	6057      	str	r7, [r2, #4]
   831da:	d032      	beq.n	83242 <_free_r+0x9e>
   831dc:	2100      	movs	r1, #0
   831de:	19d0      	adds	r0, r2, r7
   831e0:	6840      	ldr	r0, [r0, #4]
   831e2:	07c0      	lsls	r0, r0, #31
   831e4:	d406      	bmi.n	831f4 <_free_r+0x50>
   831e6:	443b      	add	r3, r7
   831e8:	6890      	ldr	r0, [r2, #8]
   831ea:	2900      	cmp	r1, #0
   831ec:	d04d      	beq.n	8328a <_free_r+0xe6>
   831ee:	68d2      	ldr	r2, [r2, #12]
   831f0:	60c2      	str	r2, [r0, #12]
   831f2:	6090      	str	r0, [r2, #8]
   831f4:	f043 0201 	orr.w	r2, r3, #1
   831f8:	6062      	str	r2, [r4, #4]
   831fa:	50e3      	str	r3, [r4, r3]
   831fc:	b9e1      	cbnz	r1, 83238 <_free_r+0x94>
   831fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   83202:	d32d      	bcc.n	83260 <_free_r+0xbc>
   83204:	0a5a      	lsrs	r2, r3, #9
   83206:	2a04      	cmp	r2, #4
   83208:	d869      	bhi.n	832de <_free_r+0x13a>
   8320a:	0998      	lsrs	r0, r3, #6
   8320c:	3038      	adds	r0, #56	; 0x38
   8320e:	0041      	lsls	r1, r0, #1
   83210:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   83214:	f8dc 2008 	ldr.w	r2, [ip, #8]
   83218:	4944      	ldr	r1, [pc, #272]	; (8332c <_free_r+0x188>)
   8321a:	4562      	cmp	r2, ip
   8321c:	d065      	beq.n	832ea <_free_r+0x146>
   8321e:	6851      	ldr	r1, [r2, #4]
   83220:	f021 0103 	bic.w	r1, r1, #3
   83224:	428b      	cmp	r3, r1
   83226:	d202      	bcs.n	8322e <_free_r+0x8a>
   83228:	6892      	ldr	r2, [r2, #8]
   8322a:	4594      	cmp	ip, r2
   8322c:	d1f7      	bne.n	8321e <_free_r+0x7a>
   8322e:	68d3      	ldr	r3, [r2, #12]
   83230:	60e3      	str	r3, [r4, #12]
   83232:	60a2      	str	r2, [r4, #8]
   83234:	609c      	str	r4, [r3, #8]
   83236:	60d4      	str	r4, [r2, #12]
   83238:	4630      	mov	r0, r6
   8323a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8323e:	f000 bdfd 	b.w	83e3c <__malloc_unlock>
   83242:	f855 5c08 	ldr.w	r5, [r5, #-8]
   83246:	f10c 0808 	add.w	r8, ip, #8
   8324a:	1b64      	subs	r4, r4, r5
   8324c:	68a0      	ldr	r0, [r4, #8]
   8324e:	442b      	add	r3, r5
   83250:	4540      	cmp	r0, r8
   83252:	d042      	beq.n	832da <_free_r+0x136>
   83254:	68e5      	ldr	r5, [r4, #12]
   83256:	60c5      	str	r5, [r0, #12]
   83258:	60a8      	str	r0, [r5, #8]
   8325a:	e7c0      	b.n	831de <_free_r+0x3a>
   8325c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83260:	08db      	lsrs	r3, r3, #3
   83262:	109a      	asrs	r2, r3, #2
   83264:	2001      	movs	r0, #1
   83266:	4090      	lsls	r0, r2
   83268:	f8dc 1004 	ldr.w	r1, [ip, #4]
   8326c:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   83270:	689a      	ldr	r2, [r3, #8]
   83272:	4301      	orrs	r1, r0
   83274:	60a2      	str	r2, [r4, #8]
   83276:	60e3      	str	r3, [r4, #12]
   83278:	f8cc 1004 	str.w	r1, [ip, #4]
   8327c:	4630      	mov	r0, r6
   8327e:	609c      	str	r4, [r3, #8]
   83280:	60d4      	str	r4, [r2, #12]
   83282:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   83286:	f000 bdd9 	b.w	83e3c <__malloc_unlock>
   8328a:	4d29      	ldr	r5, [pc, #164]	; (83330 <_free_r+0x18c>)
   8328c:	42a8      	cmp	r0, r5
   8328e:	d1ae      	bne.n	831ee <_free_r+0x4a>
   83290:	f043 0201 	orr.w	r2, r3, #1
   83294:	f8cc 4014 	str.w	r4, [ip, #20]
   83298:	f8cc 4010 	str.w	r4, [ip, #16]
   8329c:	60e0      	str	r0, [r4, #12]
   8329e:	60a0      	str	r0, [r4, #8]
   832a0:	6062      	str	r2, [r4, #4]
   832a2:	50e3      	str	r3, [r4, r3]
   832a4:	e7c8      	b.n	83238 <_free_r+0x94>
   832a6:	441f      	add	r7, r3
   832a8:	07cb      	lsls	r3, r1, #31
   832aa:	d407      	bmi.n	832bc <_free_r+0x118>
   832ac:	f855 1c08 	ldr.w	r1, [r5, #-8]
   832b0:	1a64      	subs	r4, r4, r1
   832b2:	68e3      	ldr	r3, [r4, #12]
   832b4:	68a2      	ldr	r2, [r4, #8]
   832b6:	440f      	add	r7, r1
   832b8:	60d3      	str	r3, [r2, #12]
   832ba:	609a      	str	r2, [r3, #8]
   832bc:	4b1d      	ldr	r3, [pc, #116]	; (83334 <_free_r+0x190>)
   832be:	f047 0201 	orr.w	r2, r7, #1
   832c2:	681b      	ldr	r3, [r3, #0]
   832c4:	6062      	str	r2, [r4, #4]
   832c6:	429f      	cmp	r7, r3
   832c8:	f8cc 4008 	str.w	r4, [ip, #8]
   832cc:	d3b4      	bcc.n	83238 <_free_r+0x94>
   832ce:	4b1a      	ldr	r3, [pc, #104]	; (83338 <_free_r+0x194>)
   832d0:	4630      	mov	r0, r6
   832d2:	6819      	ldr	r1, [r3, #0]
   832d4:	f7ff ff18 	bl	83108 <_malloc_trim_r>
   832d8:	e7ae      	b.n	83238 <_free_r+0x94>
   832da:	2101      	movs	r1, #1
   832dc:	e77f      	b.n	831de <_free_r+0x3a>
   832de:	2a14      	cmp	r2, #20
   832e0:	d80b      	bhi.n	832fa <_free_r+0x156>
   832e2:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   832e6:	0041      	lsls	r1, r0, #1
   832e8:	e792      	b.n	83210 <_free_r+0x6c>
   832ea:	1080      	asrs	r0, r0, #2
   832ec:	2501      	movs	r5, #1
   832ee:	4085      	lsls	r5, r0
   832f0:	6848      	ldr	r0, [r1, #4]
   832f2:	4613      	mov	r3, r2
   832f4:	4328      	orrs	r0, r5
   832f6:	6048      	str	r0, [r1, #4]
   832f8:	e79a      	b.n	83230 <_free_r+0x8c>
   832fa:	2a54      	cmp	r2, #84	; 0x54
   832fc:	d803      	bhi.n	83306 <_free_r+0x162>
   832fe:	0b18      	lsrs	r0, r3, #12
   83300:	306e      	adds	r0, #110	; 0x6e
   83302:	0041      	lsls	r1, r0, #1
   83304:	e784      	b.n	83210 <_free_r+0x6c>
   83306:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8330a:	d803      	bhi.n	83314 <_free_r+0x170>
   8330c:	0bd8      	lsrs	r0, r3, #15
   8330e:	3077      	adds	r0, #119	; 0x77
   83310:	0041      	lsls	r1, r0, #1
   83312:	e77d      	b.n	83210 <_free_r+0x6c>
   83314:	f240 5154 	movw	r1, #1364	; 0x554
   83318:	428a      	cmp	r2, r1
   8331a:	d803      	bhi.n	83324 <_free_r+0x180>
   8331c:	0c98      	lsrs	r0, r3, #18
   8331e:	307c      	adds	r0, #124	; 0x7c
   83320:	0041      	lsls	r1, r0, #1
   83322:	e775      	b.n	83210 <_free_r+0x6c>
   83324:	21fc      	movs	r1, #252	; 0xfc
   83326:	207e      	movs	r0, #126	; 0x7e
   83328:	e772      	b.n	83210 <_free_r+0x6c>
   8332a:	bf00      	nop
   8332c:	20070590 	.word	0x20070590
   83330:	20070598 	.word	0x20070598
   83334:	20070998 	.word	0x20070998
   83338:	20070b54 	.word	0x20070b54

0008333c <__sfvwrite_r>:
   8333c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83340:	6893      	ldr	r3, [r2, #8]
   83342:	b083      	sub	sp, #12
   83344:	4616      	mov	r6, r2
   83346:	4681      	mov	r9, r0
   83348:	460c      	mov	r4, r1
   8334a:	b32b      	cbz	r3, 83398 <__sfvwrite_r+0x5c>
   8334c:	898b      	ldrh	r3, [r1, #12]
   8334e:	0719      	lsls	r1, r3, #28
   83350:	d526      	bpl.n	833a0 <__sfvwrite_r+0x64>
   83352:	6922      	ldr	r2, [r4, #16]
   83354:	b322      	cbz	r2, 833a0 <__sfvwrite_r+0x64>
   83356:	f003 0202 	and.w	r2, r3, #2
   8335a:	b292      	uxth	r2, r2
   8335c:	6835      	ldr	r5, [r6, #0]
   8335e:	2a00      	cmp	r2, #0
   83360:	d02c      	beq.n	833bc <__sfvwrite_r+0x80>
   83362:	f04f 0a00 	mov.w	sl, #0
   83366:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 83650 <__sfvwrite_r+0x314>
   8336a:	46d0      	mov	r8, sl
   8336c:	45d8      	cmp	r8, fp
   8336e:	bf34      	ite	cc
   83370:	4643      	movcc	r3, r8
   83372:	465b      	movcs	r3, fp
   83374:	4652      	mov	r2, sl
   83376:	4648      	mov	r0, r9
   83378:	f1b8 0f00 	cmp.w	r8, #0
   8337c:	d04f      	beq.n	8341e <__sfvwrite_r+0xe2>
   8337e:	69e1      	ldr	r1, [r4, #28]
   83380:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83382:	47b8      	blx	r7
   83384:	2800      	cmp	r0, #0
   83386:	dd56      	ble.n	83436 <__sfvwrite_r+0xfa>
   83388:	68b3      	ldr	r3, [r6, #8]
   8338a:	4482      	add	sl, r0
   8338c:	1a1b      	subs	r3, r3, r0
   8338e:	ebc0 0808 	rsb	r8, r0, r8
   83392:	60b3      	str	r3, [r6, #8]
   83394:	2b00      	cmp	r3, #0
   83396:	d1e9      	bne.n	8336c <__sfvwrite_r+0x30>
   83398:	2000      	movs	r0, #0
   8339a:	b003      	add	sp, #12
   8339c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   833a0:	4648      	mov	r0, r9
   833a2:	4621      	mov	r1, r4
   833a4:	f7ff fc88 	bl	82cb8 <__swsetup_r>
   833a8:	2800      	cmp	r0, #0
   833aa:	f040 8148 	bne.w	8363e <__sfvwrite_r+0x302>
   833ae:	89a3      	ldrh	r3, [r4, #12]
   833b0:	6835      	ldr	r5, [r6, #0]
   833b2:	f003 0202 	and.w	r2, r3, #2
   833b6:	b292      	uxth	r2, r2
   833b8:	2a00      	cmp	r2, #0
   833ba:	d1d2      	bne.n	83362 <__sfvwrite_r+0x26>
   833bc:	f013 0a01 	ands.w	sl, r3, #1
   833c0:	d142      	bne.n	83448 <__sfvwrite_r+0x10c>
   833c2:	46d0      	mov	r8, sl
   833c4:	f1b8 0f00 	cmp.w	r8, #0
   833c8:	d023      	beq.n	83412 <__sfvwrite_r+0xd6>
   833ca:	059a      	lsls	r2, r3, #22
   833cc:	68a7      	ldr	r7, [r4, #8]
   833ce:	d576      	bpl.n	834be <__sfvwrite_r+0x182>
   833d0:	45b8      	cmp	r8, r7
   833d2:	f0c0 80a4 	bcc.w	8351e <__sfvwrite_r+0x1e2>
   833d6:	f413 6f90 	tst.w	r3, #1152	; 0x480
   833da:	f040 80b2 	bne.w	83542 <__sfvwrite_r+0x206>
   833de:	6820      	ldr	r0, [r4, #0]
   833e0:	46bb      	mov	fp, r7
   833e2:	4651      	mov	r1, sl
   833e4:	465a      	mov	r2, fp
   833e6:	f000 fcc1 	bl	83d6c <memmove>
   833ea:	68a2      	ldr	r2, [r4, #8]
   833ec:	6821      	ldr	r1, [r4, #0]
   833ee:	1bd2      	subs	r2, r2, r7
   833f0:	eb01 030b 	add.w	r3, r1, fp
   833f4:	60a2      	str	r2, [r4, #8]
   833f6:	6023      	str	r3, [r4, #0]
   833f8:	4642      	mov	r2, r8
   833fa:	68b3      	ldr	r3, [r6, #8]
   833fc:	4492      	add	sl, r2
   833fe:	1a9b      	subs	r3, r3, r2
   83400:	ebc2 0808 	rsb	r8, r2, r8
   83404:	60b3      	str	r3, [r6, #8]
   83406:	2b00      	cmp	r3, #0
   83408:	d0c6      	beq.n	83398 <__sfvwrite_r+0x5c>
   8340a:	89a3      	ldrh	r3, [r4, #12]
   8340c:	f1b8 0f00 	cmp.w	r8, #0
   83410:	d1db      	bne.n	833ca <__sfvwrite_r+0x8e>
   83412:	f8d5 a000 	ldr.w	sl, [r5]
   83416:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8341a:	3508      	adds	r5, #8
   8341c:	e7d2      	b.n	833c4 <__sfvwrite_r+0x88>
   8341e:	f8d5 a000 	ldr.w	sl, [r5]
   83422:	f8d5 8004 	ldr.w	r8, [r5, #4]
   83426:	3508      	adds	r5, #8
   83428:	e7a0      	b.n	8336c <__sfvwrite_r+0x30>
   8342a:	4648      	mov	r0, r9
   8342c:	4621      	mov	r1, r4
   8342e:	f7ff fd59 	bl	82ee4 <_fflush_r>
   83432:	2800      	cmp	r0, #0
   83434:	d059      	beq.n	834ea <__sfvwrite_r+0x1ae>
   83436:	89a3      	ldrh	r3, [r4, #12]
   83438:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8343c:	f04f 30ff 	mov.w	r0, #4294967295
   83440:	81a3      	strh	r3, [r4, #12]
   83442:	b003      	add	sp, #12
   83444:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83448:	4692      	mov	sl, r2
   8344a:	9201      	str	r2, [sp, #4]
   8344c:	4693      	mov	fp, r2
   8344e:	4690      	mov	r8, r2
   83450:	f1b8 0f00 	cmp.w	r8, #0
   83454:	d02b      	beq.n	834ae <__sfvwrite_r+0x172>
   83456:	9f01      	ldr	r7, [sp, #4]
   83458:	2f00      	cmp	r7, #0
   8345a:	d064      	beq.n	83526 <__sfvwrite_r+0x1ea>
   8345c:	6820      	ldr	r0, [r4, #0]
   8345e:	6921      	ldr	r1, [r4, #16]
   83460:	45c2      	cmp	sl, r8
   83462:	bf34      	ite	cc
   83464:	4653      	movcc	r3, sl
   83466:	4643      	movcs	r3, r8
   83468:	4288      	cmp	r0, r1
   8346a:	461f      	mov	r7, r3
   8346c:	f8d4 c008 	ldr.w	ip, [r4, #8]
   83470:	6962      	ldr	r2, [r4, #20]
   83472:	d903      	bls.n	8347c <__sfvwrite_r+0x140>
   83474:	4494      	add	ip, r2
   83476:	4563      	cmp	r3, ip
   83478:	f300 80ae 	bgt.w	835d8 <__sfvwrite_r+0x29c>
   8347c:	4293      	cmp	r3, r2
   8347e:	db36      	blt.n	834ee <__sfvwrite_r+0x1b2>
   83480:	4613      	mov	r3, r2
   83482:	6a67      	ldr	r7, [r4, #36]	; 0x24
   83484:	4648      	mov	r0, r9
   83486:	69e1      	ldr	r1, [r4, #28]
   83488:	465a      	mov	r2, fp
   8348a:	47b8      	blx	r7
   8348c:	1e07      	subs	r7, r0, #0
   8348e:	ddd2      	ble.n	83436 <__sfvwrite_r+0xfa>
   83490:	ebba 0a07 	subs.w	sl, sl, r7
   83494:	d03a      	beq.n	8350c <__sfvwrite_r+0x1d0>
   83496:	68b3      	ldr	r3, [r6, #8]
   83498:	44bb      	add	fp, r7
   8349a:	1bdb      	subs	r3, r3, r7
   8349c:	ebc7 0808 	rsb	r8, r7, r8
   834a0:	60b3      	str	r3, [r6, #8]
   834a2:	2b00      	cmp	r3, #0
   834a4:	f43f af78 	beq.w	83398 <__sfvwrite_r+0x5c>
   834a8:	f1b8 0f00 	cmp.w	r8, #0
   834ac:	d1d3      	bne.n	83456 <__sfvwrite_r+0x11a>
   834ae:	2700      	movs	r7, #0
   834b0:	f8d5 b000 	ldr.w	fp, [r5]
   834b4:	f8d5 8004 	ldr.w	r8, [r5, #4]
   834b8:	9701      	str	r7, [sp, #4]
   834ba:	3508      	adds	r5, #8
   834bc:	e7c8      	b.n	83450 <__sfvwrite_r+0x114>
   834be:	6820      	ldr	r0, [r4, #0]
   834c0:	6923      	ldr	r3, [r4, #16]
   834c2:	4298      	cmp	r0, r3
   834c4:	d802      	bhi.n	834cc <__sfvwrite_r+0x190>
   834c6:	6963      	ldr	r3, [r4, #20]
   834c8:	4598      	cmp	r8, r3
   834ca:	d272      	bcs.n	835b2 <__sfvwrite_r+0x276>
   834cc:	45b8      	cmp	r8, r7
   834ce:	bf38      	it	cc
   834d0:	4647      	movcc	r7, r8
   834d2:	463a      	mov	r2, r7
   834d4:	4651      	mov	r1, sl
   834d6:	f000 fc49 	bl	83d6c <memmove>
   834da:	68a3      	ldr	r3, [r4, #8]
   834dc:	6822      	ldr	r2, [r4, #0]
   834de:	1bdb      	subs	r3, r3, r7
   834e0:	443a      	add	r2, r7
   834e2:	60a3      	str	r3, [r4, #8]
   834e4:	6022      	str	r2, [r4, #0]
   834e6:	2b00      	cmp	r3, #0
   834e8:	d09f      	beq.n	8342a <__sfvwrite_r+0xee>
   834ea:	463a      	mov	r2, r7
   834ec:	e785      	b.n	833fa <__sfvwrite_r+0xbe>
   834ee:	461a      	mov	r2, r3
   834f0:	4659      	mov	r1, fp
   834f2:	9300      	str	r3, [sp, #0]
   834f4:	f000 fc3a 	bl	83d6c <memmove>
   834f8:	9b00      	ldr	r3, [sp, #0]
   834fa:	68a1      	ldr	r1, [r4, #8]
   834fc:	6822      	ldr	r2, [r4, #0]
   834fe:	1ac9      	subs	r1, r1, r3
   83500:	ebba 0a07 	subs.w	sl, sl, r7
   83504:	4413      	add	r3, r2
   83506:	60a1      	str	r1, [r4, #8]
   83508:	6023      	str	r3, [r4, #0]
   8350a:	d1c4      	bne.n	83496 <__sfvwrite_r+0x15a>
   8350c:	4648      	mov	r0, r9
   8350e:	4621      	mov	r1, r4
   83510:	f7ff fce8 	bl	82ee4 <_fflush_r>
   83514:	2800      	cmp	r0, #0
   83516:	d18e      	bne.n	83436 <__sfvwrite_r+0xfa>
   83518:	f8cd a004 	str.w	sl, [sp, #4]
   8351c:	e7bb      	b.n	83496 <__sfvwrite_r+0x15a>
   8351e:	6820      	ldr	r0, [r4, #0]
   83520:	4647      	mov	r7, r8
   83522:	46c3      	mov	fp, r8
   83524:	e75d      	b.n	833e2 <__sfvwrite_r+0xa6>
   83526:	4658      	mov	r0, fp
   83528:	210a      	movs	r1, #10
   8352a:	4642      	mov	r2, r8
   8352c:	f000 fbd4 	bl	83cd8 <memchr>
   83530:	2800      	cmp	r0, #0
   83532:	d07f      	beq.n	83634 <__sfvwrite_r+0x2f8>
   83534:	f100 0a01 	add.w	sl, r0, #1
   83538:	2701      	movs	r7, #1
   8353a:	ebcb 0a0a 	rsb	sl, fp, sl
   8353e:	9701      	str	r7, [sp, #4]
   83540:	e78c      	b.n	8345c <__sfvwrite_r+0x120>
   83542:	6822      	ldr	r2, [r4, #0]
   83544:	6921      	ldr	r1, [r4, #16]
   83546:	6967      	ldr	r7, [r4, #20]
   83548:	ebc1 0c02 	rsb	ip, r1, r2
   8354c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   83550:	f10c 0201 	add.w	r2, ip, #1
   83554:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   83558:	4442      	add	r2, r8
   8355a:	107f      	asrs	r7, r7, #1
   8355c:	4297      	cmp	r7, r2
   8355e:	bf34      	ite	cc
   83560:	4617      	movcc	r7, r2
   83562:	463a      	movcs	r2, r7
   83564:	055b      	lsls	r3, r3, #21
   83566:	d54f      	bpl.n	83608 <__sfvwrite_r+0x2cc>
   83568:	4611      	mov	r1, r2
   8356a:	4648      	mov	r0, r9
   8356c:	f8cd c000 	str.w	ip, [sp]
   83570:	f000 f916 	bl	837a0 <_malloc_r>
   83574:	f8dd c000 	ldr.w	ip, [sp]
   83578:	4683      	mov	fp, r0
   8357a:	2800      	cmp	r0, #0
   8357c:	d062      	beq.n	83644 <__sfvwrite_r+0x308>
   8357e:	4662      	mov	r2, ip
   83580:	6921      	ldr	r1, [r4, #16]
   83582:	f8cd c000 	str.w	ip, [sp]
   83586:	f7fe fb7b 	bl	81c80 <memcpy>
   8358a:	89a2      	ldrh	r2, [r4, #12]
   8358c:	f8dd c000 	ldr.w	ip, [sp]
   83590:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   83594:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   83598:	81a2      	strh	r2, [r4, #12]
   8359a:	eb0b 000c 	add.w	r0, fp, ip
   8359e:	ebcc 0207 	rsb	r2, ip, r7
   835a2:	f8c4 b010 	str.w	fp, [r4, #16]
   835a6:	6167      	str	r7, [r4, #20]
   835a8:	6020      	str	r0, [r4, #0]
   835aa:	60a2      	str	r2, [r4, #8]
   835ac:	4647      	mov	r7, r8
   835ae:	46c3      	mov	fp, r8
   835b0:	e717      	b.n	833e2 <__sfvwrite_r+0xa6>
   835b2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   835b6:	4590      	cmp	r8, r2
   835b8:	bf38      	it	cc
   835ba:	4642      	movcc	r2, r8
   835bc:	fb92 f2f3 	sdiv	r2, r2, r3
   835c0:	fb02 f303 	mul.w	r3, r2, r3
   835c4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   835c6:	4648      	mov	r0, r9
   835c8:	69e1      	ldr	r1, [r4, #28]
   835ca:	4652      	mov	r2, sl
   835cc:	47b8      	blx	r7
   835ce:	2800      	cmp	r0, #0
   835d0:	f77f af31 	ble.w	83436 <__sfvwrite_r+0xfa>
   835d4:	4602      	mov	r2, r0
   835d6:	e710      	b.n	833fa <__sfvwrite_r+0xbe>
   835d8:	4662      	mov	r2, ip
   835da:	4659      	mov	r1, fp
   835dc:	f8cd c000 	str.w	ip, [sp]
   835e0:	f000 fbc4 	bl	83d6c <memmove>
   835e4:	f8dd c000 	ldr.w	ip, [sp]
   835e8:	6823      	ldr	r3, [r4, #0]
   835ea:	4648      	mov	r0, r9
   835ec:	4463      	add	r3, ip
   835ee:	6023      	str	r3, [r4, #0]
   835f0:	4621      	mov	r1, r4
   835f2:	f8cd c000 	str.w	ip, [sp]
   835f6:	f7ff fc75 	bl	82ee4 <_fflush_r>
   835fa:	f8dd c000 	ldr.w	ip, [sp]
   835fe:	2800      	cmp	r0, #0
   83600:	f47f af19 	bne.w	83436 <__sfvwrite_r+0xfa>
   83604:	4667      	mov	r7, ip
   83606:	e743      	b.n	83490 <__sfvwrite_r+0x154>
   83608:	4648      	mov	r0, r9
   8360a:	f8cd c000 	str.w	ip, [sp]
   8360e:	f000 fc17 	bl	83e40 <_realloc_r>
   83612:	f8dd c000 	ldr.w	ip, [sp]
   83616:	4683      	mov	fp, r0
   83618:	2800      	cmp	r0, #0
   8361a:	d1be      	bne.n	8359a <__sfvwrite_r+0x25e>
   8361c:	4648      	mov	r0, r9
   8361e:	6921      	ldr	r1, [r4, #16]
   83620:	f7ff fdc0 	bl	831a4 <_free_r>
   83624:	89a3      	ldrh	r3, [r4, #12]
   83626:	220c      	movs	r2, #12
   83628:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8362c:	b29b      	uxth	r3, r3
   8362e:	f8c9 2000 	str.w	r2, [r9]
   83632:	e701      	b.n	83438 <__sfvwrite_r+0xfc>
   83634:	2701      	movs	r7, #1
   83636:	f108 0a01 	add.w	sl, r8, #1
   8363a:	9701      	str	r7, [sp, #4]
   8363c:	e70e      	b.n	8345c <__sfvwrite_r+0x120>
   8363e:	f04f 30ff 	mov.w	r0, #4294967295
   83642:	e6aa      	b.n	8339a <__sfvwrite_r+0x5e>
   83644:	230c      	movs	r3, #12
   83646:	f8c9 3000 	str.w	r3, [r9]
   8364a:	89a3      	ldrh	r3, [r4, #12]
   8364c:	e6f4      	b.n	83438 <__sfvwrite_r+0xfc>
   8364e:	bf00      	nop
   83650:	7ffffc00 	.word	0x7ffffc00

00083654 <_fwalk>:
   83654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83658:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   8365c:	4688      	mov	r8, r1
   8365e:	d019      	beq.n	83694 <_fwalk+0x40>
   83660:	2600      	movs	r6, #0
   83662:	687d      	ldr	r5, [r7, #4]
   83664:	68bc      	ldr	r4, [r7, #8]
   83666:	3d01      	subs	r5, #1
   83668:	d40e      	bmi.n	83688 <_fwalk+0x34>
   8366a:	89a3      	ldrh	r3, [r4, #12]
   8366c:	3d01      	subs	r5, #1
   8366e:	2b01      	cmp	r3, #1
   83670:	d906      	bls.n	83680 <_fwalk+0x2c>
   83672:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   83676:	4620      	mov	r0, r4
   83678:	3301      	adds	r3, #1
   8367a:	d001      	beq.n	83680 <_fwalk+0x2c>
   8367c:	47c0      	blx	r8
   8367e:	4306      	orrs	r6, r0
   83680:	1c6b      	adds	r3, r5, #1
   83682:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83686:	d1f0      	bne.n	8366a <_fwalk+0x16>
   83688:	683f      	ldr	r7, [r7, #0]
   8368a:	2f00      	cmp	r7, #0
   8368c:	d1e9      	bne.n	83662 <_fwalk+0xe>
   8368e:	4630      	mov	r0, r6
   83690:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83694:	463e      	mov	r6, r7
   83696:	4630      	mov	r0, r6
   83698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0008369c <__locale_charset>:
   8369c:	4800      	ldr	r0, [pc, #0]	; (836a0 <__locale_charset+0x4>)
   8369e:	4770      	bx	lr
   836a0:	2007056c 	.word	0x2007056c

000836a4 <__locale_mb_cur_max>:
   836a4:	4b01      	ldr	r3, [pc, #4]	; (836ac <__locale_mb_cur_max+0x8>)
   836a6:	6818      	ldr	r0, [r3, #0]
   836a8:	4770      	bx	lr
   836aa:	bf00      	nop
   836ac:	2007058c 	.word	0x2007058c

000836b0 <__smakebuf_r>:
   836b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   836b2:	898b      	ldrh	r3, [r1, #12]
   836b4:	b091      	sub	sp, #68	; 0x44
   836b6:	b29a      	uxth	r2, r3
   836b8:	0796      	lsls	r6, r2, #30
   836ba:	460c      	mov	r4, r1
   836bc:	4605      	mov	r5, r0
   836be:	d437      	bmi.n	83730 <__smakebuf_r+0x80>
   836c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   836c4:	2900      	cmp	r1, #0
   836c6:	db17      	blt.n	836f8 <__smakebuf_r+0x48>
   836c8:	aa01      	add	r2, sp, #4
   836ca:	f000 ff39 	bl	84540 <_fstat_r>
   836ce:	2800      	cmp	r0, #0
   836d0:	db10      	blt.n	836f4 <__smakebuf_r+0x44>
   836d2:	9b02      	ldr	r3, [sp, #8]
   836d4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   836d8:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   836dc:	424f      	negs	r7, r1
   836de:	414f      	adcs	r7, r1
   836e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   836e4:	d02c      	beq.n	83740 <__smakebuf_r+0x90>
   836e6:	89a3      	ldrh	r3, [r4, #12]
   836e8:	f44f 6680 	mov.w	r6, #1024	; 0x400
   836ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   836f0:	81a3      	strh	r3, [r4, #12]
   836f2:	e00b      	b.n	8370c <__smakebuf_r+0x5c>
   836f4:	89a3      	ldrh	r3, [r4, #12]
   836f6:	b29a      	uxth	r2, r3
   836f8:	f012 0f80 	tst.w	r2, #128	; 0x80
   836fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83700:	81a3      	strh	r3, [r4, #12]
   83702:	bf14      	ite	ne
   83704:	2640      	movne	r6, #64	; 0x40
   83706:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8370a:	2700      	movs	r7, #0
   8370c:	4628      	mov	r0, r5
   8370e:	4631      	mov	r1, r6
   83710:	f000 f846 	bl	837a0 <_malloc_r>
   83714:	89a3      	ldrh	r3, [r4, #12]
   83716:	2800      	cmp	r0, #0
   83718:	d029      	beq.n	8376e <__smakebuf_r+0xbe>
   8371a:	4a1b      	ldr	r2, [pc, #108]	; (83788 <__smakebuf_r+0xd8>)
   8371c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   83720:	63ea      	str	r2, [r5, #60]	; 0x3c
   83722:	81a3      	strh	r3, [r4, #12]
   83724:	6020      	str	r0, [r4, #0]
   83726:	6120      	str	r0, [r4, #16]
   83728:	6166      	str	r6, [r4, #20]
   8372a:	b9a7      	cbnz	r7, 83756 <__smakebuf_r+0xa6>
   8372c:	b011      	add	sp, #68	; 0x44
   8372e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83730:	f101 0343 	add.w	r3, r1, #67	; 0x43
   83734:	2201      	movs	r2, #1
   83736:	600b      	str	r3, [r1, #0]
   83738:	610b      	str	r3, [r1, #16]
   8373a:	614a      	str	r2, [r1, #20]
   8373c:	b011      	add	sp, #68	; 0x44
   8373e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83740:	4a12      	ldr	r2, [pc, #72]	; (8378c <__smakebuf_r+0xdc>)
   83742:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   83744:	4293      	cmp	r3, r2
   83746:	d1ce      	bne.n	836e6 <__smakebuf_r+0x36>
   83748:	89a3      	ldrh	r3, [r4, #12]
   8374a:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8374e:	4333      	orrs	r3, r6
   83750:	81a3      	strh	r3, [r4, #12]
   83752:	64e6      	str	r6, [r4, #76]	; 0x4c
   83754:	e7da      	b.n	8370c <__smakebuf_r+0x5c>
   83756:	4628      	mov	r0, r5
   83758:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8375c:	f000 ff04 	bl	84568 <_isatty_r>
   83760:	2800      	cmp	r0, #0
   83762:	d0e3      	beq.n	8372c <__smakebuf_r+0x7c>
   83764:	89a3      	ldrh	r3, [r4, #12]
   83766:	f043 0301 	orr.w	r3, r3, #1
   8376a:	81a3      	strh	r3, [r4, #12]
   8376c:	e7de      	b.n	8372c <__smakebuf_r+0x7c>
   8376e:	059a      	lsls	r2, r3, #22
   83770:	d4dc      	bmi.n	8372c <__smakebuf_r+0x7c>
   83772:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83776:	f043 0302 	orr.w	r3, r3, #2
   8377a:	2101      	movs	r1, #1
   8377c:	81a3      	strh	r3, [r4, #12]
   8377e:	6022      	str	r2, [r4, #0]
   83780:	6122      	str	r2, [r4, #16]
   83782:	6161      	str	r1, [r4, #20]
   83784:	e7d2      	b.n	8372c <__smakebuf_r+0x7c>
   83786:	bf00      	nop
   83788:	00082f11 	.word	0x00082f11
   8378c:	00084281 	.word	0x00084281

00083790 <malloc>:
   83790:	4b02      	ldr	r3, [pc, #8]	; (8379c <malloc+0xc>)
   83792:	4601      	mov	r1, r0
   83794:	6818      	ldr	r0, [r3, #0]
   83796:	f000 b803 	b.w	837a0 <_malloc_r>
   8379a:	bf00      	nop
   8379c:	20070568 	.word	0x20070568

000837a0 <_malloc_r>:
   837a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   837a4:	f101 050b 	add.w	r5, r1, #11
   837a8:	2d16      	cmp	r5, #22
   837aa:	b083      	sub	sp, #12
   837ac:	4606      	mov	r6, r0
   837ae:	d927      	bls.n	83800 <_malloc_r+0x60>
   837b0:	f035 0507 	bics.w	r5, r5, #7
   837b4:	d427      	bmi.n	83806 <_malloc_r+0x66>
   837b6:	42a9      	cmp	r1, r5
   837b8:	d825      	bhi.n	83806 <_malloc_r+0x66>
   837ba:	4630      	mov	r0, r6
   837bc:	f000 fb3c 	bl	83e38 <__malloc_lock>
   837c0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   837c4:	d226      	bcs.n	83814 <_malloc_r+0x74>
   837c6:	4fc1      	ldr	r7, [pc, #772]	; (83acc <_malloc_r+0x32c>)
   837c8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   837cc:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   837d0:	68dc      	ldr	r4, [r3, #12]
   837d2:	429c      	cmp	r4, r3
   837d4:	f000 81d2 	beq.w	83b7c <_malloc_r+0x3dc>
   837d8:	6863      	ldr	r3, [r4, #4]
   837da:	68e2      	ldr	r2, [r4, #12]
   837dc:	f023 0303 	bic.w	r3, r3, #3
   837e0:	4423      	add	r3, r4
   837e2:	6858      	ldr	r0, [r3, #4]
   837e4:	68a1      	ldr	r1, [r4, #8]
   837e6:	f040 0501 	orr.w	r5, r0, #1
   837ea:	60ca      	str	r2, [r1, #12]
   837ec:	4630      	mov	r0, r6
   837ee:	6091      	str	r1, [r2, #8]
   837f0:	605d      	str	r5, [r3, #4]
   837f2:	f000 fb23 	bl	83e3c <__malloc_unlock>
   837f6:	3408      	adds	r4, #8
   837f8:	4620      	mov	r0, r4
   837fa:	b003      	add	sp, #12
   837fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83800:	2510      	movs	r5, #16
   83802:	42a9      	cmp	r1, r5
   83804:	d9d9      	bls.n	837ba <_malloc_r+0x1a>
   83806:	2400      	movs	r4, #0
   83808:	230c      	movs	r3, #12
   8380a:	4620      	mov	r0, r4
   8380c:	6033      	str	r3, [r6, #0]
   8380e:	b003      	add	sp, #12
   83810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83814:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   83818:	f000 8089 	beq.w	8392e <_malloc_r+0x18e>
   8381c:	f1bc 0f04 	cmp.w	ip, #4
   83820:	f200 8160 	bhi.w	83ae4 <_malloc_r+0x344>
   83824:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   83828:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   8382c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83830:	4fa6      	ldr	r7, [pc, #664]	; (83acc <_malloc_r+0x32c>)
   83832:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   83836:	68cc      	ldr	r4, [r1, #12]
   83838:	42a1      	cmp	r1, r4
   8383a:	d105      	bne.n	83848 <_malloc_r+0xa8>
   8383c:	e00c      	b.n	83858 <_malloc_r+0xb8>
   8383e:	2b00      	cmp	r3, #0
   83840:	da79      	bge.n	83936 <_malloc_r+0x196>
   83842:	68e4      	ldr	r4, [r4, #12]
   83844:	42a1      	cmp	r1, r4
   83846:	d007      	beq.n	83858 <_malloc_r+0xb8>
   83848:	6862      	ldr	r2, [r4, #4]
   8384a:	f022 0203 	bic.w	r2, r2, #3
   8384e:	1b53      	subs	r3, r2, r5
   83850:	2b0f      	cmp	r3, #15
   83852:	ddf4      	ble.n	8383e <_malloc_r+0x9e>
   83854:	f10c 3cff 	add.w	ip, ip, #4294967295
   83858:	f10c 0c01 	add.w	ip, ip, #1
   8385c:	4b9b      	ldr	r3, [pc, #620]	; (83acc <_malloc_r+0x32c>)
   8385e:	693c      	ldr	r4, [r7, #16]
   83860:	f103 0e08 	add.w	lr, r3, #8
   83864:	4574      	cmp	r4, lr
   83866:	f000 817e 	beq.w	83b66 <_malloc_r+0x3c6>
   8386a:	6861      	ldr	r1, [r4, #4]
   8386c:	f021 0103 	bic.w	r1, r1, #3
   83870:	1b4a      	subs	r2, r1, r5
   83872:	2a0f      	cmp	r2, #15
   83874:	f300 8164 	bgt.w	83b40 <_malloc_r+0x3a0>
   83878:	2a00      	cmp	r2, #0
   8387a:	f8c3 e014 	str.w	lr, [r3, #20]
   8387e:	f8c3 e010 	str.w	lr, [r3, #16]
   83882:	da69      	bge.n	83958 <_malloc_r+0x1b8>
   83884:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   83888:	f080 813a 	bcs.w	83b00 <_malloc_r+0x360>
   8388c:	08c9      	lsrs	r1, r1, #3
   8388e:	108a      	asrs	r2, r1, #2
   83890:	f04f 0801 	mov.w	r8, #1
   83894:	fa08 f802 	lsl.w	r8, r8, r2
   83898:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   8389c:	685a      	ldr	r2, [r3, #4]
   8389e:	6888      	ldr	r0, [r1, #8]
   838a0:	ea48 0202 	orr.w	r2, r8, r2
   838a4:	60a0      	str	r0, [r4, #8]
   838a6:	60e1      	str	r1, [r4, #12]
   838a8:	605a      	str	r2, [r3, #4]
   838aa:	608c      	str	r4, [r1, #8]
   838ac:	60c4      	str	r4, [r0, #12]
   838ae:	ea4f 03ac 	mov.w	r3, ip, asr #2
   838b2:	2001      	movs	r0, #1
   838b4:	4098      	lsls	r0, r3
   838b6:	4290      	cmp	r0, r2
   838b8:	d85b      	bhi.n	83972 <_malloc_r+0x1d2>
   838ba:	4202      	tst	r2, r0
   838bc:	d106      	bne.n	838cc <_malloc_r+0x12c>
   838be:	f02c 0c03 	bic.w	ip, ip, #3
   838c2:	0040      	lsls	r0, r0, #1
   838c4:	4202      	tst	r2, r0
   838c6:	f10c 0c04 	add.w	ip, ip, #4
   838ca:	d0fa      	beq.n	838c2 <_malloc_r+0x122>
   838cc:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   838d0:	4644      	mov	r4, r8
   838d2:	46e1      	mov	r9, ip
   838d4:	68e3      	ldr	r3, [r4, #12]
   838d6:	429c      	cmp	r4, r3
   838d8:	d107      	bne.n	838ea <_malloc_r+0x14a>
   838da:	e146      	b.n	83b6a <_malloc_r+0x3ca>
   838dc:	2a00      	cmp	r2, #0
   838de:	f280 8157 	bge.w	83b90 <_malloc_r+0x3f0>
   838e2:	68db      	ldr	r3, [r3, #12]
   838e4:	429c      	cmp	r4, r3
   838e6:	f000 8140 	beq.w	83b6a <_malloc_r+0x3ca>
   838ea:	6859      	ldr	r1, [r3, #4]
   838ec:	f021 0103 	bic.w	r1, r1, #3
   838f0:	1b4a      	subs	r2, r1, r5
   838f2:	2a0f      	cmp	r2, #15
   838f4:	ddf2      	ble.n	838dc <_malloc_r+0x13c>
   838f6:	461c      	mov	r4, r3
   838f8:	f854 cf08 	ldr.w	ip, [r4, #8]!
   838fc:	68d9      	ldr	r1, [r3, #12]
   838fe:	f045 0901 	orr.w	r9, r5, #1
   83902:	f042 0801 	orr.w	r8, r2, #1
   83906:	441d      	add	r5, r3
   83908:	f8c3 9004 	str.w	r9, [r3, #4]
   8390c:	4630      	mov	r0, r6
   8390e:	f8cc 100c 	str.w	r1, [ip, #12]
   83912:	f8c1 c008 	str.w	ip, [r1, #8]
   83916:	617d      	str	r5, [r7, #20]
   83918:	613d      	str	r5, [r7, #16]
   8391a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8391e:	f8c5 e008 	str.w	lr, [r5, #8]
   83922:	f8c5 8004 	str.w	r8, [r5, #4]
   83926:	50aa      	str	r2, [r5, r2]
   83928:	f000 fa88 	bl	83e3c <__malloc_unlock>
   8392c:	e764      	b.n	837f8 <_malloc_r+0x58>
   8392e:	217e      	movs	r1, #126	; 0x7e
   83930:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   83934:	e77c      	b.n	83830 <_malloc_r+0x90>
   83936:	4422      	add	r2, r4
   83938:	6850      	ldr	r0, [r2, #4]
   8393a:	68e3      	ldr	r3, [r4, #12]
   8393c:	68a1      	ldr	r1, [r4, #8]
   8393e:	f040 0501 	orr.w	r5, r0, #1
   83942:	60cb      	str	r3, [r1, #12]
   83944:	4630      	mov	r0, r6
   83946:	6099      	str	r1, [r3, #8]
   83948:	6055      	str	r5, [r2, #4]
   8394a:	f000 fa77 	bl	83e3c <__malloc_unlock>
   8394e:	3408      	adds	r4, #8
   83950:	4620      	mov	r0, r4
   83952:	b003      	add	sp, #12
   83954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83958:	4421      	add	r1, r4
   8395a:	684b      	ldr	r3, [r1, #4]
   8395c:	4630      	mov	r0, r6
   8395e:	f043 0301 	orr.w	r3, r3, #1
   83962:	604b      	str	r3, [r1, #4]
   83964:	f000 fa6a 	bl	83e3c <__malloc_unlock>
   83968:	3408      	adds	r4, #8
   8396a:	4620      	mov	r0, r4
   8396c:	b003      	add	sp, #12
   8396e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83972:	68bc      	ldr	r4, [r7, #8]
   83974:	6863      	ldr	r3, [r4, #4]
   83976:	f023 0903 	bic.w	r9, r3, #3
   8397a:	45a9      	cmp	r9, r5
   8397c:	d304      	bcc.n	83988 <_malloc_r+0x1e8>
   8397e:	ebc5 0309 	rsb	r3, r5, r9
   83982:	2b0f      	cmp	r3, #15
   83984:	f300 8091 	bgt.w	83aaa <_malloc_r+0x30a>
   83988:	4b51      	ldr	r3, [pc, #324]	; (83ad0 <_malloc_r+0x330>)
   8398a:	4a52      	ldr	r2, [pc, #328]	; (83ad4 <_malloc_r+0x334>)
   8398c:	6819      	ldr	r1, [r3, #0]
   8398e:	6813      	ldr	r3, [r2, #0]
   83990:	eb05 0a01 	add.w	sl, r5, r1
   83994:	3301      	adds	r3, #1
   83996:	eb04 0b09 	add.w	fp, r4, r9
   8399a:	f000 8161 	beq.w	83c60 <_malloc_r+0x4c0>
   8399e:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   839a2:	f10a 0a0f 	add.w	sl, sl, #15
   839a6:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   839aa:	f02a 0a0f 	bic.w	sl, sl, #15
   839ae:	4630      	mov	r0, r6
   839b0:	4651      	mov	r1, sl
   839b2:	9201      	str	r2, [sp, #4]
   839b4:	f000 fc24 	bl	84200 <_sbrk_r>
   839b8:	f1b0 3fff 	cmp.w	r0, #4294967295
   839bc:	4680      	mov	r8, r0
   839be:	9a01      	ldr	r2, [sp, #4]
   839c0:	f000 8101 	beq.w	83bc6 <_malloc_r+0x426>
   839c4:	4583      	cmp	fp, r0
   839c6:	f200 80fb 	bhi.w	83bc0 <_malloc_r+0x420>
   839ca:	f8df c114 	ldr.w	ip, [pc, #276]	; 83ae0 <_malloc_r+0x340>
   839ce:	45c3      	cmp	fp, r8
   839d0:	f8dc 3000 	ldr.w	r3, [ip]
   839d4:	4453      	add	r3, sl
   839d6:	f8cc 3000 	str.w	r3, [ip]
   839da:	f000 814a 	beq.w	83c72 <_malloc_r+0x4d2>
   839de:	6812      	ldr	r2, [r2, #0]
   839e0:	493c      	ldr	r1, [pc, #240]	; (83ad4 <_malloc_r+0x334>)
   839e2:	3201      	adds	r2, #1
   839e4:	bf1b      	ittet	ne
   839e6:	ebcb 0b08 	rsbne	fp, fp, r8
   839ea:	445b      	addne	r3, fp
   839ec:	f8c1 8000 	streq.w	r8, [r1]
   839f0:	f8cc 3000 	strne.w	r3, [ip]
   839f4:	f018 0307 	ands.w	r3, r8, #7
   839f8:	f000 8114 	beq.w	83c24 <_malloc_r+0x484>
   839fc:	f1c3 0208 	rsb	r2, r3, #8
   83a00:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   83a04:	4490      	add	r8, r2
   83a06:	3308      	adds	r3, #8
   83a08:	44c2      	add	sl, r8
   83a0a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   83a0e:	ebca 0a03 	rsb	sl, sl, r3
   83a12:	4651      	mov	r1, sl
   83a14:	4630      	mov	r0, r6
   83a16:	f8cd c004 	str.w	ip, [sp, #4]
   83a1a:	f000 fbf1 	bl	84200 <_sbrk_r>
   83a1e:	1c43      	adds	r3, r0, #1
   83a20:	f8dd c004 	ldr.w	ip, [sp, #4]
   83a24:	f000 8135 	beq.w	83c92 <_malloc_r+0x4f2>
   83a28:	ebc8 0200 	rsb	r2, r8, r0
   83a2c:	4452      	add	r2, sl
   83a2e:	f042 0201 	orr.w	r2, r2, #1
   83a32:	f8dc 3000 	ldr.w	r3, [ip]
   83a36:	42bc      	cmp	r4, r7
   83a38:	4453      	add	r3, sl
   83a3a:	f8c7 8008 	str.w	r8, [r7, #8]
   83a3e:	f8cc 3000 	str.w	r3, [ip]
   83a42:	f8c8 2004 	str.w	r2, [r8, #4]
   83a46:	f8df a098 	ldr.w	sl, [pc, #152]	; 83ae0 <_malloc_r+0x340>
   83a4a:	d015      	beq.n	83a78 <_malloc_r+0x2d8>
   83a4c:	f1b9 0f0f 	cmp.w	r9, #15
   83a50:	f240 80eb 	bls.w	83c2a <_malloc_r+0x48a>
   83a54:	6861      	ldr	r1, [r4, #4]
   83a56:	f1a9 020c 	sub.w	r2, r9, #12
   83a5a:	f022 0207 	bic.w	r2, r2, #7
   83a5e:	f001 0101 	and.w	r1, r1, #1
   83a62:	ea42 0e01 	orr.w	lr, r2, r1
   83a66:	2005      	movs	r0, #5
   83a68:	18a1      	adds	r1, r4, r2
   83a6a:	2a0f      	cmp	r2, #15
   83a6c:	f8c4 e004 	str.w	lr, [r4, #4]
   83a70:	6048      	str	r0, [r1, #4]
   83a72:	6088      	str	r0, [r1, #8]
   83a74:	f200 8111 	bhi.w	83c9a <_malloc_r+0x4fa>
   83a78:	4a17      	ldr	r2, [pc, #92]	; (83ad8 <_malloc_r+0x338>)
   83a7a:	68bc      	ldr	r4, [r7, #8]
   83a7c:	6811      	ldr	r1, [r2, #0]
   83a7e:	428b      	cmp	r3, r1
   83a80:	bf88      	it	hi
   83a82:	6013      	strhi	r3, [r2, #0]
   83a84:	4a15      	ldr	r2, [pc, #84]	; (83adc <_malloc_r+0x33c>)
   83a86:	6811      	ldr	r1, [r2, #0]
   83a88:	428b      	cmp	r3, r1
   83a8a:	bf88      	it	hi
   83a8c:	6013      	strhi	r3, [r2, #0]
   83a8e:	6862      	ldr	r2, [r4, #4]
   83a90:	f022 0203 	bic.w	r2, r2, #3
   83a94:	4295      	cmp	r5, r2
   83a96:	ebc5 0302 	rsb	r3, r5, r2
   83a9a:	d801      	bhi.n	83aa0 <_malloc_r+0x300>
   83a9c:	2b0f      	cmp	r3, #15
   83a9e:	dc04      	bgt.n	83aaa <_malloc_r+0x30a>
   83aa0:	4630      	mov	r0, r6
   83aa2:	f000 f9cb 	bl	83e3c <__malloc_unlock>
   83aa6:	2400      	movs	r4, #0
   83aa8:	e6a6      	b.n	837f8 <_malloc_r+0x58>
   83aaa:	f045 0201 	orr.w	r2, r5, #1
   83aae:	f043 0301 	orr.w	r3, r3, #1
   83ab2:	4425      	add	r5, r4
   83ab4:	6062      	str	r2, [r4, #4]
   83ab6:	4630      	mov	r0, r6
   83ab8:	60bd      	str	r5, [r7, #8]
   83aba:	606b      	str	r3, [r5, #4]
   83abc:	f000 f9be 	bl	83e3c <__malloc_unlock>
   83ac0:	3408      	adds	r4, #8
   83ac2:	4620      	mov	r0, r4
   83ac4:	b003      	add	sp, #12
   83ac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83aca:	bf00      	nop
   83acc:	20070590 	.word	0x20070590
   83ad0:	20070b54 	.word	0x20070b54
   83ad4:	2007099c 	.word	0x2007099c
   83ad8:	20070b50 	.word	0x20070b50
   83adc:	20070b4c 	.word	0x20070b4c
   83ae0:	20070b58 	.word	0x20070b58
   83ae4:	f1bc 0f14 	cmp.w	ip, #20
   83ae8:	d961      	bls.n	83bae <_malloc_r+0x40e>
   83aea:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   83aee:	f200 808f 	bhi.w	83c10 <_malloc_r+0x470>
   83af2:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   83af6:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   83afa:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83afe:	e697      	b.n	83830 <_malloc_r+0x90>
   83b00:	0a4b      	lsrs	r3, r1, #9
   83b02:	2b04      	cmp	r3, #4
   83b04:	d958      	bls.n	83bb8 <_malloc_r+0x418>
   83b06:	2b14      	cmp	r3, #20
   83b08:	f200 80ad 	bhi.w	83c66 <_malloc_r+0x4c6>
   83b0c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   83b10:	0050      	lsls	r0, r2, #1
   83b12:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   83b16:	6883      	ldr	r3, [r0, #8]
   83b18:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 83cd4 <_malloc_r+0x534>
   83b1c:	4283      	cmp	r3, r0
   83b1e:	f000 808a 	beq.w	83c36 <_malloc_r+0x496>
   83b22:	685a      	ldr	r2, [r3, #4]
   83b24:	f022 0203 	bic.w	r2, r2, #3
   83b28:	4291      	cmp	r1, r2
   83b2a:	d202      	bcs.n	83b32 <_malloc_r+0x392>
   83b2c:	689b      	ldr	r3, [r3, #8]
   83b2e:	4298      	cmp	r0, r3
   83b30:	d1f7      	bne.n	83b22 <_malloc_r+0x382>
   83b32:	68d9      	ldr	r1, [r3, #12]
   83b34:	687a      	ldr	r2, [r7, #4]
   83b36:	60e1      	str	r1, [r4, #12]
   83b38:	60a3      	str	r3, [r4, #8]
   83b3a:	608c      	str	r4, [r1, #8]
   83b3c:	60dc      	str	r4, [r3, #12]
   83b3e:	e6b6      	b.n	838ae <_malloc_r+0x10e>
   83b40:	f045 0701 	orr.w	r7, r5, #1
   83b44:	f042 0101 	orr.w	r1, r2, #1
   83b48:	4425      	add	r5, r4
   83b4a:	6067      	str	r7, [r4, #4]
   83b4c:	4630      	mov	r0, r6
   83b4e:	615d      	str	r5, [r3, #20]
   83b50:	611d      	str	r5, [r3, #16]
   83b52:	f8c5 e00c 	str.w	lr, [r5, #12]
   83b56:	f8c5 e008 	str.w	lr, [r5, #8]
   83b5a:	6069      	str	r1, [r5, #4]
   83b5c:	50aa      	str	r2, [r5, r2]
   83b5e:	3408      	adds	r4, #8
   83b60:	f000 f96c 	bl	83e3c <__malloc_unlock>
   83b64:	e648      	b.n	837f8 <_malloc_r+0x58>
   83b66:	685a      	ldr	r2, [r3, #4]
   83b68:	e6a1      	b.n	838ae <_malloc_r+0x10e>
   83b6a:	f109 0901 	add.w	r9, r9, #1
   83b6e:	f019 0f03 	tst.w	r9, #3
   83b72:	f104 0408 	add.w	r4, r4, #8
   83b76:	f47f aead 	bne.w	838d4 <_malloc_r+0x134>
   83b7a:	e02d      	b.n	83bd8 <_malloc_r+0x438>
   83b7c:	f104 0308 	add.w	r3, r4, #8
   83b80:	6964      	ldr	r4, [r4, #20]
   83b82:	42a3      	cmp	r3, r4
   83b84:	bf08      	it	eq
   83b86:	f10c 0c02 	addeq.w	ip, ip, #2
   83b8a:	f43f ae67 	beq.w	8385c <_malloc_r+0xbc>
   83b8e:	e623      	b.n	837d8 <_malloc_r+0x38>
   83b90:	4419      	add	r1, r3
   83b92:	6848      	ldr	r0, [r1, #4]
   83b94:	461c      	mov	r4, r3
   83b96:	f854 2f08 	ldr.w	r2, [r4, #8]!
   83b9a:	68db      	ldr	r3, [r3, #12]
   83b9c:	f040 0501 	orr.w	r5, r0, #1
   83ba0:	604d      	str	r5, [r1, #4]
   83ba2:	4630      	mov	r0, r6
   83ba4:	60d3      	str	r3, [r2, #12]
   83ba6:	609a      	str	r2, [r3, #8]
   83ba8:	f000 f948 	bl	83e3c <__malloc_unlock>
   83bac:	e624      	b.n	837f8 <_malloc_r+0x58>
   83bae:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   83bb2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83bb6:	e63b      	b.n	83830 <_malloc_r+0x90>
   83bb8:	098a      	lsrs	r2, r1, #6
   83bba:	3238      	adds	r2, #56	; 0x38
   83bbc:	0050      	lsls	r0, r2, #1
   83bbe:	e7a8      	b.n	83b12 <_malloc_r+0x372>
   83bc0:	42bc      	cmp	r4, r7
   83bc2:	f43f af02 	beq.w	839ca <_malloc_r+0x22a>
   83bc6:	68bc      	ldr	r4, [r7, #8]
   83bc8:	6862      	ldr	r2, [r4, #4]
   83bca:	f022 0203 	bic.w	r2, r2, #3
   83bce:	e761      	b.n	83a94 <_malloc_r+0x2f4>
   83bd0:	f8d8 8000 	ldr.w	r8, [r8]
   83bd4:	4598      	cmp	r8, r3
   83bd6:	d17a      	bne.n	83cce <_malloc_r+0x52e>
   83bd8:	f01c 0f03 	tst.w	ip, #3
   83bdc:	f1a8 0308 	sub.w	r3, r8, #8
   83be0:	f10c 3cff 	add.w	ip, ip, #4294967295
   83be4:	d1f4      	bne.n	83bd0 <_malloc_r+0x430>
   83be6:	687b      	ldr	r3, [r7, #4]
   83be8:	ea23 0300 	bic.w	r3, r3, r0
   83bec:	607b      	str	r3, [r7, #4]
   83bee:	0040      	lsls	r0, r0, #1
   83bf0:	4298      	cmp	r0, r3
   83bf2:	f63f aebe 	bhi.w	83972 <_malloc_r+0x1d2>
   83bf6:	2800      	cmp	r0, #0
   83bf8:	f43f aebb 	beq.w	83972 <_malloc_r+0x1d2>
   83bfc:	4203      	tst	r3, r0
   83bfe:	46cc      	mov	ip, r9
   83c00:	f47f ae64 	bne.w	838cc <_malloc_r+0x12c>
   83c04:	0040      	lsls	r0, r0, #1
   83c06:	4203      	tst	r3, r0
   83c08:	f10c 0c04 	add.w	ip, ip, #4
   83c0c:	d0fa      	beq.n	83c04 <_malloc_r+0x464>
   83c0e:	e65d      	b.n	838cc <_malloc_r+0x12c>
   83c10:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   83c14:	d819      	bhi.n	83c4a <_malloc_r+0x4aa>
   83c16:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   83c1a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   83c1e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83c22:	e605      	b.n	83830 <_malloc_r+0x90>
   83c24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   83c28:	e6ee      	b.n	83a08 <_malloc_r+0x268>
   83c2a:	2301      	movs	r3, #1
   83c2c:	f8c8 3004 	str.w	r3, [r8, #4]
   83c30:	4644      	mov	r4, r8
   83c32:	2200      	movs	r2, #0
   83c34:	e72e      	b.n	83a94 <_malloc_r+0x2f4>
   83c36:	1092      	asrs	r2, r2, #2
   83c38:	2001      	movs	r0, #1
   83c3a:	4090      	lsls	r0, r2
   83c3c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   83c40:	4619      	mov	r1, r3
   83c42:	4302      	orrs	r2, r0
   83c44:	f8c8 2004 	str.w	r2, [r8, #4]
   83c48:	e775      	b.n	83b36 <_malloc_r+0x396>
   83c4a:	f240 5354 	movw	r3, #1364	; 0x554
   83c4e:	459c      	cmp	ip, r3
   83c50:	d81b      	bhi.n	83c8a <_malloc_r+0x4ea>
   83c52:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   83c56:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   83c5a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   83c5e:	e5e7      	b.n	83830 <_malloc_r+0x90>
   83c60:	f10a 0a10 	add.w	sl, sl, #16
   83c64:	e6a3      	b.n	839ae <_malloc_r+0x20e>
   83c66:	2b54      	cmp	r3, #84	; 0x54
   83c68:	d81f      	bhi.n	83caa <_malloc_r+0x50a>
   83c6a:	0b0a      	lsrs	r2, r1, #12
   83c6c:	326e      	adds	r2, #110	; 0x6e
   83c6e:	0050      	lsls	r0, r2, #1
   83c70:	e74f      	b.n	83b12 <_malloc_r+0x372>
   83c72:	f3cb 010b 	ubfx	r1, fp, #0, #12
   83c76:	2900      	cmp	r1, #0
   83c78:	f47f aeb1 	bne.w	839de <_malloc_r+0x23e>
   83c7c:	eb0a 0109 	add.w	r1, sl, r9
   83c80:	68ba      	ldr	r2, [r7, #8]
   83c82:	f041 0101 	orr.w	r1, r1, #1
   83c86:	6051      	str	r1, [r2, #4]
   83c88:	e6f6      	b.n	83a78 <_malloc_r+0x2d8>
   83c8a:	21fc      	movs	r1, #252	; 0xfc
   83c8c:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   83c90:	e5ce      	b.n	83830 <_malloc_r+0x90>
   83c92:	2201      	movs	r2, #1
   83c94:	f04f 0a00 	mov.w	sl, #0
   83c98:	e6cb      	b.n	83a32 <_malloc_r+0x292>
   83c9a:	f104 0108 	add.w	r1, r4, #8
   83c9e:	4630      	mov	r0, r6
   83ca0:	f7ff fa80 	bl	831a4 <_free_r>
   83ca4:	f8da 3000 	ldr.w	r3, [sl]
   83ca8:	e6e6      	b.n	83a78 <_malloc_r+0x2d8>
   83caa:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   83cae:	d803      	bhi.n	83cb8 <_malloc_r+0x518>
   83cb0:	0bca      	lsrs	r2, r1, #15
   83cb2:	3277      	adds	r2, #119	; 0x77
   83cb4:	0050      	lsls	r0, r2, #1
   83cb6:	e72c      	b.n	83b12 <_malloc_r+0x372>
   83cb8:	f240 5254 	movw	r2, #1364	; 0x554
   83cbc:	4293      	cmp	r3, r2
   83cbe:	d803      	bhi.n	83cc8 <_malloc_r+0x528>
   83cc0:	0c8a      	lsrs	r2, r1, #18
   83cc2:	327c      	adds	r2, #124	; 0x7c
   83cc4:	0050      	lsls	r0, r2, #1
   83cc6:	e724      	b.n	83b12 <_malloc_r+0x372>
   83cc8:	20fc      	movs	r0, #252	; 0xfc
   83cca:	227e      	movs	r2, #126	; 0x7e
   83ccc:	e721      	b.n	83b12 <_malloc_r+0x372>
   83cce:	687b      	ldr	r3, [r7, #4]
   83cd0:	e78d      	b.n	83bee <_malloc_r+0x44e>
   83cd2:	bf00      	nop
   83cd4:	20070590 	.word	0x20070590

00083cd8 <memchr>:
   83cd8:	0783      	lsls	r3, r0, #30
   83cda:	b470      	push	{r4, r5, r6}
   83cdc:	b2c9      	uxtb	r1, r1
   83cde:	d040      	beq.n	83d62 <memchr+0x8a>
   83ce0:	1e54      	subs	r4, r2, #1
   83ce2:	b32a      	cbz	r2, 83d30 <memchr+0x58>
   83ce4:	7803      	ldrb	r3, [r0, #0]
   83ce6:	428b      	cmp	r3, r1
   83ce8:	d023      	beq.n	83d32 <memchr+0x5a>
   83cea:	1c43      	adds	r3, r0, #1
   83cec:	e004      	b.n	83cf8 <memchr+0x20>
   83cee:	b1fc      	cbz	r4, 83d30 <memchr+0x58>
   83cf0:	7805      	ldrb	r5, [r0, #0]
   83cf2:	4614      	mov	r4, r2
   83cf4:	428d      	cmp	r5, r1
   83cf6:	d01c      	beq.n	83d32 <memchr+0x5a>
   83cf8:	f013 0f03 	tst.w	r3, #3
   83cfc:	4618      	mov	r0, r3
   83cfe:	f104 32ff 	add.w	r2, r4, #4294967295
   83d02:	f103 0301 	add.w	r3, r3, #1
   83d06:	d1f2      	bne.n	83cee <memchr+0x16>
   83d08:	2c03      	cmp	r4, #3
   83d0a:	d814      	bhi.n	83d36 <memchr+0x5e>
   83d0c:	1e65      	subs	r5, r4, #1
   83d0e:	b354      	cbz	r4, 83d66 <memchr+0x8e>
   83d10:	7803      	ldrb	r3, [r0, #0]
   83d12:	428b      	cmp	r3, r1
   83d14:	d00d      	beq.n	83d32 <memchr+0x5a>
   83d16:	1c42      	adds	r2, r0, #1
   83d18:	2300      	movs	r3, #0
   83d1a:	e002      	b.n	83d22 <memchr+0x4a>
   83d1c:	7804      	ldrb	r4, [r0, #0]
   83d1e:	428c      	cmp	r4, r1
   83d20:	d007      	beq.n	83d32 <memchr+0x5a>
   83d22:	42ab      	cmp	r3, r5
   83d24:	4610      	mov	r0, r2
   83d26:	f103 0301 	add.w	r3, r3, #1
   83d2a:	f102 0201 	add.w	r2, r2, #1
   83d2e:	d1f5      	bne.n	83d1c <memchr+0x44>
   83d30:	2000      	movs	r0, #0
   83d32:	bc70      	pop	{r4, r5, r6}
   83d34:	4770      	bx	lr
   83d36:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   83d3a:	4603      	mov	r3, r0
   83d3c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   83d40:	681a      	ldr	r2, [r3, #0]
   83d42:	4618      	mov	r0, r3
   83d44:	4072      	eors	r2, r6
   83d46:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   83d4a:	ea25 0202 	bic.w	r2, r5, r2
   83d4e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   83d52:	f103 0304 	add.w	r3, r3, #4
   83d56:	d1d9      	bne.n	83d0c <memchr+0x34>
   83d58:	3c04      	subs	r4, #4
   83d5a:	2c03      	cmp	r4, #3
   83d5c:	4618      	mov	r0, r3
   83d5e:	d8ef      	bhi.n	83d40 <memchr+0x68>
   83d60:	e7d4      	b.n	83d0c <memchr+0x34>
   83d62:	4614      	mov	r4, r2
   83d64:	e7d0      	b.n	83d08 <memchr+0x30>
   83d66:	4620      	mov	r0, r4
   83d68:	e7e3      	b.n	83d32 <memchr+0x5a>
   83d6a:	bf00      	nop

00083d6c <memmove>:
   83d6c:	4288      	cmp	r0, r1
   83d6e:	b4f0      	push	{r4, r5, r6, r7}
   83d70:	d910      	bls.n	83d94 <memmove+0x28>
   83d72:	188c      	adds	r4, r1, r2
   83d74:	42a0      	cmp	r0, r4
   83d76:	d20d      	bcs.n	83d94 <memmove+0x28>
   83d78:	1885      	adds	r5, r0, r2
   83d7a:	1e53      	subs	r3, r2, #1
   83d7c:	b142      	cbz	r2, 83d90 <memmove+0x24>
   83d7e:	4621      	mov	r1, r4
   83d80:	462a      	mov	r2, r5
   83d82:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   83d86:	3b01      	subs	r3, #1
   83d88:	f802 4d01 	strb.w	r4, [r2, #-1]!
   83d8c:	1c5c      	adds	r4, r3, #1
   83d8e:	d1f8      	bne.n	83d82 <memmove+0x16>
   83d90:	bcf0      	pop	{r4, r5, r6, r7}
   83d92:	4770      	bx	lr
   83d94:	2a0f      	cmp	r2, #15
   83d96:	d944      	bls.n	83e22 <memmove+0xb6>
   83d98:	ea40 0301 	orr.w	r3, r0, r1
   83d9c:	079b      	lsls	r3, r3, #30
   83d9e:	d144      	bne.n	83e2a <memmove+0xbe>
   83da0:	f1a2 0710 	sub.w	r7, r2, #16
   83da4:	093f      	lsrs	r7, r7, #4
   83da6:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   83daa:	3610      	adds	r6, #16
   83dac:	460c      	mov	r4, r1
   83dae:	4603      	mov	r3, r0
   83db0:	6825      	ldr	r5, [r4, #0]
   83db2:	3310      	adds	r3, #16
   83db4:	f843 5c10 	str.w	r5, [r3, #-16]
   83db8:	6865      	ldr	r5, [r4, #4]
   83dba:	3410      	adds	r4, #16
   83dbc:	f843 5c0c 	str.w	r5, [r3, #-12]
   83dc0:	f854 5c08 	ldr.w	r5, [r4, #-8]
   83dc4:	f843 5c08 	str.w	r5, [r3, #-8]
   83dc8:	f854 5c04 	ldr.w	r5, [r4, #-4]
   83dcc:	f843 5c04 	str.w	r5, [r3, #-4]
   83dd0:	42b3      	cmp	r3, r6
   83dd2:	d1ed      	bne.n	83db0 <memmove+0x44>
   83dd4:	1c7b      	adds	r3, r7, #1
   83dd6:	f002 0c0f 	and.w	ip, r2, #15
   83dda:	011b      	lsls	r3, r3, #4
   83ddc:	f1bc 0f03 	cmp.w	ip, #3
   83de0:	4419      	add	r1, r3
   83de2:	4403      	add	r3, r0
   83de4:	d923      	bls.n	83e2e <memmove+0xc2>
   83de6:	460e      	mov	r6, r1
   83de8:	461d      	mov	r5, r3
   83dea:	4664      	mov	r4, ip
   83dec:	f856 7b04 	ldr.w	r7, [r6], #4
   83df0:	3c04      	subs	r4, #4
   83df2:	2c03      	cmp	r4, #3
   83df4:	f845 7b04 	str.w	r7, [r5], #4
   83df8:	d8f8      	bhi.n	83dec <memmove+0x80>
   83dfa:	f1ac 0404 	sub.w	r4, ip, #4
   83dfe:	f024 0403 	bic.w	r4, r4, #3
   83e02:	3404      	adds	r4, #4
   83e04:	f002 0203 	and.w	r2, r2, #3
   83e08:	4423      	add	r3, r4
   83e0a:	4421      	add	r1, r4
   83e0c:	2a00      	cmp	r2, #0
   83e0e:	d0bf      	beq.n	83d90 <memmove+0x24>
   83e10:	441a      	add	r2, r3
   83e12:	f811 4b01 	ldrb.w	r4, [r1], #1
   83e16:	f803 4b01 	strb.w	r4, [r3], #1
   83e1a:	4293      	cmp	r3, r2
   83e1c:	d1f9      	bne.n	83e12 <memmove+0xa6>
   83e1e:	bcf0      	pop	{r4, r5, r6, r7}
   83e20:	4770      	bx	lr
   83e22:	4603      	mov	r3, r0
   83e24:	2a00      	cmp	r2, #0
   83e26:	d1f3      	bne.n	83e10 <memmove+0xa4>
   83e28:	e7b2      	b.n	83d90 <memmove+0x24>
   83e2a:	4603      	mov	r3, r0
   83e2c:	e7f0      	b.n	83e10 <memmove+0xa4>
   83e2e:	4662      	mov	r2, ip
   83e30:	2a00      	cmp	r2, #0
   83e32:	d1ed      	bne.n	83e10 <memmove+0xa4>
   83e34:	e7ac      	b.n	83d90 <memmove+0x24>
   83e36:	bf00      	nop

00083e38 <__malloc_lock>:
   83e38:	4770      	bx	lr
   83e3a:	bf00      	nop

00083e3c <__malloc_unlock>:
   83e3c:	4770      	bx	lr
   83e3e:	bf00      	nop

00083e40 <_realloc_r>:
   83e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83e44:	460c      	mov	r4, r1
   83e46:	b083      	sub	sp, #12
   83e48:	4690      	mov	r8, r2
   83e4a:	4681      	mov	r9, r0
   83e4c:	2900      	cmp	r1, #0
   83e4e:	f000 80ba 	beq.w	83fc6 <_realloc_r+0x186>
   83e52:	f7ff fff1 	bl	83e38 <__malloc_lock>
   83e56:	f108 060b 	add.w	r6, r8, #11
   83e5a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83e5e:	2e16      	cmp	r6, #22
   83e60:	f023 0503 	bic.w	r5, r3, #3
   83e64:	f1a4 0708 	sub.w	r7, r4, #8
   83e68:	d84b      	bhi.n	83f02 <_realloc_r+0xc2>
   83e6a:	2110      	movs	r1, #16
   83e6c:	460e      	mov	r6, r1
   83e6e:	45b0      	cmp	r8, r6
   83e70:	d84c      	bhi.n	83f0c <_realloc_r+0xcc>
   83e72:	428d      	cmp	r5, r1
   83e74:	da51      	bge.n	83f1a <_realloc_r+0xda>
   83e76:	f8df b384 	ldr.w	fp, [pc, #900]	; 841fc <_realloc_r+0x3bc>
   83e7a:	1978      	adds	r0, r7, r5
   83e7c:	f8db e008 	ldr.w	lr, [fp, #8]
   83e80:	4586      	cmp	lr, r0
   83e82:	f000 80a6 	beq.w	83fd2 <_realloc_r+0x192>
   83e86:	6842      	ldr	r2, [r0, #4]
   83e88:	f022 0c01 	bic.w	ip, r2, #1
   83e8c:	4484      	add	ip, r0
   83e8e:	f8dc c004 	ldr.w	ip, [ip, #4]
   83e92:	f01c 0f01 	tst.w	ip, #1
   83e96:	d054      	beq.n	83f42 <_realloc_r+0x102>
   83e98:	2200      	movs	r2, #0
   83e9a:	4610      	mov	r0, r2
   83e9c:	07db      	lsls	r3, r3, #31
   83e9e:	d46f      	bmi.n	83f80 <_realloc_r+0x140>
   83ea0:	f854 3c08 	ldr.w	r3, [r4, #-8]
   83ea4:	ebc3 0a07 	rsb	sl, r3, r7
   83ea8:	f8da 3004 	ldr.w	r3, [sl, #4]
   83eac:	f023 0303 	bic.w	r3, r3, #3
   83eb0:	442b      	add	r3, r5
   83eb2:	2800      	cmp	r0, #0
   83eb4:	d062      	beq.n	83f7c <_realloc_r+0x13c>
   83eb6:	4570      	cmp	r0, lr
   83eb8:	f000 80e9 	beq.w	8408e <_realloc_r+0x24e>
   83ebc:	eb02 0e03 	add.w	lr, r2, r3
   83ec0:	458e      	cmp	lr, r1
   83ec2:	db5b      	blt.n	83f7c <_realloc_r+0x13c>
   83ec4:	68c3      	ldr	r3, [r0, #12]
   83ec6:	6882      	ldr	r2, [r0, #8]
   83ec8:	46d0      	mov	r8, sl
   83eca:	60d3      	str	r3, [r2, #12]
   83ecc:	609a      	str	r2, [r3, #8]
   83ece:	f858 1f08 	ldr.w	r1, [r8, #8]!
   83ed2:	f8da 300c 	ldr.w	r3, [sl, #12]
   83ed6:	1f2a      	subs	r2, r5, #4
   83ed8:	2a24      	cmp	r2, #36	; 0x24
   83eda:	60cb      	str	r3, [r1, #12]
   83edc:	6099      	str	r1, [r3, #8]
   83ede:	f200 8123 	bhi.w	84128 <_realloc_r+0x2e8>
   83ee2:	2a13      	cmp	r2, #19
   83ee4:	f240 80b0 	bls.w	84048 <_realloc_r+0x208>
   83ee8:	6823      	ldr	r3, [r4, #0]
   83eea:	2a1b      	cmp	r2, #27
   83eec:	f8ca 3008 	str.w	r3, [sl, #8]
   83ef0:	6863      	ldr	r3, [r4, #4]
   83ef2:	f8ca 300c 	str.w	r3, [sl, #12]
   83ef6:	f200 812b 	bhi.w	84150 <_realloc_r+0x310>
   83efa:	3408      	adds	r4, #8
   83efc:	f10a 0310 	add.w	r3, sl, #16
   83f00:	e0a3      	b.n	8404a <_realloc_r+0x20a>
   83f02:	f026 0607 	bic.w	r6, r6, #7
   83f06:	2e00      	cmp	r6, #0
   83f08:	4631      	mov	r1, r6
   83f0a:	dab0      	bge.n	83e6e <_realloc_r+0x2e>
   83f0c:	230c      	movs	r3, #12
   83f0e:	2000      	movs	r0, #0
   83f10:	f8c9 3000 	str.w	r3, [r9]
   83f14:	b003      	add	sp, #12
   83f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83f1a:	46a0      	mov	r8, r4
   83f1c:	1baa      	subs	r2, r5, r6
   83f1e:	2a0f      	cmp	r2, #15
   83f20:	f003 0301 	and.w	r3, r3, #1
   83f24:	d81a      	bhi.n	83f5c <_realloc_r+0x11c>
   83f26:	432b      	orrs	r3, r5
   83f28:	607b      	str	r3, [r7, #4]
   83f2a:	443d      	add	r5, r7
   83f2c:	686b      	ldr	r3, [r5, #4]
   83f2e:	f043 0301 	orr.w	r3, r3, #1
   83f32:	606b      	str	r3, [r5, #4]
   83f34:	4648      	mov	r0, r9
   83f36:	f7ff ff81 	bl	83e3c <__malloc_unlock>
   83f3a:	4640      	mov	r0, r8
   83f3c:	b003      	add	sp, #12
   83f3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83f42:	f022 0203 	bic.w	r2, r2, #3
   83f46:	eb02 0c05 	add.w	ip, r2, r5
   83f4a:	458c      	cmp	ip, r1
   83f4c:	dba6      	blt.n	83e9c <_realloc_r+0x5c>
   83f4e:	68c2      	ldr	r2, [r0, #12]
   83f50:	6881      	ldr	r1, [r0, #8]
   83f52:	46a0      	mov	r8, r4
   83f54:	60ca      	str	r2, [r1, #12]
   83f56:	4665      	mov	r5, ip
   83f58:	6091      	str	r1, [r2, #8]
   83f5a:	e7df      	b.n	83f1c <_realloc_r+0xdc>
   83f5c:	19b9      	adds	r1, r7, r6
   83f5e:	4333      	orrs	r3, r6
   83f60:	f042 0001 	orr.w	r0, r2, #1
   83f64:	607b      	str	r3, [r7, #4]
   83f66:	440a      	add	r2, r1
   83f68:	6048      	str	r0, [r1, #4]
   83f6a:	6853      	ldr	r3, [r2, #4]
   83f6c:	3108      	adds	r1, #8
   83f6e:	f043 0301 	orr.w	r3, r3, #1
   83f72:	6053      	str	r3, [r2, #4]
   83f74:	4648      	mov	r0, r9
   83f76:	f7ff f915 	bl	831a4 <_free_r>
   83f7a:	e7db      	b.n	83f34 <_realloc_r+0xf4>
   83f7c:	428b      	cmp	r3, r1
   83f7e:	da33      	bge.n	83fe8 <_realloc_r+0x1a8>
   83f80:	4641      	mov	r1, r8
   83f82:	4648      	mov	r0, r9
   83f84:	f7ff fc0c 	bl	837a0 <_malloc_r>
   83f88:	4680      	mov	r8, r0
   83f8a:	2800      	cmp	r0, #0
   83f8c:	d0d2      	beq.n	83f34 <_realloc_r+0xf4>
   83f8e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   83f92:	f1a0 0108 	sub.w	r1, r0, #8
   83f96:	f023 0201 	bic.w	r2, r3, #1
   83f9a:	443a      	add	r2, r7
   83f9c:	4291      	cmp	r1, r2
   83f9e:	f000 80bc 	beq.w	8411a <_realloc_r+0x2da>
   83fa2:	1f2a      	subs	r2, r5, #4
   83fa4:	2a24      	cmp	r2, #36	; 0x24
   83fa6:	d86e      	bhi.n	84086 <_realloc_r+0x246>
   83fa8:	2a13      	cmp	r2, #19
   83faa:	d842      	bhi.n	84032 <_realloc_r+0x1f2>
   83fac:	4603      	mov	r3, r0
   83fae:	4622      	mov	r2, r4
   83fb0:	6811      	ldr	r1, [r2, #0]
   83fb2:	6019      	str	r1, [r3, #0]
   83fb4:	6851      	ldr	r1, [r2, #4]
   83fb6:	6059      	str	r1, [r3, #4]
   83fb8:	6892      	ldr	r2, [r2, #8]
   83fba:	609a      	str	r2, [r3, #8]
   83fbc:	4621      	mov	r1, r4
   83fbe:	4648      	mov	r0, r9
   83fc0:	f7ff f8f0 	bl	831a4 <_free_r>
   83fc4:	e7b6      	b.n	83f34 <_realloc_r+0xf4>
   83fc6:	4611      	mov	r1, r2
   83fc8:	b003      	add	sp, #12
   83fca:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83fce:	f7ff bbe7 	b.w	837a0 <_malloc_r>
   83fd2:	f8de 2004 	ldr.w	r2, [lr, #4]
   83fd6:	f106 0c10 	add.w	ip, r6, #16
   83fda:	f022 0203 	bic.w	r2, r2, #3
   83fde:	1950      	adds	r0, r2, r5
   83fe0:	4560      	cmp	r0, ip
   83fe2:	da3d      	bge.n	84060 <_realloc_r+0x220>
   83fe4:	4670      	mov	r0, lr
   83fe6:	e759      	b.n	83e9c <_realloc_r+0x5c>
   83fe8:	46d0      	mov	r8, sl
   83fea:	f858 0f08 	ldr.w	r0, [r8, #8]!
   83fee:	f8da 100c 	ldr.w	r1, [sl, #12]
   83ff2:	1f2a      	subs	r2, r5, #4
   83ff4:	2a24      	cmp	r2, #36	; 0x24
   83ff6:	60c1      	str	r1, [r0, #12]
   83ff8:	6088      	str	r0, [r1, #8]
   83ffa:	f200 80a0 	bhi.w	8413e <_realloc_r+0x2fe>
   83ffe:	2a13      	cmp	r2, #19
   84000:	f240 809b 	bls.w	8413a <_realloc_r+0x2fa>
   84004:	6821      	ldr	r1, [r4, #0]
   84006:	2a1b      	cmp	r2, #27
   84008:	f8ca 1008 	str.w	r1, [sl, #8]
   8400c:	6861      	ldr	r1, [r4, #4]
   8400e:	f8ca 100c 	str.w	r1, [sl, #12]
   84012:	f200 80b2 	bhi.w	8417a <_realloc_r+0x33a>
   84016:	3408      	adds	r4, #8
   84018:	f10a 0210 	add.w	r2, sl, #16
   8401c:	6821      	ldr	r1, [r4, #0]
   8401e:	461d      	mov	r5, r3
   84020:	6011      	str	r1, [r2, #0]
   84022:	6861      	ldr	r1, [r4, #4]
   84024:	4657      	mov	r7, sl
   84026:	6051      	str	r1, [r2, #4]
   84028:	68a3      	ldr	r3, [r4, #8]
   8402a:	6093      	str	r3, [r2, #8]
   8402c:	f8da 3004 	ldr.w	r3, [sl, #4]
   84030:	e774      	b.n	83f1c <_realloc_r+0xdc>
   84032:	6823      	ldr	r3, [r4, #0]
   84034:	2a1b      	cmp	r2, #27
   84036:	6003      	str	r3, [r0, #0]
   84038:	6863      	ldr	r3, [r4, #4]
   8403a:	6043      	str	r3, [r0, #4]
   8403c:	d862      	bhi.n	84104 <_realloc_r+0x2c4>
   8403e:	f100 0308 	add.w	r3, r0, #8
   84042:	f104 0208 	add.w	r2, r4, #8
   84046:	e7b3      	b.n	83fb0 <_realloc_r+0x170>
   84048:	4643      	mov	r3, r8
   8404a:	6822      	ldr	r2, [r4, #0]
   8404c:	4675      	mov	r5, lr
   8404e:	601a      	str	r2, [r3, #0]
   84050:	6862      	ldr	r2, [r4, #4]
   84052:	4657      	mov	r7, sl
   84054:	605a      	str	r2, [r3, #4]
   84056:	68a2      	ldr	r2, [r4, #8]
   84058:	609a      	str	r2, [r3, #8]
   8405a:	f8da 3004 	ldr.w	r3, [sl, #4]
   8405e:	e75d      	b.n	83f1c <_realloc_r+0xdc>
   84060:	1b83      	subs	r3, r0, r6
   84062:	4437      	add	r7, r6
   84064:	f043 0301 	orr.w	r3, r3, #1
   84068:	f8cb 7008 	str.w	r7, [fp, #8]
   8406c:	607b      	str	r3, [r7, #4]
   8406e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84072:	4648      	mov	r0, r9
   84074:	f003 0301 	and.w	r3, r3, #1
   84078:	431e      	orrs	r6, r3
   8407a:	f844 6c04 	str.w	r6, [r4, #-4]
   8407e:	f7ff fedd 	bl	83e3c <__malloc_unlock>
   84082:	4620      	mov	r0, r4
   84084:	e75a      	b.n	83f3c <_realloc_r+0xfc>
   84086:	4621      	mov	r1, r4
   84088:	f7ff fe70 	bl	83d6c <memmove>
   8408c:	e796      	b.n	83fbc <_realloc_r+0x17c>
   8408e:	eb02 0c03 	add.w	ip, r2, r3
   84092:	f106 0210 	add.w	r2, r6, #16
   84096:	4594      	cmp	ip, r2
   84098:	f6ff af70 	blt.w	83f7c <_realloc_r+0x13c>
   8409c:	4657      	mov	r7, sl
   8409e:	f857 1f08 	ldr.w	r1, [r7, #8]!
   840a2:	f8da 300c 	ldr.w	r3, [sl, #12]
   840a6:	1f2a      	subs	r2, r5, #4
   840a8:	2a24      	cmp	r2, #36	; 0x24
   840aa:	60cb      	str	r3, [r1, #12]
   840ac:	6099      	str	r1, [r3, #8]
   840ae:	f200 8086 	bhi.w	841be <_realloc_r+0x37e>
   840b2:	2a13      	cmp	r2, #19
   840b4:	d977      	bls.n	841a6 <_realloc_r+0x366>
   840b6:	6823      	ldr	r3, [r4, #0]
   840b8:	2a1b      	cmp	r2, #27
   840ba:	f8ca 3008 	str.w	r3, [sl, #8]
   840be:	6863      	ldr	r3, [r4, #4]
   840c0:	f8ca 300c 	str.w	r3, [sl, #12]
   840c4:	f200 8084 	bhi.w	841d0 <_realloc_r+0x390>
   840c8:	3408      	adds	r4, #8
   840ca:	f10a 0310 	add.w	r3, sl, #16
   840ce:	6822      	ldr	r2, [r4, #0]
   840d0:	601a      	str	r2, [r3, #0]
   840d2:	6862      	ldr	r2, [r4, #4]
   840d4:	605a      	str	r2, [r3, #4]
   840d6:	68a2      	ldr	r2, [r4, #8]
   840d8:	609a      	str	r2, [r3, #8]
   840da:	ebc6 020c 	rsb	r2, r6, ip
   840de:	eb0a 0306 	add.w	r3, sl, r6
   840e2:	f042 0201 	orr.w	r2, r2, #1
   840e6:	f8cb 3008 	str.w	r3, [fp, #8]
   840ea:	605a      	str	r2, [r3, #4]
   840ec:	f8da 3004 	ldr.w	r3, [sl, #4]
   840f0:	4648      	mov	r0, r9
   840f2:	f003 0301 	and.w	r3, r3, #1
   840f6:	431e      	orrs	r6, r3
   840f8:	f8ca 6004 	str.w	r6, [sl, #4]
   840fc:	f7ff fe9e 	bl	83e3c <__malloc_unlock>
   84100:	4638      	mov	r0, r7
   84102:	e71b      	b.n	83f3c <_realloc_r+0xfc>
   84104:	68a3      	ldr	r3, [r4, #8]
   84106:	2a24      	cmp	r2, #36	; 0x24
   84108:	6083      	str	r3, [r0, #8]
   8410a:	68e3      	ldr	r3, [r4, #12]
   8410c:	60c3      	str	r3, [r0, #12]
   8410e:	d02b      	beq.n	84168 <_realloc_r+0x328>
   84110:	f100 0310 	add.w	r3, r0, #16
   84114:	f104 0210 	add.w	r2, r4, #16
   84118:	e74a      	b.n	83fb0 <_realloc_r+0x170>
   8411a:	f850 2c04 	ldr.w	r2, [r0, #-4]
   8411e:	46a0      	mov	r8, r4
   84120:	f022 0203 	bic.w	r2, r2, #3
   84124:	4415      	add	r5, r2
   84126:	e6f9      	b.n	83f1c <_realloc_r+0xdc>
   84128:	4621      	mov	r1, r4
   8412a:	4640      	mov	r0, r8
   8412c:	4675      	mov	r5, lr
   8412e:	4657      	mov	r7, sl
   84130:	f7ff fe1c 	bl	83d6c <memmove>
   84134:	f8da 3004 	ldr.w	r3, [sl, #4]
   84138:	e6f0      	b.n	83f1c <_realloc_r+0xdc>
   8413a:	4642      	mov	r2, r8
   8413c:	e76e      	b.n	8401c <_realloc_r+0x1dc>
   8413e:	4621      	mov	r1, r4
   84140:	4640      	mov	r0, r8
   84142:	461d      	mov	r5, r3
   84144:	4657      	mov	r7, sl
   84146:	f7ff fe11 	bl	83d6c <memmove>
   8414a:	f8da 3004 	ldr.w	r3, [sl, #4]
   8414e:	e6e5      	b.n	83f1c <_realloc_r+0xdc>
   84150:	68a3      	ldr	r3, [r4, #8]
   84152:	2a24      	cmp	r2, #36	; 0x24
   84154:	f8ca 3010 	str.w	r3, [sl, #16]
   84158:	68e3      	ldr	r3, [r4, #12]
   8415a:	f8ca 3014 	str.w	r3, [sl, #20]
   8415e:	d018      	beq.n	84192 <_realloc_r+0x352>
   84160:	3410      	adds	r4, #16
   84162:	f10a 0318 	add.w	r3, sl, #24
   84166:	e770      	b.n	8404a <_realloc_r+0x20a>
   84168:	6922      	ldr	r2, [r4, #16]
   8416a:	f100 0318 	add.w	r3, r0, #24
   8416e:	6102      	str	r2, [r0, #16]
   84170:	6961      	ldr	r1, [r4, #20]
   84172:	f104 0218 	add.w	r2, r4, #24
   84176:	6141      	str	r1, [r0, #20]
   84178:	e71a      	b.n	83fb0 <_realloc_r+0x170>
   8417a:	68a1      	ldr	r1, [r4, #8]
   8417c:	2a24      	cmp	r2, #36	; 0x24
   8417e:	f8ca 1010 	str.w	r1, [sl, #16]
   84182:	68e1      	ldr	r1, [r4, #12]
   84184:	f8ca 1014 	str.w	r1, [sl, #20]
   84188:	d00f      	beq.n	841aa <_realloc_r+0x36a>
   8418a:	3410      	adds	r4, #16
   8418c:	f10a 0218 	add.w	r2, sl, #24
   84190:	e744      	b.n	8401c <_realloc_r+0x1dc>
   84192:	6922      	ldr	r2, [r4, #16]
   84194:	f10a 0320 	add.w	r3, sl, #32
   84198:	f8ca 2018 	str.w	r2, [sl, #24]
   8419c:	6962      	ldr	r2, [r4, #20]
   8419e:	3418      	adds	r4, #24
   841a0:	f8ca 201c 	str.w	r2, [sl, #28]
   841a4:	e751      	b.n	8404a <_realloc_r+0x20a>
   841a6:	463b      	mov	r3, r7
   841a8:	e791      	b.n	840ce <_realloc_r+0x28e>
   841aa:	6921      	ldr	r1, [r4, #16]
   841ac:	f10a 0220 	add.w	r2, sl, #32
   841b0:	f8ca 1018 	str.w	r1, [sl, #24]
   841b4:	6961      	ldr	r1, [r4, #20]
   841b6:	3418      	adds	r4, #24
   841b8:	f8ca 101c 	str.w	r1, [sl, #28]
   841bc:	e72e      	b.n	8401c <_realloc_r+0x1dc>
   841be:	4621      	mov	r1, r4
   841c0:	4638      	mov	r0, r7
   841c2:	f8cd c004 	str.w	ip, [sp, #4]
   841c6:	f7ff fdd1 	bl	83d6c <memmove>
   841ca:	f8dd c004 	ldr.w	ip, [sp, #4]
   841ce:	e784      	b.n	840da <_realloc_r+0x29a>
   841d0:	68a3      	ldr	r3, [r4, #8]
   841d2:	2a24      	cmp	r2, #36	; 0x24
   841d4:	f8ca 3010 	str.w	r3, [sl, #16]
   841d8:	68e3      	ldr	r3, [r4, #12]
   841da:	f8ca 3014 	str.w	r3, [sl, #20]
   841de:	d003      	beq.n	841e8 <_realloc_r+0x3a8>
   841e0:	3410      	adds	r4, #16
   841e2:	f10a 0318 	add.w	r3, sl, #24
   841e6:	e772      	b.n	840ce <_realloc_r+0x28e>
   841e8:	6922      	ldr	r2, [r4, #16]
   841ea:	f10a 0320 	add.w	r3, sl, #32
   841ee:	f8ca 2018 	str.w	r2, [sl, #24]
   841f2:	6962      	ldr	r2, [r4, #20]
   841f4:	3418      	adds	r4, #24
   841f6:	f8ca 201c 	str.w	r2, [sl, #28]
   841fa:	e768      	b.n	840ce <_realloc_r+0x28e>
   841fc:	20070590 	.word	0x20070590

00084200 <_sbrk_r>:
   84200:	b538      	push	{r3, r4, r5, lr}
   84202:	4c07      	ldr	r4, [pc, #28]	; (84220 <_sbrk_r+0x20>)
   84204:	2300      	movs	r3, #0
   84206:	4605      	mov	r5, r0
   84208:	4608      	mov	r0, r1
   8420a:	6023      	str	r3, [r4, #0]
   8420c:	f7fd fab4 	bl	81778 <_sbrk>
   84210:	1c43      	adds	r3, r0, #1
   84212:	d000      	beq.n	84216 <_sbrk_r+0x16>
   84214:	bd38      	pop	{r3, r4, r5, pc}
   84216:	6823      	ldr	r3, [r4, #0]
   84218:	2b00      	cmp	r3, #0
   8421a:	d0fb      	beq.n	84214 <_sbrk_r+0x14>
   8421c:	602b      	str	r3, [r5, #0]
   8421e:	bd38      	pop	{r3, r4, r5, pc}
   84220:	20070c78 	.word	0x20070c78

00084224 <__sread>:
   84224:	b510      	push	{r4, lr}
   84226:	460c      	mov	r4, r1
   84228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8422c:	f000 f9c2 	bl	845b4 <_read_r>
   84230:	2800      	cmp	r0, #0
   84232:	db03      	blt.n	8423c <__sread+0x18>
   84234:	6d23      	ldr	r3, [r4, #80]	; 0x50
   84236:	4403      	add	r3, r0
   84238:	6523      	str	r3, [r4, #80]	; 0x50
   8423a:	bd10      	pop	{r4, pc}
   8423c:	89a3      	ldrh	r3, [r4, #12]
   8423e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   84242:	81a3      	strh	r3, [r4, #12]
   84244:	bd10      	pop	{r4, pc}
   84246:	bf00      	nop

00084248 <__swrite>:
   84248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8424c:	460c      	mov	r4, r1
   8424e:	8989      	ldrh	r1, [r1, #12]
   84250:	461d      	mov	r5, r3
   84252:	05cb      	lsls	r3, r1, #23
   84254:	4616      	mov	r6, r2
   84256:	4607      	mov	r7, r0
   84258:	d506      	bpl.n	84268 <__swrite+0x20>
   8425a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8425e:	2200      	movs	r2, #0
   84260:	2302      	movs	r3, #2
   84262:	f000 f993 	bl	8458c <_lseek_r>
   84266:	89a1      	ldrh	r1, [r4, #12]
   84268:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   8426c:	81a1      	strh	r1, [r4, #12]
   8426e:	4638      	mov	r0, r7
   84270:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84274:	4632      	mov	r2, r6
   84276:	462b      	mov	r3, r5
   84278:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8427c:	f000 b89e 	b.w	843bc <_write_r>

00084280 <__sseek>:
   84280:	b510      	push	{r4, lr}
   84282:	460c      	mov	r4, r1
   84284:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84288:	f000 f980 	bl	8458c <_lseek_r>
   8428c:	89a3      	ldrh	r3, [r4, #12]
   8428e:	1c42      	adds	r2, r0, #1
   84290:	bf0e      	itee	eq
   84292:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   84296:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8429a:	6520      	strne	r0, [r4, #80]	; 0x50
   8429c:	81a3      	strh	r3, [r4, #12]
   8429e:	bd10      	pop	{r4, pc}

000842a0 <__sclose>:
   842a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   842a4:	f000 b8f2 	b.w	8448c <_close_r>

000842a8 <__swbuf_r>:
   842a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   842aa:	460d      	mov	r5, r1
   842ac:	4614      	mov	r4, r2
   842ae:	4607      	mov	r7, r0
   842b0:	b110      	cbz	r0, 842b8 <__swbuf_r+0x10>
   842b2:	6b83      	ldr	r3, [r0, #56]	; 0x38
   842b4:	2b00      	cmp	r3, #0
   842b6:	d048      	beq.n	8434a <__swbuf_r+0xa2>
   842b8:	89a2      	ldrh	r2, [r4, #12]
   842ba:	69a0      	ldr	r0, [r4, #24]
   842bc:	b293      	uxth	r3, r2
   842be:	60a0      	str	r0, [r4, #8]
   842c0:	0718      	lsls	r0, r3, #28
   842c2:	d538      	bpl.n	84336 <__swbuf_r+0x8e>
   842c4:	6926      	ldr	r6, [r4, #16]
   842c6:	2e00      	cmp	r6, #0
   842c8:	d035      	beq.n	84336 <__swbuf_r+0x8e>
   842ca:	0499      	lsls	r1, r3, #18
   842cc:	b2ed      	uxtb	r5, r5
   842ce:	d515      	bpl.n	842fc <__swbuf_r+0x54>
   842d0:	6823      	ldr	r3, [r4, #0]
   842d2:	6962      	ldr	r2, [r4, #20]
   842d4:	1b9e      	subs	r6, r3, r6
   842d6:	4296      	cmp	r6, r2
   842d8:	da1c      	bge.n	84314 <__swbuf_r+0x6c>
   842da:	3601      	adds	r6, #1
   842dc:	68a2      	ldr	r2, [r4, #8]
   842de:	1c59      	adds	r1, r3, #1
   842e0:	3a01      	subs	r2, #1
   842e2:	60a2      	str	r2, [r4, #8]
   842e4:	6021      	str	r1, [r4, #0]
   842e6:	701d      	strb	r5, [r3, #0]
   842e8:	6963      	ldr	r3, [r4, #20]
   842ea:	42b3      	cmp	r3, r6
   842ec:	d01a      	beq.n	84324 <__swbuf_r+0x7c>
   842ee:	89a3      	ldrh	r3, [r4, #12]
   842f0:	07db      	lsls	r3, r3, #31
   842f2:	d501      	bpl.n	842f8 <__swbuf_r+0x50>
   842f4:	2d0a      	cmp	r5, #10
   842f6:	d015      	beq.n	84324 <__swbuf_r+0x7c>
   842f8:	4628      	mov	r0, r5
   842fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   842fc:	6e63      	ldr	r3, [r4, #100]	; 0x64
   842fe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   84302:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   84306:	6663      	str	r3, [r4, #100]	; 0x64
   84308:	6823      	ldr	r3, [r4, #0]
   8430a:	81a2      	strh	r2, [r4, #12]
   8430c:	6962      	ldr	r2, [r4, #20]
   8430e:	1b9e      	subs	r6, r3, r6
   84310:	4296      	cmp	r6, r2
   84312:	dbe2      	blt.n	842da <__swbuf_r+0x32>
   84314:	4638      	mov	r0, r7
   84316:	4621      	mov	r1, r4
   84318:	f7fe fde4 	bl	82ee4 <_fflush_r>
   8431c:	b940      	cbnz	r0, 84330 <__swbuf_r+0x88>
   8431e:	6823      	ldr	r3, [r4, #0]
   84320:	2601      	movs	r6, #1
   84322:	e7db      	b.n	842dc <__swbuf_r+0x34>
   84324:	4638      	mov	r0, r7
   84326:	4621      	mov	r1, r4
   84328:	f7fe fddc 	bl	82ee4 <_fflush_r>
   8432c:	2800      	cmp	r0, #0
   8432e:	d0e3      	beq.n	842f8 <__swbuf_r+0x50>
   84330:	f04f 30ff 	mov.w	r0, #4294967295
   84334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84336:	4638      	mov	r0, r7
   84338:	4621      	mov	r1, r4
   8433a:	f7fe fcbd 	bl	82cb8 <__swsetup_r>
   8433e:	2800      	cmp	r0, #0
   84340:	d1f6      	bne.n	84330 <__swbuf_r+0x88>
   84342:	89a2      	ldrh	r2, [r4, #12]
   84344:	6926      	ldr	r6, [r4, #16]
   84346:	b293      	uxth	r3, r2
   84348:	e7bf      	b.n	842ca <__swbuf_r+0x22>
   8434a:	f7fe fde7 	bl	82f1c <__sinit>
   8434e:	e7b3      	b.n	842b8 <__swbuf_r+0x10>

00084350 <_wcrtomb_r>:
   84350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84354:	461e      	mov	r6, r3
   84356:	b086      	sub	sp, #24
   84358:	460c      	mov	r4, r1
   8435a:	4605      	mov	r5, r0
   8435c:	4617      	mov	r7, r2
   8435e:	4b0f      	ldr	r3, [pc, #60]	; (8439c <_wcrtomb_r+0x4c>)
   84360:	b191      	cbz	r1, 84388 <_wcrtomb_r+0x38>
   84362:	f8d3 8000 	ldr.w	r8, [r3]
   84366:	f7ff f999 	bl	8369c <__locale_charset>
   8436a:	9600      	str	r6, [sp, #0]
   8436c:	4603      	mov	r3, r0
   8436e:	4621      	mov	r1, r4
   84370:	463a      	mov	r2, r7
   84372:	4628      	mov	r0, r5
   84374:	47c0      	blx	r8
   84376:	1c43      	adds	r3, r0, #1
   84378:	d103      	bne.n	84382 <_wcrtomb_r+0x32>
   8437a:	2200      	movs	r2, #0
   8437c:	238a      	movs	r3, #138	; 0x8a
   8437e:	6032      	str	r2, [r6, #0]
   84380:	602b      	str	r3, [r5, #0]
   84382:	b006      	add	sp, #24
   84384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84388:	681f      	ldr	r7, [r3, #0]
   8438a:	f7ff f987 	bl	8369c <__locale_charset>
   8438e:	9600      	str	r6, [sp, #0]
   84390:	4603      	mov	r3, r0
   84392:	4622      	mov	r2, r4
   84394:	4628      	mov	r0, r5
   84396:	a903      	add	r1, sp, #12
   84398:	47b8      	blx	r7
   8439a:	e7ec      	b.n	84376 <_wcrtomb_r+0x26>
   8439c:	200709a0 	.word	0x200709a0

000843a0 <__ascii_wctomb>:
   843a0:	b121      	cbz	r1, 843ac <__ascii_wctomb+0xc>
   843a2:	2aff      	cmp	r2, #255	; 0xff
   843a4:	d804      	bhi.n	843b0 <__ascii_wctomb+0x10>
   843a6:	700a      	strb	r2, [r1, #0]
   843a8:	2001      	movs	r0, #1
   843aa:	4770      	bx	lr
   843ac:	4608      	mov	r0, r1
   843ae:	4770      	bx	lr
   843b0:	238a      	movs	r3, #138	; 0x8a
   843b2:	6003      	str	r3, [r0, #0]
   843b4:	f04f 30ff 	mov.w	r0, #4294967295
   843b8:	4770      	bx	lr
   843ba:	bf00      	nop

000843bc <_write_r>:
   843bc:	b570      	push	{r4, r5, r6, lr}
   843be:	4c08      	ldr	r4, [pc, #32]	; (843e0 <_write_r+0x24>)
   843c0:	4606      	mov	r6, r0
   843c2:	2500      	movs	r5, #0
   843c4:	4608      	mov	r0, r1
   843c6:	4611      	mov	r1, r2
   843c8:	461a      	mov	r2, r3
   843ca:	6025      	str	r5, [r4, #0]
   843cc:	f7fc fc32 	bl	80c34 <_write>
   843d0:	1c43      	adds	r3, r0, #1
   843d2:	d000      	beq.n	843d6 <_write_r+0x1a>
   843d4:	bd70      	pop	{r4, r5, r6, pc}
   843d6:	6823      	ldr	r3, [r4, #0]
   843d8:	2b00      	cmp	r3, #0
   843da:	d0fb      	beq.n	843d4 <_write_r+0x18>
   843dc:	6033      	str	r3, [r6, #0]
   843de:	bd70      	pop	{r4, r5, r6, pc}
   843e0:	20070c78 	.word	0x20070c78

000843e4 <__register_exitproc>:
   843e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   843e6:	4c27      	ldr	r4, [pc, #156]	; (84484 <__register_exitproc+0xa0>)
   843e8:	b085      	sub	sp, #20
   843ea:	6826      	ldr	r6, [r4, #0]
   843ec:	4607      	mov	r7, r0
   843ee:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   843f2:	2c00      	cmp	r4, #0
   843f4:	d040      	beq.n	84478 <__register_exitproc+0x94>
   843f6:	6865      	ldr	r5, [r4, #4]
   843f8:	2d1f      	cmp	r5, #31
   843fa:	dd1e      	ble.n	8443a <__register_exitproc+0x56>
   843fc:	4822      	ldr	r0, [pc, #136]	; (84488 <__register_exitproc+0xa4>)
   843fe:	b918      	cbnz	r0, 84408 <__register_exitproc+0x24>
   84400:	f04f 30ff 	mov.w	r0, #4294967295
   84404:	b005      	add	sp, #20
   84406:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84408:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8440c:	9103      	str	r1, [sp, #12]
   8440e:	9202      	str	r2, [sp, #8]
   84410:	9301      	str	r3, [sp, #4]
   84412:	f7ff f9bd 	bl	83790 <malloc>
   84416:	9903      	ldr	r1, [sp, #12]
   84418:	4604      	mov	r4, r0
   8441a:	9a02      	ldr	r2, [sp, #8]
   8441c:	9b01      	ldr	r3, [sp, #4]
   8441e:	2800      	cmp	r0, #0
   84420:	d0ee      	beq.n	84400 <__register_exitproc+0x1c>
   84422:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   84426:	2000      	movs	r0, #0
   84428:	6025      	str	r5, [r4, #0]
   8442a:	6060      	str	r0, [r4, #4]
   8442c:	4605      	mov	r5, r0
   8442e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84432:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   84436:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8443a:	b93f      	cbnz	r7, 8444c <__register_exitproc+0x68>
   8443c:	1c6b      	adds	r3, r5, #1
   8443e:	2000      	movs	r0, #0
   84440:	3502      	adds	r5, #2
   84442:	6063      	str	r3, [r4, #4]
   84444:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   84448:	b005      	add	sp, #20
   8444a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8444c:	2601      	movs	r6, #1
   8444e:	40ae      	lsls	r6, r5
   84450:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   84454:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   84458:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8445c:	2f02      	cmp	r7, #2
   8445e:	ea42 0206 	orr.w	r2, r2, r6
   84462:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   84466:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8446a:	d1e7      	bne.n	8443c <__register_exitproc+0x58>
   8446c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   84470:	431e      	orrs	r6, r3
   84472:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   84476:	e7e1      	b.n	8443c <__register_exitproc+0x58>
   84478:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   8447c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84480:	e7b9      	b.n	843f6 <__register_exitproc+0x12>
   84482:	bf00      	nop
   84484:	00084dd0 	.word	0x00084dd0
   84488:	00083791 	.word	0x00083791

0008448c <_close_r>:
   8448c:	b538      	push	{r3, r4, r5, lr}
   8448e:	4c07      	ldr	r4, [pc, #28]	; (844ac <_close_r+0x20>)
   84490:	2300      	movs	r3, #0
   84492:	4605      	mov	r5, r0
   84494:	4608      	mov	r0, r1
   84496:	6023      	str	r3, [r4, #0]
   84498:	f7fd f988 	bl	817ac <_close>
   8449c:	1c43      	adds	r3, r0, #1
   8449e:	d000      	beq.n	844a2 <_close_r+0x16>
   844a0:	bd38      	pop	{r3, r4, r5, pc}
   844a2:	6823      	ldr	r3, [r4, #0]
   844a4:	2b00      	cmp	r3, #0
   844a6:	d0fb      	beq.n	844a0 <_close_r+0x14>
   844a8:	602b      	str	r3, [r5, #0]
   844aa:	bd38      	pop	{r3, r4, r5, pc}
   844ac:	20070c78 	.word	0x20070c78

000844b0 <_fclose_r>:
   844b0:	b570      	push	{r4, r5, r6, lr}
   844b2:	460c      	mov	r4, r1
   844b4:	4605      	mov	r5, r0
   844b6:	b131      	cbz	r1, 844c6 <_fclose_r+0x16>
   844b8:	b110      	cbz	r0, 844c0 <_fclose_r+0x10>
   844ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
   844bc:	2b00      	cmp	r3, #0
   844be:	d02f      	beq.n	84520 <_fclose_r+0x70>
   844c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   844c4:	b90b      	cbnz	r3, 844ca <_fclose_r+0x1a>
   844c6:	2000      	movs	r0, #0
   844c8:	bd70      	pop	{r4, r5, r6, pc}
   844ca:	4628      	mov	r0, r5
   844cc:	4621      	mov	r1, r4
   844ce:	f7fe fd09 	bl	82ee4 <_fflush_r>
   844d2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   844d4:	4606      	mov	r6, r0
   844d6:	b133      	cbz	r3, 844e6 <_fclose_r+0x36>
   844d8:	4628      	mov	r0, r5
   844da:	69e1      	ldr	r1, [r4, #28]
   844dc:	4798      	blx	r3
   844de:	2800      	cmp	r0, #0
   844e0:	bfb8      	it	lt
   844e2:	f04f 36ff 	movlt.w	r6, #4294967295
   844e6:	89a3      	ldrh	r3, [r4, #12]
   844e8:	061b      	lsls	r3, r3, #24
   844ea:	d41c      	bmi.n	84526 <_fclose_r+0x76>
   844ec:	6b21      	ldr	r1, [r4, #48]	; 0x30
   844ee:	b141      	cbz	r1, 84502 <_fclose_r+0x52>
   844f0:	f104 0340 	add.w	r3, r4, #64	; 0x40
   844f4:	4299      	cmp	r1, r3
   844f6:	d002      	beq.n	844fe <_fclose_r+0x4e>
   844f8:	4628      	mov	r0, r5
   844fa:	f7fe fe53 	bl	831a4 <_free_r>
   844fe:	2300      	movs	r3, #0
   84500:	6323      	str	r3, [r4, #48]	; 0x30
   84502:	6c61      	ldr	r1, [r4, #68]	; 0x44
   84504:	b121      	cbz	r1, 84510 <_fclose_r+0x60>
   84506:	4628      	mov	r0, r5
   84508:	f7fe fe4c 	bl	831a4 <_free_r>
   8450c:	2300      	movs	r3, #0
   8450e:	6463      	str	r3, [r4, #68]	; 0x44
   84510:	f7fe fd7e 	bl	83010 <__sfp_lock_acquire>
   84514:	2300      	movs	r3, #0
   84516:	81a3      	strh	r3, [r4, #12]
   84518:	f7fe fd7c 	bl	83014 <__sfp_lock_release>
   8451c:	4630      	mov	r0, r6
   8451e:	bd70      	pop	{r4, r5, r6, pc}
   84520:	f7fe fcfc 	bl	82f1c <__sinit>
   84524:	e7cc      	b.n	844c0 <_fclose_r+0x10>
   84526:	4628      	mov	r0, r5
   84528:	6921      	ldr	r1, [r4, #16]
   8452a:	f7fe fe3b 	bl	831a4 <_free_r>
   8452e:	e7dd      	b.n	844ec <_fclose_r+0x3c>

00084530 <fclose>:
   84530:	4b02      	ldr	r3, [pc, #8]	; (8453c <fclose+0xc>)
   84532:	4601      	mov	r1, r0
   84534:	6818      	ldr	r0, [r3, #0]
   84536:	f7ff bfbb 	b.w	844b0 <_fclose_r>
   8453a:	bf00      	nop
   8453c:	20070568 	.word	0x20070568

00084540 <_fstat_r>:
   84540:	b538      	push	{r3, r4, r5, lr}
   84542:	4c08      	ldr	r4, [pc, #32]	; (84564 <_fstat_r+0x24>)
   84544:	2300      	movs	r3, #0
   84546:	4605      	mov	r5, r0
   84548:	4608      	mov	r0, r1
   8454a:	4611      	mov	r1, r2
   8454c:	6023      	str	r3, [r4, #0]
   8454e:	f7fd f931 	bl	817b4 <_fstat>
   84552:	1c43      	adds	r3, r0, #1
   84554:	d000      	beq.n	84558 <_fstat_r+0x18>
   84556:	bd38      	pop	{r3, r4, r5, pc}
   84558:	6823      	ldr	r3, [r4, #0]
   8455a:	2b00      	cmp	r3, #0
   8455c:	d0fb      	beq.n	84556 <_fstat_r+0x16>
   8455e:	602b      	str	r3, [r5, #0]
   84560:	bd38      	pop	{r3, r4, r5, pc}
   84562:	bf00      	nop
   84564:	20070c78 	.word	0x20070c78

00084568 <_isatty_r>:
   84568:	b538      	push	{r3, r4, r5, lr}
   8456a:	4c07      	ldr	r4, [pc, #28]	; (84588 <_isatty_r+0x20>)
   8456c:	2300      	movs	r3, #0
   8456e:	4605      	mov	r5, r0
   84570:	4608      	mov	r0, r1
   84572:	6023      	str	r3, [r4, #0]
   84574:	f7fd f924 	bl	817c0 <_isatty>
   84578:	1c43      	adds	r3, r0, #1
   8457a:	d000      	beq.n	8457e <_isatty_r+0x16>
   8457c:	bd38      	pop	{r3, r4, r5, pc}
   8457e:	6823      	ldr	r3, [r4, #0]
   84580:	2b00      	cmp	r3, #0
   84582:	d0fb      	beq.n	8457c <_isatty_r+0x14>
   84584:	602b      	str	r3, [r5, #0]
   84586:	bd38      	pop	{r3, r4, r5, pc}
   84588:	20070c78 	.word	0x20070c78

0008458c <_lseek_r>:
   8458c:	b570      	push	{r4, r5, r6, lr}
   8458e:	4c08      	ldr	r4, [pc, #32]	; (845b0 <_lseek_r+0x24>)
   84590:	4606      	mov	r6, r0
   84592:	2500      	movs	r5, #0
   84594:	4608      	mov	r0, r1
   84596:	4611      	mov	r1, r2
   84598:	461a      	mov	r2, r3
   8459a:	6025      	str	r5, [r4, #0]
   8459c:	f7fd f912 	bl	817c4 <_lseek>
   845a0:	1c43      	adds	r3, r0, #1
   845a2:	d000      	beq.n	845a6 <_lseek_r+0x1a>
   845a4:	bd70      	pop	{r4, r5, r6, pc}
   845a6:	6823      	ldr	r3, [r4, #0]
   845a8:	2b00      	cmp	r3, #0
   845aa:	d0fb      	beq.n	845a4 <_lseek_r+0x18>
   845ac:	6033      	str	r3, [r6, #0]
   845ae:	bd70      	pop	{r4, r5, r6, pc}
   845b0:	20070c78 	.word	0x20070c78

000845b4 <_read_r>:
   845b4:	b570      	push	{r4, r5, r6, lr}
   845b6:	4c08      	ldr	r4, [pc, #32]	; (845d8 <_read_r+0x24>)
   845b8:	4606      	mov	r6, r0
   845ba:	2500      	movs	r5, #0
   845bc:	4608      	mov	r0, r1
   845be:	4611      	mov	r1, r2
   845c0:	461a      	mov	r2, r3
   845c2:	6025      	str	r5, [r4, #0]
   845c4:	f7fb fed6 	bl	80374 <_read>
   845c8:	1c43      	adds	r3, r0, #1
   845ca:	d000      	beq.n	845ce <_read_r+0x1a>
   845cc:	bd70      	pop	{r4, r5, r6, pc}
   845ce:	6823      	ldr	r3, [r4, #0]
   845d0:	2b00      	cmp	r3, #0
   845d2:	d0fb      	beq.n	845cc <_read_r+0x18>
   845d4:	6033      	str	r3, [r6, #0]
   845d6:	bd70      	pop	{r4, r5, r6, pc}
   845d8:	20070c78 	.word	0x20070c78

000845dc <__aeabi_uldivmod>:
   845dc:	b94b      	cbnz	r3, 845f2 <__aeabi_uldivmod+0x16>
   845de:	b942      	cbnz	r2, 845f2 <__aeabi_uldivmod+0x16>
   845e0:	2900      	cmp	r1, #0
   845e2:	bf08      	it	eq
   845e4:	2800      	cmpeq	r0, #0
   845e6:	d002      	beq.n	845ee <__aeabi_uldivmod+0x12>
   845e8:	f04f 31ff 	mov.w	r1, #4294967295
   845ec:	4608      	mov	r0, r1
   845ee:	f000 b83b 	b.w	84668 <__aeabi_idiv0>
   845f2:	b082      	sub	sp, #8
   845f4:	46ec      	mov	ip, sp
   845f6:	e92d 5000 	stmdb	sp!, {ip, lr}
   845fa:	f000 f81d 	bl	84638 <__gnu_uldivmod_helper>
   845fe:	f8dd e004 	ldr.w	lr, [sp, #4]
   84602:	b002      	add	sp, #8
   84604:	bc0c      	pop	{r2, r3}
   84606:	4770      	bx	lr

00084608 <__gnu_ldivmod_helper>:
   84608:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8460c:	9e08      	ldr	r6, [sp, #32]
   8460e:	4614      	mov	r4, r2
   84610:	461d      	mov	r5, r3
   84612:	4680      	mov	r8, r0
   84614:	4689      	mov	r9, r1
   84616:	f000 f829 	bl	8466c <__divdi3>
   8461a:	fb04 f301 	mul.w	r3, r4, r1
   8461e:	fba4 ab00 	umull	sl, fp, r4, r0
   84622:	fb00 3205 	mla	r2, r0, r5, r3
   84626:	4493      	add	fp, r2
   84628:	ebb8 080a 	subs.w	r8, r8, sl
   8462c:	eb69 090b 	sbc.w	r9, r9, fp
   84630:	e9c6 8900 	strd	r8, r9, [r6]
   84634:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00084638 <__gnu_uldivmod_helper>:
   84638:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8463c:	9e08      	ldr	r6, [sp, #32]
   8463e:	4614      	mov	r4, r2
   84640:	461d      	mov	r5, r3
   84642:	4680      	mov	r8, r0
   84644:	4689      	mov	r9, r1
   84646:	f000 f961 	bl	8490c <__udivdi3>
   8464a:	fb00 f505 	mul.w	r5, r0, r5
   8464e:	fba0 ab04 	umull	sl, fp, r0, r4
   84652:	fb04 5401 	mla	r4, r4, r1, r5
   84656:	44a3      	add	fp, r4
   84658:	ebb8 080a 	subs.w	r8, r8, sl
   8465c:	eb69 090b 	sbc.w	r9, r9, fp
   84660:	e9c6 8900 	strd	r8, r9, [r6]
   84664:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00084668 <__aeabi_idiv0>:
   84668:	4770      	bx	lr
   8466a:	bf00      	nop

0008466c <__divdi3>:
   8466c:	2900      	cmp	r1, #0
   8466e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84672:	f2c0 80a1 	blt.w	847b8 <__divdi3+0x14c>
   84676:	2400      	movs	r4, #0
   84678:	2b00      	cmp	r3, #0
   8467a:	f2c0 8098 	blt.w	847ae <__divdi3+0x142>
   8467e:	4615      	mov	r5, r2
   84680:	4606      	mov	r6, r0
   84682:	460f      	mov	r7, r1
   84684:	2b00      	cmp	r3, #0
   84686:	d13f      	bne.n	84708 <__divdi3+0x9c>
   84688:	428a      	cmp	r2, r1
   8468a:	d958      	bls.n	8473e <__divdi3+0xd2>
   8468c:	fab2 f382 	clz	r3, r2
   84690:	b14b      	cbz	r3, 846a6 <__divdi3+0x3a>
   84692:	f1c3 0220 	rsb	r2, r3, #32
   84696:	fa01 f703 	lsl.w	r7, r1, r3
   8469a:	fa20 f202 	lsr.w	r2, r0, r2
   8469e:	409d      	lsls	r5, r3
   846a0:	fa00 f603 	lsl.w	r6, r0, r3
   846a4:	4317      	orrs	r7, r2
   846a6:	0c29      	lsrs	r1, r5, #16
   846a8:	fbb7 f2f1 	udiv	r2, r7, r1
   846ac:	fb01 7712 	mls	r7, r1, r2, r7
   846b0:	b2a8      	uxth	r0, r5
   846b2:	fb00 f302 	mul.w	r3, r0, r2
   846b6:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   846ba:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   846be:	42bb      	cmp	r3, r7
   846c0:	d909      	bls.n	846d6 <__divdi3+0x6a>
   846c2:	197f      	adds	r7, r7, r5
   846c4:	f102 3cff 	add.w	ip, r2, #4294967295
   846c8:	f080 8105 	bcs.w	848d6 <__divdi3+0x26a>
   846cc:	42bb      	cmp	r3, r7
   846ce:	f240 8102 	bls.w	848d6 <__divdi3+0x26a>
   846d2:	3a02      	subs	r2, #2
   846d4:	442f      	add	r7, r5
   846d6:	1aff      	subs	r7, r7, r3
   846d8:	fbb7 f3f1 	udiv	r3, r7, r1
   846dc:	fb01 7113 	mls	r1, r1, r3, r7
   846e0:	fb00 f003 	mul.w	r0, r0, r3
   846e4:	b2b6      	uxth	r6, r6
   846e6:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   846ea:	4288      	cmp	r0, r1
   846ec:	d908      	bls.n	84700 <__divdi3+0x94>
   846ee:	1949      	adds	r1, r1, r5
   846f0:	f103 37ff 	add.w	r7, r3, #4294967295
   846f4:	f080 80f1 	bcs.w	848da <__divdi3+0x26e>
   846f8:	4288      	cmp	r0, r1
   846fa:	f240 80ee 	bls.w	848da <__divdi3+0x26e>
   846fe:	3b02      	subs	r3, #2
   84700:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   84704:	2300      	movs	r3, #0
   84706:	e003      	b.n	84710 <__divdi3+0xa4>
   84708:	428b      	cmp	r3, r1
   8470a:	d90a      	bls.n	84722 <__divdi3+0xb6>
   8470c:	2300      	movs	r3, #0
   8470e:	461a      	mov	r2, r3
   84710:	4610      	mov	r0, r2
   84712:	4619      	mov	r1, r3
   84714:	b114      	cbz	r4, 8471c <__divdi3+0xb0>
   84716:	4240      	negs	r0, r0
   84718:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8471c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84720:	4770      	bx	lr
   84722:	fab3 f883 	clz	r8, r3
   84726:	f1b8 0f00 	cmp.w	r8, #0
   8472a:	f040 8088 	bne.w	8483e <__divdi3+0x1d2>
   8472e:	428b      	cmp	r3, r1
   84730:	d302      	bcc.n	84738 <__divdi3+0xcc>
   84732:	4282      	cmp	r2, r0
   84734:	f200 80e2 	bhi.w	848fc <__divdi3+0x290>
   84738:	2300      	movs	r3, #0
   8473a:	2201      	movs	r2, #1
   8473c:	e7e8      	b.n	84710 <__divdi3+0xa4>
   8473e:	b912      	cbnz	r2, 84746 <__divdi3+0xda>
   84740:	2301      	movs	r3, #1
   84742:	fbb3 f5f2 	udiv	r5, r3, r2
   84746:	fab5 f285 	clz	r2, r5
   8474a:	2a00      	cmp	r2, #0
   8474c:	d13a      	bne.n	847c4 <__divdi3+0x158>
   8474e:	1b7f      	subs	r7, r7, r5
   84750:	0c28      	lsrs	r0, r5, #16
   84752:	fa1f fc85 	uxth.w	ip, r5
   84756:	2301      	movs	r3, #1
   84758:	fbb7 f1f0 	udiv	r1, r7, r0
   8475c:	fb00 7711 	mls	r7, r0, r1, r7
   84760:	fb0c f201 	mul.w	r2, ip, r1
   84764:	ea4f 4816 	mov.w	r8, r6, lsr #16
   84768:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   8476c:	42ba      	cmp	r2, r7
   8476e:	d907      	bls.n	84780 <__divdi3+0x114>
   84770:	197f      	adds	r7, r7, r5
   84772:	f101 38ff 	add.w	r8, r1, #4294967295
   84776:	d202      	bcs.n	8477e <__divdi3+0x112>
   84778:	42ba      	cmp	r2, r7
   8477a:	f200 80c4 	bhi.w	84906 <__divdi3+0x29a>
   8477e:	4641      	mov	r1, r8
   84780:	1abf      	subs	r7, r7, r2
   84782:	fbb7 f2f0 	udiv	r2, r7, r0
   84786:	fb00 7012 	mls	r0, r0, r2, r7
   8478a:	fb0c fc02 	mul.w	ip, ip, r2
   8478e:	b2b6      	uxth	r6, r6
   84790:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   84794:	4584      	cmp	ip, r0
   84796:	d907      	bls.n	847a8 <__divdi3+0x13c>
   84798:	1940      	adds	r0, r0, r5
   8479a:	f102 37ff 	add.w	r7, r2, #4294967295
   8479e:	d202      	bcs.n	847a6 <__divdi3+0x13a>
   847a0:	4584      	cmp	ip, r0
   847a2:	f200 80ae 	bhi.w	84902 <__divdi3+0x296>
   847a6:	463a      	mov	r2, r7
   847a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   847ac:	e7b0      	b.n	84710 <__divdi3+0xa4>
   847ae:	43e4      	mvns	r4, r4
   847b0:	4252      	negs	r2, r2
   847b2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   847b6:	e762      	b.n	8467e <__divdi3+0x12>
   847b8:	4240      	negs	r0, r0
   847ba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   847be:	f04f 34ff 	mov.w	r4, #4294967295
   847c2:	e759      	b.n	84678 <__divdi3+0xc>
   847c4:	4095      	lsls	r5, r2
   847c6:	f1c2 0920 	rsb	r9, r2, #32
   847ca:	fa27 f109 	lsr.w	r1, r7, r9
   847ce:	fa26 f909 	lsr.w	r9, r6, r9
   847d2:	4097      	lsls	r7, r2
   847d4:	0c28      	lsrs	r0, r5, #16
   847d6:	fbb1 f8f0 	udiv	r8, r1, r0
   847da:	fb00 1118 	mls	r1, r0, r8, r1
   847de:	fa1f fc85 	uxth.w	ip, r5
   847e2:	fb0c f308 	mul.w	r3, ip, r8
   847e6:	ea49 0907 	orr.w	r9, r9, r7
   847ea:	ea4f 4719 	mov.w	r7, r9, lsr #16
   847ee:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   847f2:	428b      	cmp	r3, r1
   847f4:	fa06 f602 	lsl.w	r6, r6, r2
   847f8:	d908      	bls.n	8480c <__divdi3+0x1a0>
   847fa:	1949      	adds	r1, r1, r5
   847fc:	f108 32ff 	add.w	r2, r8, #4294967295
   84800:	d27a      	bcs.n	848f8 <__divdi3+0x28c>
   84802:	428b      	cmp	r3, r1
   84804:	d978      	bls.n	848f8 <__divdi3+0x28c>
   84806:	f1a8 0802 	sub.w	r8, r8, #2
   8480a:	4429      	add	r1, r5
   8480c:	1ac9      	subs	r1, r1, r3
   8480e:	fbb1 f3f0 	udiv	r3, r1, r0
   84812:	fb00 1713 	mls	r7, r0, r3, r1
   84816:	fb0c f203 	mul.w	r2, ip, r3
   8481a:	fa1f f989 	uxth.w	r9, r9
   8481e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   84822:	42ba      	cmp	r2, r7
   84824:	d907      	bls.n	84836 <__divdi3+0x1ca>
   84826:	197f      	adds	r7, r7, r5
   84828:	f103 31ff 	add.w	r1, r3, #4294967295
   8482c:	d260      	bcs.n	848f0 <__divdi3+0x284>
   8482e:	42ba      	cmp	r2, r7
   84830:	d95e      	bls.n	848f0 <__divdi3+0x284>
   84832:	3b02      	subs	r3, #2
   84834:	442f      	add	r7, r5
   84836:	1abf      	subs	r7, r7, r2
   84838:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8483c:	e78c      	b.n	84758 <__divdi3+0xec>
   8483e:	f1c8 0220 	rsb	r2, r8, #32
   84842:	fa25 f102 	lsr.w	r1, r5, r2
   84846:	fa03 fc08 	lsl.w	ip, r3, r8
   8484a:	fa27 f302 	lsr.w	r3, r7, r2
   8484e:	fa20 f202 	lsr.w	r2, r0, r2
   84852:	fa07 f708 	lsl.w	r7, r7, r8
   84856:	ea41 0c0c 	orr.w	ip, r1, ip
   8485a:	ea4f 491c 	mov.w	r9, ip, lsr #16
   8485e:	fbb3 f1f9 	udiv	r1, r3, r9
   84862:	fb09 3311 	mls	r3, r9, r1, r3
   84866:	fa1f fa8c 	uxth.w	sl, ip
   8486a:	fb0a fb01 	mul.w	fp, sl, r1
   8486e:	4317      	orrs	r7, r2
   84870:	0c3a      	lsrs	r2, r7, #16
   84872:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   84876:	459b      	cmp	fp, r3
   84878:	fa05 f008 	lsl.w	r0, r5, r8
   8487c:	d908      	bls.n	84890 <__divdi3+0x224>
   8487e:	eb13 030c 	adds.w	r3, r3, ip
   84882:	f101 32ff 	add.w	r2, r1, #4294967295
   84886:	d235      	bcs.n	848f4 <__divdi3+0x288>
   84888:	459b      	cmp	fp, r3
   8488a:	d933      	bls.n	848f4 <__divdi3+0x288>
   8488c:	3902      	subs	r1, #2
   8488e:	4463      	add	r3, ip
   84890:	ebcb 0303 	rsb	r3, fp, r3
   84894:	fbb3 f2f9 	udiv	r2, r3, r9
   84898:	fb09 3312 	mls	r3, r9, r2, r3
   8489c:	fb0a fa02 	mul.w	sl, sl, r2
   848a0:	b2bf      	uxth	r7, r7
   848a2:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   848a6:	45ba      	cmp	sl, r7
   848a8:	d908      	bls.n	848bc <__divdi3+0x250>
   848aa:	eb17 070c 	adds.w	r7, r7, ip
   848ae:	f102 33ff 	add.w	r3, r2, #4294967295
   848b2:	d21b      	bcs.n	848ec <__divdi3+0x280>
   848b4:	45ba      	cmp	sl, r7
   848b6:	d919      	bls.n	848ec <__divdi3+0x280>
   848b8:	3a02      	subs	r2, #2
   848ba:	4467      	add	r7, ip
   848bc:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   848c0:	fba5 0100 	umull	r0, r1, r5, r0
   848c4:	ebca 0707 	rsb	r7, sl, r7
   848c8:	428f      	cmp	r7, r1
   848ca:	f04f 0300 	mov.w	r3, #0
   848ce:	d30a      	bcc.n	848e6 <__divdi3+0x27a>
   848d0:	d005      	beq.n	848de <__divdi3+0x272>
   848d2:	462a      	mov	r2, r5
   848d4:	e71c      	b.n	84710 <__divdi3+0xa4>
   848d6:	4662      	mov	r2, ip
   848d8:	e6fd      	b.n	846d6 <__divdi3+0x6a>
   848da:	463b      	mov	r3, r7
   848dc:	e710      	b.n	84700 <__divdi3+0x94>
   848de:	fa06 f608 	lsl.w	r6, r6, r8
   848e2:	4286      	cmp	r6, r0
   848e4:	d2f5      	bcs.n	848d2 <__divdi3+0x266>
   848e6:	1e6a      	subs	r2, r5, #1
   848e8:	2300      	movs	r3, #0
   848ea:	e711      	b.n	84710 <__divdi3+0xa4>
   848ec:	461a      	mov	r2, r3
   848ee:	e7e5      	b.n	848bc <__divdi3+0x250>
   848f0:	460b      	mov	r3, r1
   848f2:	e7a0      	b.n	84836 <__divdi3+0x1ca>
   848f4:	4611      	mov	r1, r2
   848f6:	e7cb      	b.n	84890 <__divdi3+0x224>
   848f8:	4690      	mov	r8, r2
   848fa:	e787      	b.n	8480c <__divdi3+0x1a0>
   848fc:	4643      	mov	r3, r8
   848fe:	4642      	mov	r2, r8
   84900:	e706      	b.n	84710 <__divdi3+0xa4>
   84902:	3a02      	subs	r2, #2
   84904:	e750      	b.n	847a8 <__divdi3+0x13c>
   84906:	3902      	subs	r1, #2
   84908:	442f      	add	r7, r5
   8490a:	e739      	b.n	84780 <__divdi3+0x114>

0008490c <__udivdi3>:
   8490c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84910:	4614      	mov	r4, r2
   84912:	4605      	mov	r5, r0
   84914:	460e      	mov	r6, r1
   84916:	2b00      	cmp	r3, #0
   84918:	d143      	bne.n	849a2 <__udivdi3+0x96>
   8491a:	428a      	cmp	r2, r1
   8491c:	d953      	bls.n	849c6 <__udivdi3+0xba>
   8491e:	fab2 f782 	clz	r7, r2
   84922:	b157      	cbz	r7, 8493a <__udivdi3+0x2e>
   84924:	f1c7 0620 	rsb	r6, r7, #32
   84928:	fa20 f606 	lsr.w	r6, r0, r6
   8492c:	fa01 f307 	lsl.w	r3, r1, r7
   84930:	fa02 f407 	lsl.w	r4, r2, r7
   84934:	fa00 f507 	lsl.w	r5, r0, r7
   84938:	431e      	orrs	r6, r3
   8493a:	0c21      	lsrs	r1, r4, #16
   8493c:	fbb6 f2f1 	udiv	r2, r6, r1
   84940:	fb01 6612 	mls	r6, r1, r2, r6
   84944:	b2a0      	uxth	r0, r4
   84946:	fb00 f302 	mul.w	r3, r0, r2
   8494a:	0c2f      	lsrs	r7, r5, #16
   8494c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   84950:	42b3      	cmp	r3, r6
   84952:	d909      	bls.n	84968 <__udivdi3+0x5c>
   84954:	1936      	adds	r6, r6, r4
   84956:	f102 37ff 	add.w	r7, r2, #4294967295
   8495a:	f080 80fd 	bcs.w	84b58 <__udivdi3+0x24c>
   8495e:	42b3      	cmp	r3, r6
   84960:	f240 80fa 	bls.w	84b58 <__udivdi3+0x24c>
   84964:	3a02      	subs	r2, #2
   84966:	4426      	add	r6, r4
   84968:	1af6      	subs	r6, r6, r3
   8496a:	fbb6 f3f1 	udiv	r3, r6, r1
   8496e:	fb01 6113 	mls	r1, r1, r3, r6
   84972:	fb00 f003 	mul.w	r0, r0, r3
   84976:	b2ad      	uxth	r5, r5
   84978:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   8497c:	4288      	cmp	r0, r1
   8497e:	d908      	bls.n	84992 <__udivdi3+0x86>
   84980:	1909      	adds	r1, r1, r4
   84982:	f103 36ff 	add.w	r6, r3, #4294967295
   84986:	f080 80e9 	bcs.w	84b5c <__udivdi3+0x250>
   8498a:	4288      	cmp	r0, r1
   8498c:	f240 80e6 	bls.w	84b5c <__udivdi3+0x250>
   84990:	3b02      	subs	r3, #2
   84992:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   84996:	2300      	movs	r3, #0
   84998:	4610      	mov	r0, r2
   8499a:	4619      	mov	r1, r3
   8499c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   849a0:	4770      	bx	lr
   849a2:	428b      	cmp	r3, r1
   849a4:	d84c      	bhi.n	84a40 <__udivdi3+0x134>
   849a6:	fab3 f683 	clz	r6, r3
   849aa:	2e00      	cmp	r6, #0
   849ac:	d14f      	bne.n	84a4e <__udivdi3+0x142>
   849ae:	428b      	cmp	r3, r1
   849b0:	d302      	bcc.n	849b8 <__udivdi3+0xac>
   849b2:	4282      	cmp	r2, r0
   849b4:	f200 80dd 	bhi.w	84b72 <__udivdi3+0x266>
   849b8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   849bc:	2300      	movs	r3, #0
   849be:	2201      	movs	r2, #1
   849c0:	4610      	mov	r0, r2
   849c2:	4619      	mov	r1, r3
   849c4:	4770      	bx	lr
   849c6:	b912      	cbnz	r2, 849ce <__udivdi3+0xc2>
   849c8:	2401      	movs	r4, #1
   849ca:	fbb4 f4f2 	udiv	r4, r4, r2
   849ce:	fab4 f284 	clz	r2, r4
   849d2:	2a00      	cmp	r2, #0
   849d4:	f040 8082 	bne.w	84adc <__udivdi3+0x1d0>
   849d8:	1b09      	subs	r1, r1, r4
   849da:	0c26      	lsrs	r6, r4, #16
   849dc:	b2a7      	uxth	r7, r4
   849de:	2301      	movs	r3, #1
   849e0:	fbb1 f0f6 	udiv	r0, r1, r6
   849e4:	fb06 1110 	mls	r1, r6, r0, r1
   849e8:	fb07 f200 	mul.w	r2, r7, r0
   849ec:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   849f0:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   849f4:	428a      	cmp	r2, r1
   849f6:	d907      	bls.n	84a08 <__udivdi3+0xfc>
   849f8:	1909      	adds	r1, r1, r4
   849fa:	f100 3cff 	add.w	ip, r0, #4294967295
   849fe:	d202      	bcs.n	84a06 <__udivdi3+0xfa>
   84a00:	428a      	cmp	r2, r1
   84a02:	f200 80c8 	bhi.w	84b96 <__udivdi3+0x28a>
   84a06:	4660      	mov	r0, ip
   84a08:	1a89      	subs	r1, r1, r2
   84a0a:	fbb1 f2f6 	udiv	r2, r1, r6
   84a0e:	fb06 1112 	mls	r1, r6, r2, r1
   84a12:	fb07 f702 	mul.w	r7, r7, r2
   84a16:	b2ad      	uxth	r5, r5
   84a18:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   84a1c:	42af      	cmp	r7, r5
   84a1e:	d908      	bls.n	84a32 <__udivdi3+0x126>
   84a20:	192c      	adds	r4, r5, r4
   84a22:	f102 31ff 	add.w	r1, r2, #4294967295
   84a26:	f080 809b 	bcs.w	84b60 <__udivdi3+0x254>
   84a2a:	42a7      	cmp	r7, r4
   84a2c:	f240 8098 	bls.w	84b60 <__udivdi3+0x254>
   84a30:	3a02      	subs	r2, #2
   84a32:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   84a36:	4610      	mov	r0, r2
   84a38:	4619      	mov	r1, r3
   84a3a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84a3e:	4770      	bx	lr
   84a40:	2300      	movs	r3, #0
   84a42:	461a      	mov	r2, r3
   84a44:	4610      	mov	r0, r2
   84a46:	4619      	mov	r1, r3
   84a48:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   84a4c:	4770      	bx	lr
   84a4e:	f1c6 0520 	rsb	r5, r6, #32
   84a52:	fa22 f705 	lsr.w	r7, r2, r5
   84a56:	fa03 f406 	lsl.w	r4, r3, r6
   84a5a:	fa21 f305 	lsr.w	r3, r1, r5
   84a5e:	fa01 fb06 	lsl.w	fp, r1, r6
   84a62:	fa20 f505 	lsr.w	r5, r0, r5
   84a66:	433c      	orrs	r4, r7
   84a68:	ea4f 4814 	mov.w	r8, r4, lsr #16
   84a6c:	fbb3 fcf8 	udiv	ip, r3, r8
   84a70:	fb08 331c 	mls	r3, r8, ip, r3
   84a74:	fa1f f984 	uxth.w	r9, r4
   84a78:	fb09 fa0c 	mul.w	sl, r9, ip
   84a7c:	ea45 0b0b 	orr.w	fp, r5, fp
   84a80:	ea4f 451b 	mov.w	r5, fp, lsr #16
   84a84:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   84a88:	459a      	cmp	sl, r3
   84a8a:	fa02 f206 	lsl.w	r2, r2, r6
   84a8e:	d904      	bls.n	84a9a <__udivdi3+0x18e>
   84a90:	191b      	adds	r3, r3, r4
   84a92:	f10c 35ff 	add.w	r5, ip, #4294967295
   84a96:	d36f      	bcc.n	84b78 <__udivdi3+0x26c>
   84a98:	46ac      	mov	ip, r5
   84a9a:	ebca 0303 	rsb	r3, sl, r3
   84a9e:	fbb3 f5f8 	udiv	r5, r3, r8
   84aa2:	fb08 3315 	mls	r3, r8, r5, r3
   84aa6:	fb09 f905 	mul.w	r9, r9, r5
   84aaa:	fa1f fb8b 	uxth.w	fp, fp
   84aae:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   84ab2:	45b9      	cmp	r9, r7
   84ab4:	d904      	bls.n	84ac0 <__udivdi3+0x1b4>
   84ab6:	193f      	adds	r7, r7, r4
   84ab8:	f105 33ff 	add.w	r3, r5, #4294967295
   84abc:	d362      	bcc.n	84b84 <__udivdi3+0x278>
   84abe:	461d      	mov	r5, r3
   84ac0:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   84ac4:	fbac 2302 	umull	r2, r3, ip, r2
   84ac8:	ebc9 0707 	rsb	r7, r9, r7
   84acc:	429f      	cmp	r7, r3
   84ace:	f04f 0500 	mov.w	r5, #0
   84ad2:	d34a      	bcc.n	84b6a <__udivdi3+0x25e>
   84ad4:	d046      	beq.n	84b64 <__udivdi3+0x258>
   84ad6:	4662      	mov	r2, ip
   84ad8:	462b      	mov	r3, r5
   84ada:	e75d      	b.n	84998 <__udivdi3+0x8c>
   84adc:	4094      	lsls	r4, r2
   84ade:	f1c2 0920 	rsb	r9, r2, #32
   84ae2:	fa21 fc09 	lsr.w	ip, r1, r9
   84ae6:	4091      	lsls	r1, r2
   84ae8:	fa20 f909 	lsr.w	r9, r0, r9
   84aec:	0c26      	lsrs	r6, r4, #16
   84aee:	fbbc f8f6 	udiv	r8, ip, r6
   84af2:	fb06 cc18 	mls	ip, r6, r8, ip
   84af6:	b2a7      	uxth	r7, r4
   84af8:	fb07 f308 	mul.w	r3, r7, r8
   84afc:	ea49 0901 	orr.w	r9, r9, r1
   84b00:	ea4f 4119 	mov.w	r1, r9, lsr #16
   84b04:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   84b08:	4563      	cmp	r3, ip
   84b0a:	fa00 f502 	lsl.w	r5, r0, r2
   84b0e:	d909      	bls.n	84b24 <__udivdi3+0x218>
   84b10:	eb1c 0c04 	adds.w	ip, ip, r4
   84b14:	f108 32ff 	add.w	r2, r8, #4294967295
   84b18:	d23b      	bcs.n	84b92 <__udivdi3+0x286>
   84b1a:	4563      	cmp	r3, ip
   84b1c:	d939      	bls.n	84b92 <__udivdi3+0x286>
   84b1e:	f1a8 0802 	sub.w	r8, r8, #2
   84b22:	44a4      	add	ip, r4
   84b24:	ebc3 0c0c 	rsb	ip, r3, ip
   84b28:	fbbc f3f6 	udiv	r3, ip, r6
   84b2c:	fb06 c113 	mls	r1, r6, r3, ip
   84b30:	fb07 f203 	mul.w	r2, r7, r3
   84b34:	fa1f f989 	uxth.w	r9, r9
   84b38:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   84b3c:	428a      	cmp	r2, r1
   84b3e:	d907      	bls.n	84b50 <__udivdi3+0x244>
   84b40:	1909      	adds	r1, r1, r4
   84b42:	f103 30ff 	add.w	r0, r3, #4294967295
   84b46:	d222      	bcs.n	84b8e <__udivdi3+0x282>
   84b48:	428a      	cmp	r2, r1
   84b4a:	d920      	bls.n	84b8e <__udivdi3+0x282>
   84b4c:	3b02      	subs	r3, #2
   84b4e:	4421      	add	r1, r4
   84b50:	1a89      	subs	r1, r1, r2
   84b52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   84b56:	e743      	b.n	849e0 <__udivdi3+0xd4>
   84b58:	463a      	mov	r2, r7
   84b5a:	e705      	b.n	84968 <__udivdi3+0x5c>
   84b5c:	4633      	mov	r3, r6
   84b5e:	e718      	b.n	84992 <__udivdi3+0x86>
   84b60:	460a      	mov	r2, r1
   84b62:	e766      	b.n	84a32 <__udivdi3+0x126>
   84b64:	40b0      	lsls	r0, r6
   84b66:	4290      	cmp	r0, r2
   84b68:	d2b5      	bcs.n	84ad6 <__udivdi3+0x1ca>
   84b6a:	f10c 32ff 	add.w	r2, ip, #4294967295
   84b6e:	2300      	movs	r3, #0
   84b70:	e712      	b.n	84998 <__udivdi3+0x8c>
   84b72:	4633      	mov	r3, r6
   84b74:	4632      	mov	r2, r6
   84b76:	e70f      	b.n	84998 <__udivdi3+0x8c>
   84b78:	459a      	cmp	sl, r3
   84b7a:	d98d      	bls.n	84a98 <__udivdi3+0x18c>
   84b7c:	f1ac 0c02 	sub.w	ip, ip, #2
   84b80:	4423      	add	r3, r4
   84b82:	e78a      	b.n	84a9a <__udivdi3+0x18e>
   84b84:	45b9      	cmp	r9, r7
   84b86:	d99a      	bls.n	84abe <__udivdi3+0x1b2>
   84b88:	3d02      	subs	r5, #2
   84b8a:	4427      	add	r7, r4
   84b8c:	e798      	b.n	84ac0 <__udivdi3+0x1b4>
   84b8e:	4603      	mov	r3, r0
   84b90:	e7de      	b.n	84b50 <__udivdi3+0x244>
   84b92:	4690      	mov	r8, r2
   84b94:	e7c6      	b.n	84b24 <__udivdi3+0x218>
   84b96:	3802      	subs	r0, #2
   84b98:	4421      	add	r1, r4
   84b9a:	e735      	b.n	84a08 <__udivdi3+0xfc>
   84b9c:	206d7241 	.word	0x206d7241
   84ba0:	74696e69 	.word	0x74696e69
   84ba4:	696c6169 	.word	0x696c6169
   84ba8:	3f64657a 	.word	0x3f64657a
   84bac:	00000a0d 	.word	0x00000a0d
   84bb0:	6b636950 	.word	0x6b636950
   84bb4:	20707520 	.word	0x20707520
   84bb8:	74617473 	.word	0x74617473
   84bbc:	203a7375 	.word	0x203a7375
   84bc0:	0a0d6425 	.word	0x0a0d6425
   84bc4:	00000000 	.word	0x00000000
   84bc8:	69736f50 	.word	0x69736f50
   84bcc:	6e6f6974 	.word	0x6e6f6974
   84bd0:	726f6620 	.word	0x726f6620
   84bd4:	636f7320 	.word	0x636f7320
   84bd8:	25203a6b 	.word	0x25203a6b
   84bdc:	25202c64 	.word	0x25202c64
   84be0:	000a0d64 	.word	0x000a0d64
   84be4:	69736f50 	.word	0x69736f50
   84be8:	6e6f6974 	.word	0x6e6f6974
   84bec:	726f6620 	.word	0x726f6620
   84bf0:	62756320 	.word	0x62756320
   84bf4:	25203a65 	.word	0x25203a65
   84bf8:	25202c64 	.word	0x25202c64
   84bfc:	000a0d64 	.word	0x000a0d64
   84c00:	69736f50 	.word	0x69736f50
   84c04:	6e6f6974 	.word	0x6e6f6974
   84c08:	726f6620 	.word	0x726f6620
   84c0c:	616c6720 	.word	0x616c6720
   84c10:	203a7373 	.word	0x203a7373
   84c14:	202c6425 	.word	0x202c6425
   84c18:	0a0d6425 	.word	0x0a0d6425
   84c1c:	00000000 	.word	0x00000000
   84c20:	69736f50 	.word	0x69736f50
   84c24:	6e6f6974 	.word	0x6e6f6974
   84c28:	726f6620 	.word	0x726f6620
   84c2c:	786f6220 	.word	0x786f6220
   84c30:	6425203a 	.word	0x6425203a
   84c34:	6425202c 	.word	0x6425202c
   84c38:	00000a0d 	.word	0x00000a0d
   84c3c:	706f7244 	.word	0x706f7244
   84c40:	66666f20 	.word	0x66666f20
   84c44:	61747320 	.word	0x61747320
   84c48:	3a737574 	.word	0x3a737574
   84c4c:	0d642520 	.word	0x0d642520
   84c50:	0000000a 	.word	0x0000000a
   84c54:	00000001 	.word	0x00000001
   84c58:	00000002 	.word	0x00000002
   84c5c:	00000004 	.word	0x00000004
   84c60:	00000008 	.word	0x00000008
   84c64:	00000010 	.word	0x00000010
   84c68:	00000020 	.word	0x00000020
   84c6c:	00000040 	.word	0x00000040
   84c70:	00000080 	.word	0x00000080
   84c74:	00000100 	.word	0x00000100
   84c78:	00000200 	.word	0x00000200
   84c7c:	00000400 	.word	0x00000400
   84c80:	7473614d 	.word	0x7473614d
   84c84:	69207265 	.word	0x69207265
   84c88:	6974696e 	.word	0x6974696e
   84c8c:	7a696c61 	.word	0x7a696c61
   84c90:	0a0d6465 	.word	0x0a0d6465
   84c94:	00000000 	.word	0x00000000
   84c98:	646e6553 	.word	0x646e6553
   84c9c:	3a676e69 	.word	0x3a676e69
   84ca0:	2c782520 	.word	0x2c782520
   84ca4:	2c782520 	.word	0x2c782520
   84ca8:	0d782520 	.word	0x0d782520
   84cac:	0000000a 	.word	0x0000000a
   84cb0:	65636552 	.word	0x65636552
   84cb4:	6e697669 	.word	0x6e697669
   84cb8:	25203a67 	.word	0x25203a67
   84cbc:	25202c78 	.word	0x25202c78
   84cc0:	25202c78 	.word	0x25202c78
   84cc4:	000a0d78 	.word	0x000a0d78
   84cc8:	6f6c7241 	.word	0x6f6c7241
   84ccc:	6e616320 	.word	0x6e616320
   84cd0:	63697020 	.word	0x63697020
   84cd4:	7075206b 	.word	0x7075206b
   84cd8:	6c6c6120 	.word	0x6c6c6120
   84cdc:	6a626f20 	.word	0x6a626f20
   84ce0:	73746365 	.word	0x73746365
   84ce4:	74697720 	.word	0x74697720
   84ce8:	74756f68 	.word	0x74756f68
   84cec:	696f6720 	.word	0x696f6720
   84cf0:	7420676e 	.word	0x7420676e
   84cf4:	6f62206f 	.word	0x6f62206f
   84cf8:	6e692078 	.word	0x6e692078
   84cfc:	7465622d 	.word	0x7465622d
   84d00:	6e656577 	.word	0x6e656577
   84d04:	63697020 	.word	0x63697020
   84d08:	70752d6b 	.word	0x70752d6b
   84d0c:	0a0d2173 	.word	0x0a0d2173
   84d10:	00000000 	.word	0x00000000
   84d14:	6f6c7241 	.word	0x6f6c7241
   84d18:	6e616320 	.word	0x6e616320
   84d1c:	20746f6e 	.word	0x20746f6e
   84d20:	6b636970 	.word	0x6b636970
   84d24:	20707520 	.word	0x20707520
   84d28:	206c6c61 	.word	0x206c6c61
   84d2c:	656a626f 	.word	0x656a626f
   84d30:	20737463 	.word	0x20737463
   84d34:	68746977 	.word	0x68746977
   84d38:	2074756f 	.word	0x2074756f
   84d3c:	6e696f67 	.word	0x6e696f67
   84d40:	6f742067 	.word	0x6f742067
   84d44:	786f6220 	.word	0x786f6220
   84d48:	2d6e6920 	.word	0x2d6e6920
   84d4c:	77746562 	.word	0x77746562
   84d50:	206e6565 	.word	0x206e6565
   84d54:	6b636970 	.word	0x6b636970
   84d58:	7370752d 	.word	0x7370752d
   84d5c:	000a0d21 	.word	0x000a0d21
   84d60:	69736f50 	.word	0x69736f50
   84d64:	6e6f6974 	.word	0x6e6f6974
   84d68:	31782820 	.word	0x31782820
   84d6c:	3179202c 	.word	0x3179202c
   84d70:	25203a29 	.word	0x25203a29
   84d74:	25202c64 	.word	0x25202c64
   84d78:	000a0d64 	.word	0x000a0d64
   84d7c:	69736f50 	.word	0x69736f50
   84d80:	6e6f6974 	.word	0x6e6f6974
   84d84:	6f6f6320 	.word	0x6f6f6320
   84d88:	70206472 	.word	0x70206472
   84d8c:	65736572 	.word	0x65736572
   84d90:	2820746e 	.word	0x2820746e
   84d94:	202c3178 	.word	0x202c3178
   84d98:	3a293179 	.word	0x3a293179
   84d9c:	2c642520 	.word	0x2c642520
   84da0:	0d642520 	.word	0x0d642520
   84da4:	0000000a 	.word	0x0000000a
   84da8:	74736554 	.word	0x74736554
   84dac:	64656d20 	.word	0x64656d20
   84db0:	756f4420 	.word	0x756f4420
   84db4:	20656c62 	.word	0x20656c62
   84db8:	2c317828 	.word	0x2c317828
   84dbc:	29317920 	.word	0x29317920
   84dc0:	6425203a 	.word	0x6425203a
   84dc4:	6425202c 	.word	0x6425202c
   84dc8:	00000a0d 	.word	0x00000a0d
   84dcc:	00000043 	.word	0x00000043

00084dd0 <_global_impure_ptr>:
   84dd0:	20070140 33323130 37363534 42413938     @.. 0123456789AB
   84de0:	46454443 00000000 33323130 37363534     CDEF....01234567
   84df0:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   84e00:	0000296c                                l)..

00084e04 <zeroes.6721>:
   84e04:	30303030 30303030 30303030 30303030     0000000000000000

00084e14 <blanks.6720>:
   84e14:	20202020 20202020 20202020 20202020                     

00084e24 <_init>:
   84e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84e26:	bf00      	nop
   84e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84e2a:	bc08      	pop	{r3}
   84e2c:	469e      	mov	lr, r3
   84e2e:	4770      	bx	lr

00084e30 <__init_array_start>:
   84e30:	00082d7d 	.word	0x00082d7d

00084e34 <__frame_dummy_init_array_entry>:
   84e34:	00080119                                ....

00084e38 <_fini>:
   84e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84e3a:	bf00      	nop
   84e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84e3e:	bc08      	pop	{r3}
   84e40:	469e      	mov	lr, r3
   84e42:	4770      	bx	lr

00084e44 <__fini_array_start>:
   84e44:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4b14      	ldr	r3, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20070048:	f022 0203 	bic.w	r2, r2, #3
2007004c:	f042 0201 	orr.w	r2, r2, #1
20070050:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	461a      	mov	r2, r3
20070054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070056:	f013 0f08 	tst.w	r3, #8
2007005a:	d0fb      	beq.n	20070054 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005c:	4a11      	ldr	r2, [pc, #68]	; (200700a4 <SystemInit+0x98>)
2007005e:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
20070060:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070062:	461a      	mov	r2, r3
20070064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070066:	f013 0f02 	tst.w	r3, #2
2007006a:	d0fb      	beq.n	20070064 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006c:	2211      	movs	r2, #17
2007006e:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
20070070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070072:	461a      	mov	r2, r3
20070074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070076:	f013 0f08 	tst.w	r3, #8
2007007a:	d0fb      	beq.n	20070074 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007c:	2212      	movs	r2, #18
2007007e:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
20070080:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070082:	461a      	mov	r2, r3
20070084:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070086:	f013 0f08 	tst.w	r3, #8
2007008a:	d0fb      	beq.n	20070084 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008c:	4a06      	ldr	r2, [pc, #24]	; (200700a8 <SystemInit+0x9c>)
2007008e:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
20070090:	601a      	str	r2, [r3, #0]
20070092:	4770      	bx	lr
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	2007013c 	.word	0x2007013c

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <xNextTaskUnblockTime>:
20070138:	0000ffff                                ....

2007013c <SystemCoreClock>:
2007013c:	003d0900                                ..=.

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	00084dcc 00000000 00000000 00000000     .M..............
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <_impure_ptr>:
20070568:	20070140                                @.. 

2007056c <lc_ctype_charset>:
2007056c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007058c <__mb_cur_max>:
2007058c:	00000001                                ....

20070590 <__malloc_av_>:
	...
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 

20070998 <__malloc_trim_threshold>:
20070998:	00020000                                ....

2007099c <__malloc_sbrk_base>:
2007099c:	ffffffff                                ....

200709a0 <__wctomb>:
200709a0:	000843a1                                .C..
