============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Wed Sep 18 11:34:55 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 10 view nodes, 83 trigger nets, 83 data nets.
KIT-1004 : Chipwatcher code = 1010100011011011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=228) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=228) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011100) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=10,BUS_DIN_NUM=83,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb011100,32'sb0110,32'sb01,32'sb01000,32'sb01000,32'sb01000,32'sb0110,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb011110,32'sb0100100,32'sb0100101,32'sb0101101,32'sb0110101,32'sb0111101,32'sb01000011},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb01001000,32'sb01011000,32'sb01011110,32'sb01110010,32'sb010000110,32'sb010011010,32'sb010101010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2954/46 useful/useless nets, 1584/23 useful/useless insts
SYN-1016 : Merged 48 instances.
SYN-1032 : 2415/6 useful/useless nets, 2248/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2399/16 useful/useless nets, 2236/12 useful/useless insts
SYN-1021 : Optimized 7 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 7 mux instances.
SYN-1015 : Optimize round 1, 684 better
SYN-1014 : Optimize round 2
SYN-1032 : 1808/105 useful/useless nets, 1645/112 useful/useless insts
SYN-1015 : Optimize round 2, 224 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.869225s wall, 0.890625s user + 0.968750s system = 1.859375s CPU (99.5%)

RUN-1004 : used memory is 116 MB, reserved memory is 86 MB, peak memory is 118 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1844/330 useful/useless nets, 1717/87 useful/useless insts
SYN-1016 : Merged 34 instances.
SYN-2571 : Optimize after map_dsp, round 1, 451 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 80 instances.
SYN-2501 : Optimize round 1, 162 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 24 macro adder
SYN-1019 : Optimized 29 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1032 : 2546/4 useful/useless nets, 2419/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 10045, tnet num: 2546, tinst num: 2418, tnode num: 12829, tedge num: 14996.
TMR-2508 : Levelizing timing graph completed, there are 77 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2546 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 408 (3.34), #lev = 7 (1.51)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 399 (3.36), #lev = 6 (1.45)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 827 instances into 399 LUTs, name keeping = 68%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 642 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 224 adder to BLE ...
SYN-4008 : Packed 224 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.887008s wall, 1.765625s user + 1.109375s system = 2.875000s CPU (99.6%)

RUN-1004 : used memory is 123 MB, reserved memory is 93 MB, peak memory is 146 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 WARNING: The kept net U2_control/angle[25] will be merged to another kept net U2_control/data_out[25]
SYN-5055 WARNING: The kept net U2_control/angle[24] will be merged to another kept net U2_control/data_out[24]
SYN-5055 WARNING: The kept net U2_control/angle[23] will be merged to another kept net U2_control/data_out[23]
SYN-5055 WARNING: The kept net U2_control/angle[22] will be merged to another kept net U2_control/data_out[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1759/1 useful/useless nets, 1592/0 useful/useless insts
SYN-4016 : Net U2_control/clk driven by BUFG (254 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (474 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1593 instances
RUN-0007 : 565 luts, 779 seqs, 135 mslices, 58 lslices, 11 pads, 38 brams, 0 dsps
RUN-1001 : There are total 1760 nets
RUN-1001 : 824 nets have 2 pins
RUN-1001 : 792 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 27 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     306     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     470     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1591 instances, 565 luts, 779 seqs, 193 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8292, tnet num: 1758, tinst num: 1591, tnode num: 11334, tedge num: 13693.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1758 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.173970s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 485376
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1591.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 384085, overlap = 85.5
PHY-3002 : Step(2): len = 319714, overlap = 85.5
PHY-3002 : Step(3): len = 282004, overlap = 85.5
PHY-3002 : Step(4): len = 257411, overlap = 85.5
PHY-3002 : Step(5): len = 232924, overlap = 85.5
PHY-3002 : Step(6): len = 207780, overlap = 85.5
PHY-3002 : Step(7): len = 188886, overlap = 85.8125
PHY-3002 : Step(8): len = 171105, overlap = 87
PHY-3002 : Step(9): len = 156658, overlap = 89.75
PHY-3002 : Step(10): len = 145674, overlap = 90.6875
PHY-3002 : Step(11): len = 133651, overlap = 92.0312
PHY-3002 : Step(12): len = 120130, overlap = 92.875
PHY-3002 : Step(13): len = 114151, overlap = 92.5
PHY-3002 : Step(14): len = 105863, overlap = 91.875
PHY-3002 : Step(15): len = 96177.9, overlap = 89.7812
PHY-3002 : Step(16): len = 91547, overlap = 88
PHY-3002 : Step(17): len = 85290.7, overlap = 86.0625
PHY-3002 : Step(18): len = 78223.3, overlap = 85.9375
PHY-3002 : Step(19): len = 74461.6, overlap = 87.6562
PHY-3002 : Step(20): len = 69670.2, overlap = 91.7188
PHY-3002 : Step(21): len = 65655.3, overlap = 94.1875
PHY-3002 : Step(22): len = 61671.1, overlap = 94.9375
PHY-3002 : Step(23): len = 56004.3, overlap = 92.9688
PHY-3002 : Step(24): len = 51115.2, overlap = 94.7188
PHY-3002 : Step(25): len = 48345.3, overlap = 95.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.27244e-06
PHY-3002 : Step(26): len = 50435, overlap = 94.2188
PHY-3002 : Step(27): len = 52624.5, overlap = 92
PHY-3002 : Step(28): len = 49638.8, overlap = 82.4062
PHY-3002 : Step(29): len = 48633.9, overlap = 76.4688
PHY-3002 : Step(30): len = 48211.4, overlap = 69.3125
PHY-3002 : Step(31): len = 46938.4, overlap = 69.3125
PHY-3002 : Step(32): len = 45857.7, overlap = 62.5
PHY-3002 : Step(33): len = 45459, overlap = 69.0625
PHY-3002 : Step(34): len = 44465.1, overlap = 68.9062
PHY-3002 : Step(35): len = 44037.8, overlap = 65.9375
PHY-3002 : Step(36): len = 42834.1, overlap = 66.2812
PHY-3002 : Step(37): len = 41705.6, overlap = 70.6875
PHY-3002 : Step(38): len = 40161, overlap = 77.9375
PHY-3002 : Step(39): len = 37961.6, overlap = 80.9688
PHY-3002 : Step(40): len = 36724.4, overlap = 79.2812
PHY-3002 : Step(41): len = 36325, overlap = 79.3438
PHY-3002 : Step(42): len = 35510.1, overlap = 77.1875
PHY-3002 : Step(43): len = 34985.3, overlap = 75.3125
PHY-3002 : Step(44): len = 34181.4, overlap = 73.5938
PHY-3002 : Step(45): len = 33606.5, overlap = 73.9375
PHY-3002 : Step(46): len = 32754.9, overlap = 78
PHY-3002 : Step(47): len = 32501.2, overlap = 70.25
PHY-3002 : Step(48): len = 32383.9, overlap = 70.5938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.54488e-06
PHY-3002 : Step(49): len = 33163.9, overlap = 68.875
PHY-3002 : Step(50): len = 33523.9, overlap = 68.9375
PHY-3002 : Step(51): len = 33682, overlap = 69
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.70898e-05
PHY-3002 : Step(52): len = 34583.7, overlap = 69
PHY-3002 : Step(53): len = 34807.1, overlap = 75.75
PHY-3002 : Step(54): len = 35041.2, overlap = 75.7188
PHY-3002 : Step(55): len = 34955, overlap = 75.7812
PHY-3002 : Step(56): len = 34896.2, overlap = 73.3438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012896s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (484.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1758 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.044635s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.58992e-06
PHY-3002 : Step(57): len = 41327.2, overlap = 44.3125
PHY-3002 : Step(58): len = 41421.9, overlap = 43.625
PHY-3002 : Step(59): len = 41222.9, overlap = 44.0625
PHY-3002 : Step(60): len = 41333.5, overlap = 45.1562
PHY-3002 : Step(61): len = 41504.9, overlap = 45
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.17983e-06
PHY-3002 : Step(62): len = 41220.9, overlap = 45
PHY-3002 : Step(63): len = 41253.1, overlap = 45.0625
PHY-3002 : Step(64): len = 41277.7, overlap = 44.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.43597e-05
PHY-3002 : Step(65): len = 41171.8, overlap = 44.9688
PHY-3002 : Step(66): len = 41193.5, overlap = 44.0938
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1758 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.043860s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (71.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.88767e-05
PHY-3002 : Step(67): len = 41502.4, overlap = 80
PHY-3002 : Step(68): len = 41631.4, overlap = 79
PHY-3002 : Step(69): len = 41647.7, overlap = 79.9688
PHY-3002 : Step(70): len = 42004.2, overlap = 78.8125
PHY-3002 : Step(71): len = 43338.3, overlap = 76.2812
PHY-3002 : Step(72): len = 43285.2, overlap = 75.4688
PHY-3002 : Step(73): len = 43103.4, overlap = 75.25
PHY-3002 : Step(74): len = 43053.7, overlap = 75
PHY-3002 : Step(75): len = 42832.2, overlap = 75.75
PHY-3002 : Step(76): len = 42717.2, overlap = 72.9062
PHY-3002 : Step(77): len = 42807.2, overlap = 73.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.77533e-05
PHY-3002 : Step(78): len = 42677.8, overlap = 71.1562
PHY-3002 : Step(79): len = 42677.8, overlap = 71.1562
PHY-3002 : Step(80): len = 42632.5, overlap = 71.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.55067e-05
PHY-3002 : Step(81): len = 43315.5, overlap = 68.3438
PHY-3002 : Step(82): len = 43503.6, overlap = 68.25
PHY-3002 : Step(83): len = 43560.5, overlap = 66.4375
PHY-3002 : Step(84): len = 43867.9, overlap = 58
PHY-3002 : Step(85): len = 44010.1, overlap = 57.3125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000151013
PHY-3002 : Step(86): len = 43824.4, overlap = 57
PHY-3002 : Step(87): len = 44141.3, overlap = 54.6562
PHY-3002 : Step(88): len = 44303.5, overlap = 54.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000294089
PHY-3002 : Step(89): len = 44425.1, overlap = 54.375
PHY-3002 : Step(90): len = 44768.4, overlap = 52.1875
PHY-3002 : Step(91): len = 46528, overlap = 44.6562
PHY-3002 : Step(92): len = 46119.2, overlap = 45.3438
PHY-3002 : Step(93): len = 45925.7, overlap = 44.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000588178
PHY-3002 : Step(94): len = 45804.5, overlap = 44.625
PHY-3002 : Step(95): len = 45810, overlap = 44.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00117636
PHY-3002 : Step(96): len = 46274.1, overlap = 40.0938
PHY-3002 : Step(97): len = 46604.2, overlap = 40.0312
PHY-3002 : Step(98): len = 46971.3, overlap = 38.4375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00235271
PHY-3002 : Step(99): len = 46757.9, overlap = 37.2812
PHY-3002 : Step(100): len = 46757.9, overlap = 37.2812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00470542
PHY-3002 : Step(101): len = 46998.4, overlap = 36.8438
PHY-3002 : Step(102): len = 47110.2, overlap = 36.8125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00941084
PHY-3002 : Step(103): len = 47250.5, overlap = 36.5938
PHY-3002 : Step(104): len = 47378.5, overlap = 36.0625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0188217
PHY-3002 : Step(105): len = 47373.4, overlap = 36.0312
PHY-3002 : Step(106): len = 47333.1, overlap = 38.0625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0376434
PHY-3002 : Step(107): len = 47344, overlap = 38.0312
PHY-3002 : Step(108): len = 47344, overlap = 38.0312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8292, tnet num: 1758, tinst num: 1591, tnode num: 11334, tedge num: 13693.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 91.03 peak overflow 3.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1760.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61648, over cnt = 264(0%), over = 826, worst = 21
PHY-1001 : End global iterations;  0.168793s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (129.6%)

PHY-1001 : Congestion index: top1 = 36.42, top5 = 24.09, top10 = 17.49, top15 = 12.84.
PHY-1001 : End incremental global routing;  0.227536s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (116.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1758 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.054402s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (114.9%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1574 has valid locations, 37 needs to be replaced
PHY-3001 : design contains 1627 instances, 565 luts, 815 seqs, 193 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 47642.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8436, tnet num: 1794, tinst num: 1627, tnode num: 11586, tedge num: 13909.
TMR-2508 : Levelizing timing graph completed, there are 41 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1794 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.206646s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(109): len = 48229.2, overlap = 0.53125
PHY-3002 : Step(110): len = 48787.8, overlap = 0.53125
PHY-3002 : Step(111): len = 49118.3, overlap = 0.53125
PHY-3002 : Step(112): len = 49226.2, overlap = 0.53125
PHY-3002 : Step(113): len = 49247.7, overlap = 0.53125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1794 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.045124s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000767159
PHY-3002 : Step(114): len = 49063.9, overlap = 38.1562
PHY-3002 : Step(115): len = 48872.1, overlap = 38.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00153432
PHY-3002 : Step(116): len = 48869.7, overlap = 38.2188
PHY-3002 : Step(117): len = 48869.7, overlap = 38.2188
PHY-3001 : Final: Len = 48869.7, Over = 38.2188
PHY-3001 : End incremental placement;  0.452796s wall, 0.437500s user + 0.343750s system = 0.781250s CPU (172.5%)

OPT-1001 : Total overflow 91.84 peak overflow 3.81
OPT-1001 : End high-fanout net optimization;  0.777714s wall, 0.890625s user + 0.390625s system = 1.281250s CPU (164.7%)

OPT-1001 : Current memory(MB): used = 191, reserve = 160, peak = 191.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1262/1796.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 63600, over cnt = 256(0%), over = 817, worst = 21
PHY-1002 : len = 68456, over cnt = 181(0%), over = 382, worst = 10
PHY-1002 : len = 71272, over cnt = 55(0%), over = 111, worst = 8
PHY-1002 : len = 72616, over cnt = 13(0%), over = 24, worst = 6
PHY-1002 : len = 72904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.196667s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (135.1%)

PHY-1001 : Congestion index: top1 = 34.66, top5 = 24.38, top10 = 18.79, top15 = 14.34.
OPT-1001 : End congestion update;  0.245768s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (120.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1794 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.044446s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.5%)

OPT-0007 : Start: WNS 175 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 275 TNS 0 NUM_FEPS 0 with 3 cells processed and 200 slack improved
OPT-0007 : Iter 2: improved WNS 275 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.292853s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (117.4%)

OPT-1001 : Current memory(MB): used = 189, reserve = 158, peak = 191.
OPT-1001 : End physical optimization;  1.243917s wall, 1.375000s user + 0.437500s system = 1.812500s CPU (145.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 565 LUT to BLE ...
SYN-4008 : Packed 565 LUT and 174 SEQ to BLE.
SYN-4003 : Packing 641 remaining SEQ's ...
SYN-4005 : Packed 370 SEQ with LUT/SLICE
SYN-4006 : 62 single LUT's are left
SYN-4006 : 271 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 836/1195 primitive instances ...
PHY-3001 : End packing;  0.064888s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.3%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 703 instances
RUN-1001 : 324 mslices, 323 lslices, 11 pads, 38 brams, 0 dsps
RUN-1001 : There are total 1628 nets
RUN-1001 : 647 nets have 2 pins
RUN-1001 : 831 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 701 instances, 647 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 49538.6, Over = 53.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7218, tnet num: 1626, tinst num: 701, tnode num: 9444, tedge num: 12184.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.201718s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.46711e-05
PHY-3002 : Step(118): len = 48439.8, overlap = 53.75
PHY-3002 : Step(119): len = 48137.1, overlap = 55.75
PHY-3002 : Step(120): len = 47790.2, overlap = 54.5
PHY-3002 : Step(121): len = 47611.9, overlap = 55
PHY-3002 : Step(122): len = 47670.8, overlap = 54.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.93421e-05
PHY-3002 : Step(123): len = 47892.4, overlap = 53.5
PHY-3002 : Step(124): len = 48186.9, overlap = 52.75
PHY-3002 : Step(125): len = 48433.5, overlap = 51.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000138684
PHY-3002 : Step(126): len = 49020.3, overlap = 48
PHY-3002 : Step(127): len = 49432.1, overlap = 46.25
PHY-3002 : Step(128): len = 49641.3, overlap = 43.5
PHY-3002 : Step(129): len = 49972.2, overlap = 39.5
PHY-3002 : Step(130): len = 50162, overlap = 38
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.129819s wall, 0.046875s user + 0.390625s system = 0.437500s CPU (337.0%)

PHY-3001 : Trial Legalized: Len = 65404.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.040141s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00127594
PHY-3002 : Step(131): len = 61600.3, overlap = 5.25
PHY-3002 : Step(132): len = 59689.4, overlap = 7.25
PHY-3002 : Step(133): len = 57825.9, overlap = 11.5
PHY-3002 : Step(134): len = 56582.5, overlap = 14
PHY-3002 : Step(135): len = 55478.2, overlap = 18.5
PHY-3002 : Step(136): len = 54788.8, overlap = 18
PHY-3002 : Step(137): len = 54313.5, overlap = 18
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00255189
PHY-3002 : Step(138): len = 54412.6, overlap = 19.25
PHY-3002 : Step(139): len = 54388.7, overlap = 19.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00510378
PHY-3002 : Step(140): len = 54333.2, overlap = 19.75
PHY-3002 : Step(141): len = 54333.2, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006708s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (232.9%)

PHY-3001 : Legalized: Len = 60123.1, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006385s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 23 instances has been re-located, deltaX = 11, deltaY = 12, maxDist = 1.
PHY-3001 : Final: Len = 60557.1, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7218, tnet num: 1626, tinst num: 701, tnode num: 9444, tedge num: 12184.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 62/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 79168, over cnt = 238(0%), over = 361, worst = 4
PHY-1002 : len = 80072, over cnt = 155(0%), over = 226, worst = 4
PHY-1002 : len = 82592, over cnt = 25(0%), over = 29, worst = 3
PHY-1002 : len = 82920, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 82920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.268643s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (104.7%)

PHY-1001 : Congestion index: top1 = 31.98, top5 = 24.89, top10 = 20.34, top15 = 16.35.
PHY-1001 : End incremental global routing;  0.327757s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (104.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.051856s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (90.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.415515s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.5%)

OPT-1001 : Current memory(MB): used = 190, reserve = 160, peak = 191.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1429/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 82920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006941s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (225.1%)

PHY-1001 : Congestion index: top1 = 31.98, top5 = 24.89, top10 = 20.34, top15 = 16.35.
OPT-1001 : End congestion update;  0.057649s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038663s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (121.2%)

OPT-0007 : Start: WNS 425 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 685 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 701 instances, 647 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 60732.6, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005260s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 60676.6, Over = 0
PHY-3001 : End incremental legalization;  0.037933s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.4%)

OPT-0007 : Iter 1: improved WNS 425 TNS 0 NUM_FEPS 0 with 2 cells processed and 200 slack improved
OPT-0007 : Iter 2: improved WNS 425 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.144899s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (107.8%)

OPT-1001 : Current memory(MB): used = 195, reserve = 165, peak = 195.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.036167s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (86.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1417/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83072, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 83064, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 83080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.029045s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (107.6%)

PHY-1001 : Congestion index: top1 = 31.90, top5 = 24.90, top10 = 20.37, top15 = 16.38.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037979s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 425 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.413793
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 425ps with logic level 6 
RUN-1001 :       #2 path slack 505ps with logic level 1 
RUN-1001 :       #3 path slack 513ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 685 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 701 instances, 647 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 60676.6, Over = 0
PHY-3001 : End spreading;  0.005300s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (294.8%)

PHY-3001 : Final: Len = 60676.6, Over = 0
PHY-3001 : End incremental legalization;  0.037842s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (123.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038223s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (81.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1429/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83080, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.90, top5 = 24.90, top10 = 20.37, top15 = 16.38.
OPT-1001 : End congestion update;  0.057553s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037998s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.2%)

OPT-0007 : Start: WNS 425 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 685 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 701 instances, 647 slices, 31 macros(193 instances: 135 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 60752.6, Over = 0
PHY-3001 : End spreading;  0.005187s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 60752.6, Over = 0
PHY-3001 : End incremental legalization;  0.037457s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (542.3%)

OPT-0007 : Iter 1: improved WNS 425 TNS 0 NUM_FEPS 0 with 1 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 425 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.143513s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (206.9%)

OPT-1001 : Current memory(MB): used = 195, reserve = 165, peak = 195.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1424/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83136, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 83120, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 83144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.027642s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (113.1%)

PHY-1001 : Congestion index: top1 = 31.94, top5 = 24.93, top10 = 20.39, top15 = 16.39.
OPT-1001 : End congestion update;  0.079070s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.038379s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (122.1%)

OPT-0007 : Start: WNS 425 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 425 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 425 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.126273s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.0%)

OPT-1001 : Current memory(MB): used = 195, reserve = 165, peak = 195.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037204s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (126.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 195, reserve = 165, peak = 195.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028430s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.0%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1429/1628.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83144, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.003520s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 31.94, top5 = 24.93, top10 = 20.39, top15 = 16.39.
RUN-1001 : End congestion update;  0.037559s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.8%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.066175s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.4%)

OPT-1001 : Current memory(MB): used = 195, reserve = 165, peak = 195.
OPT-1001 : End physical optimization;  1.360460s wall, 1.453125s user + 0.078125s system = 1.531250s CPU (112.6%)

RUN-1003 : finish command "place" in  7.105205s wall, 9.328125s user + 7.578125s system = 16.906250s CPU (237.9%)

RUN-1004 : used memory is 176 MB, reserved memory is 145 MB, peak memory is 195 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 703 instances
RUN-1001 : 324 mslices, 323 lslices, 11 pads, 38 brams, 0 dsps
RUN-1001 : There are total 1628 nets
RUN-1001 : 647 nets have 2 pins
RUN-1001 : 831 nets have [3 - 5] pins
RUN-1001 : 95 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7218, tnet num: 1626, tinst num: 701, tnode num: 9444, tedge num: 12184.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 324 mslices, 323 lslices, 11 pads, 38 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 78432, over cnt = 257(0%), over = 388, worst = 4
PHY-1002 : len = 79712, over cnt = 154(0%), over = 216, worst = 4
PHY-1002 : len = 82152, over cnt = 8(0%), over = 11, worst = 4
PHY-1002 : len = 82240, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.203516s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (138.2%)

PHY-1001 : Congestion index: top1 = 31.64, top5 = 24.58, top10 = 20.17, top15 = 16.20.
PHY-1001 : End global routing;  0.261609s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (125.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 214, reserve = 183, peak = 226.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_4 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 479, reserve = 452, peak = 479.
PHY-1001 : End build detailed router design. 3.715927s wall, 3.640625s user + 0.078125s system = 3.718750s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 45008, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.390341s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 511, reserve = 487, peak = 511.
PHY-1001 : End phase 1; 1.396122s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 323096, over cnt = 64(0%), over = 64, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 512, reserve = 487, peak = 513.
PHY-1001 : End initial routed; 3.158257s wall, 3.484375s user + 0.234375s system = 3.718750s CPU (117.7%)

PHY-1001 : Update timing.....
PHY-1001 : 202/1453(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.699   |  -5.944   |   7   
RUN-1001 :   Hold   |   0.112   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.276510s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (101.7%)

PHY-1001 : Current memory(MB): used = 514, reserve = 489, peak = 514.
PHY-1001 : End phase 2; 3.434841s wall, 3.765625s user + 0.234375s system = 4.000000s CPU (116.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 9 pins with SWNS -1.356ns STNS -5.601ns FEP 7.
PHY-1001 : End OPT Iter 1; 0.028733s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.8%)

PHY-1022 : len = 323120, over cnt = 70(0%), over = 70, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.043693s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 322528, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.073094s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (106.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 322360, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.031010s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (100.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 322376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.023361s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.8%)

PHY-1001 : Update timing.....
PHY-1001 : 202/1453(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.356   |  -5.601   |   7   
RUN-1001 :   Hold   |   0.112   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.275570s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (102.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 13 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.265694s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 530, reserve = 504, peak = 530.
PHY-1001 : End phase 3; 0.901616s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.5%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 15 pins with SWNS -1.076ns STNS -5.057ns FEP 7.
PHY-1001 : End OPT Iter 1; 0.052436s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.4%)

PHY-1022 : len = 322408, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.066382s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.076ns, -5.057ns, 7}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 322376, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.022945s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.1%)

PHY-1001 : Update timing.....
PHY-1001 : 200/1453(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.076   |  -5.067   |   7   
RUN-1001 :   Hold   |   0.112   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.281875s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.8%)

PHY-1001 : Commit to database.....
PHY-1001 : 17 feed throughs used by 15 nets
PHY-1001 : End commit to database; 0.269288s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (104.4%)

PHY-1001 : Current memory(MB): used = 530, reserve = 505, peak = 530.
PHY-1001 : End phase 4; 0.658616s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (99.6%)

PHY-1003 : Routed, final wirelength = 322376
PHY-1001 : Current memory(MB): used = 531, reserve = 505, peak = 531.
PHY-1001 : End export database. 0.009919s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  10.337866s wall, 10.578125s user + 0.328125s system = 10.906250s CPU (105.5%)

RUN-1003 : finish command "route" in  10.869026s wall, 11.125000s user + 0.390625s system = 11.515625s CPU (105.9%)

RUN-1004 : used memory is 464 MB, reserved memory is 438 MB, peak memory is 531 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                      963   out of  19600    4.91%
#reg                      815   out of  19600    4.16%
#le                      1234
  #lut only               419   out of   1234   33.95%
  #reg only               271   out of   1234   21.96%
  #lut&reg                544   out of   1234   44.08%
#dsp                        0   out of     29    0.00%
#bram                      38   out of     64   59.38%
  #bram9k                  38
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        258
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   192
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        24
#4        U2_control/clk_out_reg1    GCLK               mslice             U2_control/clk_out_reg1_reg_syn_4.q0    22
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   11


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |biss_test      |1234   |770     |193     |822     |38      |0       |
|  U1_pll                            |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                        |biss_control   |162    |139     |20      |90      |0       |0       |
|  U3_CRC                            |biss_crc6      |38     |25      |13      |18      |1       |0       |
|  U4_led                            |led            |61     |48      |9       |36      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |971    |557     |151     |670     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |971    |557     |151     |670     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |441    |213     |0       |440     |0       |0       |
|        reg_inst                    |register       |439    |211     |0       |438     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |530    |344     |151     |230     |0       |0       |
|        bus_inst                    |bus_top        |285    |188     |94      |103     |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |3      |2       |0       |3       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |95     |65      |30      |33      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |23     |15      |8       |9       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |25     |15      |10      |8       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |29     |19      |10      |13      |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes |bus_det        |37     |26      |10      |11      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det        |21     |13      |8       |8       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes |bus_det        |49     |31      |18      |15      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |140    |93      |29      |87      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       636   
    #2          2       522   
    #3          3       219   
    #4          4        90   
    #5        5-10      101   
    #6        11-50      36   
    #7       51-100      2    
    #8       101-500     4    
  Average     3.15            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7218, tnet num: 1626, tinst num: 701, tnode num: 9444, tedge num: 12184.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1626 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_4
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: 632392ae09cd506e0fc5c5064103f1abd6302720086c97f432b02e4304aa2f51 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 701
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1628, pip num: 19116
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 17
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1476 valid insts, and 48423 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101101010100011011011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.743917s wall, 23.703125s user + 0.125000s system = 23.828125s CPU (868.4%)

RUN-1004 : used memory is 498 MB, reserved memory is 472 MB, peak memory is 673 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240918_113455.log"
