library verilog;
use verilog.vl_types.all;
entity asyn_rst_syn is
    port(
        clk             : in     vl_logic;
        reset_n         : in     vl_logic;
        syn_reset       : out    vl_logic
    );
end asyn_rst_syn;
