

================================================================
== Vivado HLS Report for 'convolve'
================================================================
* Date:           Sat Mar  9 10:48:30 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        AsignmentProj2
* Solution:       solution1
* Product family: azynq
* Target device:  xa7z030fbv484-1i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  53845|  53845|  53845|  53845|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +------------------------+--------------+------+------+------+------+---------+
        |                        |              |   Latency   |   Interval  | Pipeline|
        |        Instance        |    Module    |  min |  max |  min |  max |   Type  |
        +------------------------+--------------+------+------+------+------+---------+
        |grp_img_conv_5x5_fu_42  |img_conv_5x5  |  1921|  1921|  1921|  1921|   none  |
        +------------------------+--------------+------+------+------+------+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  53844|  53844|      1923|          -|          -|    28|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     26|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      3|     178|    514|
|Memory           |        1|      -|      32|     12|
|Multiplexer      |        -|      -|       -|     30|
|Register         |        -|      -|      14|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      3|     224|    582|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+--------------+---------+-------+-----+-----+
    |        Instance        |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------+--------------+---------+-------+-----+-----+
    |grp_img_conv_5x5_fu_42  |img_conv_5x5  |        0|      3|  178|  514|
    +------------------------+--------------+---------+-------+-----+-----+
    |Total                   |              |        0|      3|  178|  514|
    +------------------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |inptr_U   |convolve_inptr   |        1|   0|   0|  2048|    8|     1|        16384|
    |mask_U    |convolve_mask    |        0|  16|   4|    25|    8|     1|          200|
    |outptr_U  |convolve_outptr  |        0|  16|   8|    60|    8|     1|          480|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total     |                 |        1|  32|  12|  2133|   24|     3|        17064|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |z_1_fu_57_p2        |     +    |      0|  0|  15|           5|           1|
    |exitcond1_fu_51_p2  |   icmp   |      0|  0|  11|           5|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  26|          10|           5|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          4|    1|          4|
    |z_reg_30   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          6|    6|         14|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                            |  3|   0|    3|          0|
    |grp_img_conv_5x5_fu_42_ap_start_reg  |  1|   0|    1|          0|
    |z_1_reg_66                           |  5|   0|    5|          0|
    |z_reg_30                             |  5|   0|    5|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                | 14|   0|   14|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   convolve   | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   convolve   | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   convolve   | return value |
|ap_done   | out |    1| ap_ctrl_hs |   convolve   | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   convolve   | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   convolve   | return value |
+----------+-----+-----+------------+--------------+--------------+

