Title: SystemVerilog 学习资料汇总
Date: 2021-01-22 19:21
Category: IC
Tags: SystemVerilog
Slug: systemverilog_summary
Author: Qian Gu
Status: draft
Summary: 总结 SV 学习资源

!!! note
    只涉及可综合的设计语法，不涉及验证。

| 类型 | 资源 |
| ---- | ---- |
| Syntax | <ul><li>[SystemVerilog for Design][book1]</li><li>[RTL Modeling with SystemVerilog For Simulation and Synthesis][book2]</li><li>[Verilog and SystemVerilog gotchas][book3]</li></ul> |
| Coding Style | <ul><li>[lowRISC coding style guide][guide]</li></ul> |

[book1]: https://book.douban.com/subject/1764888/
[book2]: https://www.sutherland-hdl.com/books_and_guides.html#RTL%20Book
[book3]: https://book.douban.com/subject/2859647/
[guide]: https://github.com/lowRISC/style-guides/blob/master/VerilogCodingStyle.md