// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table implementation internals

#include "VTestHarness__Syms.h"
#include "VTestHarness.h"
#include "VTestHarness___024root.h"
#include "VTestHarness___024unit.h"

void VTestHarness__Syms::VTestHarness__Syms_1() {
    __Vscope_TestHarness__chiptop__system__subsystem_sbus__fixer__monitor_1.configure(this, name(), "TestHarness.chiptop.system.subsystem_sbus.fixer.monitor_1", "monitor_1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__subsystem_sbus__system_bus_xbar.configure(this, name(), "TestHarness.chiptop.system.subsystem_sbus.system_bus_xbar", "system_bus_xbar", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__subsystem_sbus__system_bus_xbar__monitor.configure(this, name(), "TestHarness.chiptop.system.subsystem_sbus.system_bus_xbar.monitor", "monitor", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__subsystem_sbus__system_bus_xbar__monitor_1.configure(this, name(), "TestHarness.chiptop.system.subsystem_sbus.system_bus_xbar.monitor_1", "monitor_1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__buffer_1__monitor.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.buffer_1.monitor", "monitor", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core", "core", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__alu_exe_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.alu_exe_unit", "alu_exe_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__alu_exe_unit_1.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.alu_exe_unit_1", "alu_exe_unit_1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__alu_exe_unit_1__alu.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.alu_exe_unit_1.alu", "alu", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__alu_exe_unit__alu.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.alu_exe_unit.alu", "alu", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__csr.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.csr", "csr", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__csr_exe_unit__alu.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.csr_exe_unit.alu", "alu", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline", "fp_pipeline", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit", "fp_issue_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_0.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_0", "slots_0", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_1.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_1", "slots_1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_10.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_10", "slots_10", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_11.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_11", "slots_11", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_12.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_12", "slots_12", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_13.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_13", "slots_13", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_14.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_14", "slots_14", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_15.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_15", "slots_15", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_16.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_16", "slots_16", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_17.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_17", "slots_17", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_18.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_18", "slots_18", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_19.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_19", "slots_19", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_2.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_2", "slots_2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_20.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_20", "slots_20", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_21.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_21", "slots_21", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_22.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_22", "slots_22", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_23.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_23", "slots_23", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_24.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_24", "slots_24", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_25.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_25", "slots_25", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_26.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_26", "slots_26", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_27.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_27", "slots_27", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_28.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_28", "slots_28", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_29.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_29", "slots_29", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_3.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_3", "slots_3", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_30.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_30", "slots_30", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_31.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_31", "slots_31", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_4.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_4", "slots_4", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_5.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_5", "slots_5", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_6.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_6", "slots_6", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_7.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_7", "slots_7", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_8.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_8", "slots_8", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fp_issue_unit__slots_9.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fp_issue_unit.slots_9", "slots_9", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fpiu_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fpiu_unit", "fpiu_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fpiu_unit__fdivsqrt.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fpiu_unit.fdivsqrt", "fdivsqrt", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_pipeline__fregfile.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_pipeline.fregfile", "fregfile", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_rename_stage.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_rename_stage", "fp_rename_stage", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_rename_stage__freelist.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_rename_stage.freelist", "freelist", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__fp_rename_stage__maptable.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.fp_rename_stage.maptable", "maptable", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit", "int_issue_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_0.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_0", "slots_0", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_1.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_1", "slots_1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_10.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_10", "slots_10", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_11.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_11", "slots_11", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_12.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_12", "slots_12", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_13.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_13", "slots_13", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_14.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_14", "slots_14", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_15.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_15", "slots_15", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_16.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_16", "slots_16", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_17.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_17", "slots_17", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_18.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_18", "slots_18", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_19.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_19", "slots_19", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_2.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_2", "slots_2", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_20.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_20", "slots_20", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_21.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_21", "slots_21", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_22.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_22", "slots_22", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_23.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_23", "slots_23", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_24.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_24", "slots_24", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_25.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_25", "slots_25", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_26.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_26", "slots_26", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_27.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_27", "slots_27", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_28.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_28", "slots_28", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_29.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_29", "slots_29", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_3.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_3", "slots_3", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_30.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_30", "slots_30", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_31.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_31", "slots_31", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_32.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_32", "slots_32", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_33.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_33", "slots_33", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_34.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_34", "slots_34", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_35.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_35", "slots_35", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_36.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_36", "slots_36", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_37.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_37", "slots_37", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_38.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_38", "slots_38", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_39.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_39", "slots_39", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_4.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_4", "slots_4", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_5.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_5", "slots_5", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_6.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_6", "slots_6", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_7.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_7", "slots_7", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_8.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_8", "slots_8", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__int_issue_unit__slots_9.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.int_issue_unit.slots_9", "slots_9", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__iregfile.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.iregfile", "iregfile", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__jmp_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.jmp_unit", "jmp_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__jmp_unit__ifpu.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.jmp_unit.ifpu", "ifpu", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__mem_issue_unit.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.mem_issue_unit", "mem_issue_unit", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__mem_issue_unit__slots_0.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.mem_issue_unit.slots_0", "slots_0", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__mem_issue_unit__slots_1.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.mem_issue_unit.slots_1", "slots_1", -9, VerilatedScope::SCOPE_OTHER);
    __Vscope_TestHarness__chiptop__system__tile_prci_domain__tile_reset_domain__boom_tile__core__mem_issue_unit__slots_10.configure(this, name(), "TestHarness.chiptop.system.tile_prci_domain.tile_reset_domain.boom_tile.core.mem_issue_unit.slots_10", "slots_10", -9, VerilatedScope::SCOPE_OTHER);
}
