{"vcs1":{"timestamp_begin":1680459846.371474287, "rt":0.93, "ut":0.26, "st":0.22}}
{"vcselab":{"timestamp_begin":1680459847.330400691, "rt":0.75, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1680459848.097959624, "rt":0.21, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680459845.972140928}
{"VCS_COMP_START_TIME": 1680459845.972140928}
{"VCS_COMP_END_TIME": 1680459851.195962466}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339296}}
{"stitch_vcselab": {"peak_mem": 239012}}
