// Seed: 1625951459
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wor id_4
);
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output tri0 id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    output supply1 id_6,
    input tri id_7,
    input tri id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wire id_12,
    input uwire id_13,
    output wor id_14,
    output wire id_15,
    input wand id_16,
    output uwire id_17,
    input supply0 id_18,
    input tri0 id_19,
    output logic id_20,
    input tri1 id_21,
    output supply1 id_22,
    output wire id_23
);
  wire id_25;
  initial id_20 <= 1;
  module_0 modCall_1 (
      id_17,
      id_9,
      id_15,
      id_19,
      id_10
  );
endmodule
