[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|LockingArbiter",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/SimpleBusCrossbarNto1:SimpleBusCrossbarNto1/inputArb:LockingArbiter",
    "index":0.256198347107438
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SimpleBusCrossbarNto1",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/SimpleBusCrossbarNto1:SimpleBusCrossbarNto1",
    "index":0.2644628099173554
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache:Cache/s3:CacheStage3/metaWriteArb:Arbiter",
    "index":0.33884297520661155
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter_1",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache:Cache/s3:CacheStage3/dataWriteArb:Arbiter_1",
    "index":0.34710743801652894
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRAMTemplate_1",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache:Cache/metaArray:SRAMTemplateWithArbiter/ram:SRAMTemplate_1",
    "index":0.36363636363636365
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter_2",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache:Cache/metaArray:SRAMTemplateWithArbiter/readArb:Arbiter_2",
    "index":0.371900826446281
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRAMTemplateWithArbiter",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache:Cache/metaArray:SRAMTemplateWithArbiter",
    "index":0.38016528925619836
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRAMTemplate_2",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache:Cache/dataArray:SRAMTemplateWithArbiter_1/ram:SRAMTemplate_2",
    "index":0.3884297520661157
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter_3",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache:Cache/dataArray:SRAMTemplateWithArbiter_1/readArb:Arbiter_3",
    "index":0.39669421487603307
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRAMTemplateWithArbiter_1",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache:Cache/dataArray:SRAMTemplateWithArbiter_1",
    "index":0.4049586776859504
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter_5",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache_1:Cache_1/s3:CacheStage3_1/metaWriteArb:Arbiter",
    "index":0.4793388429752066
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter_6",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache_1:Cache_1/s3:CacheStage3_1/dataWriteArb:Arbiter_1",
    "index":0.48760330578512395
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRAMTemplate_3",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache_1:Cache_1/metaArray:SRAMTemplateWithArbiter/ram:SRAMTemplate_1",
    "index":0.5041322314049587
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter_7",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache_1:Cache_1/metaArray:SRAMTemplateWithArbiter/readArb:Arbiter_2",
    "index":0.512396694214876
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRAMTemplateWithArbiter_2",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache_1:Cache_1/metaArray:SRAMTemplateWithArbiter",
    "index":0.5206611570247934
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRAMTemplate_4",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache_1:Cache_1/dataArray:SRAMTemplateWithArbiter_1/ram:SRAMTemplate_2",
    "index":0.5289256198347108
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter_8",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache_1:Cache_1/dataArray:SRAMTemplateWithArbiter_1/readArb:Arbiter_3",
    "index":0.5371900826446281
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SRAMTemplateWithArbiter_3",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache_1:Cache_1/dataArray:SRAMTemplateWithArbiter_1",
    "index":0.5454545454545454
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter_9",
    "duplicate":"~SimTop|SimTop/soc:NutShell/nutcore:NutCore/Cache_1:Cache_1/arb:Arbiter_9",
    "index":0.5537190082644629
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|LockingArbiter_2",
    "duplicate":"~SimTop|SimTop/soc:NutShell/xbar:SimpleBusCrossbarNto1/inputArb:LockingArbiter",
    "index":0.5867768595041323
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SimpleBusCrossbarNto1_2",
    "duplicate":"~SimTop|SimTop/soc:NutShell/xbar:SimpleBusCrossbarNto1",
    "index":0.5950413223140496
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|Arbiter_14",
    "duplicate":"~SimTop|SimTop/soc:NutShell/Cache:Cache_2/arb:Arbiter_9",
    "index":0.71900826446281
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SimpleBus2AXI4Converter_1",
    "duplicate":"~SimTop|SimTop/soc:NutShell/SimpleBus2AXI4Converter_1:SimpleBus2AXI4Converter_1",
    "index":0.768595041322314
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SimpleBus2AXI4Converter_2",
    "duplicate":"~SimTop|SimTop/soc:NutShell/SimpleBus2AXI4Converter_2:SimpleBus2AXI4Converter_1",
    "index":0.7851239669421488
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|LatencyPipe",
    "duplicate":"~SimTop|SimTop/memdelay:AXI4Delayer/LatencyPipe:LatencyPipe",
    "index":0.8181818181818182
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|LatencyPipe_1",
    "duplicate":"~SimTop|SimTop/memdelay:AXI4Delayer/LatencyPipe_1:LatencyPipe",
    "index":0.8264462809917356
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SimpleBus2AXI4Converter_3",
    "duplicate":"~SimTop|SimTop/mmio:SimMMIO/SimpleBus2AXI4Converter:SimpleBus2AXI4Converter_1",
    "index":0.9338842975206612
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SimpleBus2AXI4Converter_4",
    "duplicate":"~SimTop|SimTop/mmio:SimMMIO/SimpleBus2AXI4Converter_1:SimpleBus2AXI4Converter_1",
    "index":0.9421487603305785
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SimpleBus2AXI4Converter_5",
    "duplicate":"~SimTop|SimTop/mmio:SimMMIO/SimpleBus2AXI4Converter_2:SimpleBus2AXI4Converter_1",
    "index":0.9504132231404959
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SimpleBus2AXI4Converter_6",
    "duplicate":"~SimTop|SimTop/mmio:SimMMIO/SimpleBus2AXI4Converter_3:SimpleBus2AXI4Converter_1",
    "index":0.9586776859504132
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SimpleBus2AXI4Converter_7",
    "duplicate":"~SimTop|SimTop/mmio:SimMMIO/SimpleBus2AXI4Converter_4:SimpleBus2AXI4Converter_1",
    "index":0.9669421487603306
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SimpleBus2AXI4Converter_8",
    "duplicate":"~SimTop|SimTop/mmio:SimMMIO/SimpleBus2AXI4Converter_5:SimpleBus2AXI4Converter_1",
    "index":0.9752066115702479
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~SimTop|SimpleBus2AXI4Converter_9",
    "duplicate":"~SimTop|SimTop/mmio:SimMMIO/SimpleBus2AXI4Converter_6:SimpleBus2AXI4Converter_1",
    "index":0.9834710743801653
  },
  {
    "class":"firrtl.passes.memlib.InferReadWriteAnnotation$"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|SimTop>_T_10"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.SDHelper",
    "name":"SDHelper.v",
    "text":"\nimport \"DPI-C\" function void sd_setaddr(input int addr);\nimport \"DPI-C\" function void sd_read(output int data);\n\nmodule SDHelper (\n  input clk,\n  input setAddr,\n  input [31:0] addr,\n  input ren,\n  output reg [31:0] data\n);\n\n  always @(negedge clk) begin\n    if (ren) sd_read(data);\n  end\n  always@(posedge clk) begin\n    if (setAddr) sd_setaddr(addr);\n  end\n\nendmodule\n     "
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.FBHelper",
    "name":"FBHelper.v",
    "text":"\nimport \"DPI-C\" function void put_pixel(input int pixel);\nimport \"DPI-C\" function void vmem_sync();\n\nmodule FBHelper (\n  input clk,\n  input valid,\n  input [31:0] pixel,\n  input sync\n);\n\n  always@(posedge clk) begin\n    if (valid) put_pixel(pixel);\n    if (sync) vmem_sync();\n  end\n\nendmodule\n     "
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|AXI4PLIC>io__extra_meip_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|AXI4CLINT>io__extra_msip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|AXI4CLINT>io__extra_mtip"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CacheStage3_1>mmio"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|EmbeddedTLB_1>vmEnable"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|EmbeddedTLB_1>_T_28"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|EmbeddedTLB_1>_T_27"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.DifftestRunaheadCommitEvent",
    "name":"DifftestRunaheadCommitEvent.v",
    "text":"\nmodule DifftestRunaheadCommitEvent(\n  input         io_clock,\ninput  [ 7:0] io_coreid,\ninput  [ 7:0] io_index,\ninput         io_valid,\ninput  [63:0] io_pc\n);\n`ifndef SYNTHESIS\n`ifdef DIFFTEST\n\nimport \"DPI-C\" function void v_difftest_RunaheadCommitEvent (\ninput     byte io_coreid,\ninput     byte io_index,\ninput      bit io_valid,\ninput  longint io_pc\n);\n\n  always @(posedge io_clock) begin\n    v_difftest_RunaheadCommitEvent (io_coreid,io_index,io_valid,io_pc);\n  end\n`endif\n`endif\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.DifftestIntWriteback",
    "name":"DifftestIntWriteback.v",
    "text":"\nmodule DifftestIntWriteback(\n  input         io_clock,\ninput  [ 7:0] io_coreid,\ninput         io_valid,\ninput  [31:0] io_dest,\ninput  [63:0] io_data\n);\n`ifndef SYNTHESIS\n`ifdef DIFFTEST\n\nimport \"DPI-C\" function void v_difftest_IntWriteback (\ninput     byte io_coreid,\ninput      bit io_valid,\ninput      int io_dest,\ninput  longint io_data\n);\n\n  always @(posedge io_clock) begin\n    v_difftest_IntWriteback (io_coreid,io_valid,io_dest,io_data);\n  end\n`endif\n`endif\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.DifftestInstrCommit",
    "name":"DifftestInstrCommit.v",
    "text":"\nmodule DifftestInstrCommit(\n  input         io_clock,\ninput  [ 7:0] io_coreid,\ninput  [ 7:0] io_index,\ninput         io_valid,\ninput  [ 7:0] io_special,\ninput         io_skip,\ninput         io_isRVC,\ninput         io_rfwen,\ninput         io_fpwen,\ninput  [31:0] io_wpdest,\ninput  [ 7:0] io_wdest,\ninput  [63:0] io_pc,\ninput  [31:0] io_instr\n);\n`ifndef SYNTHESIS\n`ifdef DIFFTEST\n\nimport \"DPI-C\" function void v_difftest_InstrCommit (\ninput     byte io_coreid,\ninput     byte io_index,\ninput      bit io_valid,\ninput     byte io_special,\ninput      bit io_skip,\ninput      bit io_isRVC,\ninput      bit io_rfwen,\ninput      bit io_fpwen,\ninput      int io_wpdest,\ninput     byte io_wdest,\ninput  longint io_pc,\ninput      int io_instr\n);\n\n  always @(posedge io_clock) begin\n    v_difftest_InstrCommit (io_coreid,io_index,io_valid,io_special,io_skip,io_isRVC,io_rfwen,io_fpwen,io_wpdest,io_wdest,io_pc,io_instr);\n  end\n`endif\n`endif\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|WBU>falseWire"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|WBU>io__in_valid"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.DifftestRunaheadRedirectEvent",
    "name":"DifftestRunaheadRedirectEvent.v",
    "text":"\nmodule DifftestRunaheadRedirectEvent(\n  input         io_clock,\ninput  [ 7:0] io_coreid,\ninput         io_valid,\ninput  [63:0] io_pc,\ninput  [63:0] io_target_pc,\ninput  [63:0] io_checkpoint_id\n);\n`ifndef SYNTHESIS\n`ifdef DIFFTEST\n\nimport \"DPI-C\" function void v_difftest_RunaheadRedirectEvent (\ninput     byte io_coreid,\ninput      bit io_valid,\ninput  longint io_pc,\ninput  longint io_target_pc,\ninput  longint io_checkpoint_id\n);\n\n  always @(posedge io_clock) begin\n    v_difftest_RunaheadRedirectEvent (io_coreid,io_valid,io_pc,io_target_pc,io_checkpoint_id);\n  end\n`endif\n`endif\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.DifftestTrapEvent",
    "name":"DifftestTrapEvent.v",
    "text":"\nmodule DifftestTrapEvent(\n  input         io_clock,\ninput  [ 7:0] io_coreid,\ninput         io_valid,\ninput  [63:0] io_cycleCnt,\ninput  [63:0] io_instrCnt,\ninput  [ 2:0] io_code,\ninput  [63:0] io_pc\n);\n`ifndef SYNTHESIS\n`ifdef DIFFTEST\n\nimport \"DPI-C\" function void v_difftest_TrapEvent (\ninput     byte io_coreid,\ninput      bit io_valid,\ninput  longint io_cycleCnt,\ninput  longint io_instrCnt,\ninput     byte io_code,\ninput  longint io_pc\n);\n\n  always @(posedge io_clock) begin\n    v_difftest_TrapEvent (io_coreid,io_valid,io_cycleCnt,io_instrCnt,io_code,io_pc);\n  end\n`endif\n`endif\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|EXU>_T_80"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|EXU>_T_79"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|EXU>_T_78"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|EXU>_T_77"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|EXU>_T_76"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|EXU>_T_74"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|MOU>flushTLB"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|MOU>flushICache"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.DifftestArchEvent",
    "name":"DifftestArchEvent.v",
    "text":"\nmodule DifftestArchEvent(\n  input         io_clock,\ninput  [ 7:0] io_coreid,\ninput  [31:0] io_intrNO,\ninput  [31:0] io_cause,\ninput  [63:0] io_exceptionPC,\ninput  [31:0] io_exceptionInst\n);\n`ifndef SYNTHESIS\n`ifdef DIFFTEST\n\nimport \"DPI-C\" function void v_difftest_ArchEvent (\ninput     byte io_coreid,\ninput      int io_intrNO,\ninput      int io_cause,\ninput  longint io_exceptionPC,\ninput      int io_exceptionInst\n);\n\n  always @(posedge io_clock) begin\n    v_difftest_ArchEvent (io_coreid,io_intrNO,io_cause,io_exceptionPC,io_exceptionInst);\n  end\n`endif\n`endif\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.DifftestCSRState",
    "name":"DifftestCSRState.v",
    "text":"\nmodule DifftestCSRState(\n  input         io_clock,\ninput  [ 7:0] io_coreid,\ninput  [ 1:0] io_priviledgeMode,\ninput  [63:0] io_mstatus,\ninput  [63:0] io_sstatus,\ninput  [63:0] io_mepc,\ninput  [63:0] io_sepc,\ninput  [63:0] io_mtval,\ninput  [63:0] io_stval,\ninput  [63:0] io_mtvec,\ninput  [63:0] io_stvec,\ninput  [63:0] io_mcause,\ninput  [63:0] io_scause,\ninput  [63:0] io_satp,\ninput  [63:0] io_mip,\ninput  [63:0] io_mie,\ninput  [63:0] io_mscratch,\ninput  [63:0] io_sscratch,\ninput  [63:0] io_mideleg,\ninput  [63:0] io_medeleg\n);\n`ifndef SYNTHESIS\n`ifdef DIFFTEST\n\nimport \"DPI-C\" function void v_difftest_CSRState (\ninput     byte io_coreid,\ninput     byte io_priviledgeMode,\ninput  longint io_mstatus,\ninput  longint io_sstatus,\ninput  longint io_mepc,\ninput  longint io_sepc,\ninput  longint io_mtval,\ninput  longint io_stval,\ninput  longint io_mtvec,\ninput  longint io_stvec,\ninput  longint io_mcause,\ninput  longint io_scause,\ninput  longint io_satp,\ninput  longint io_mip,\ninput  longint io_mie,\ninput  longint io_mscratch,\ninput  longint io_sscratch,\ninput  longint io_mideleg,\ninput  longint io_medeleg\n);\n\n  always @(posedge io_clock) begin\n    v_difftest_CSRState (io_coreid,io_priviledgeMode,io_mstatus,io_sstatus,io_mepc,io_sepc,io_mtval,io_stval,io_mtvec,io_stvec,io_mcause,io_scause,io_satp,io_mip,io_mie,io_mscratch,io_sscratch,io_mideleg,io_medeleg);\n  end\n`endif\n`endif\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>perfCnts_2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>perfCnts_0"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>_WIRE_49"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>intrVec"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>lrAddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>lr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|CSR>satp"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|MDU>_T_82"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|UnpipelinedLSU>setLrAddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|UnpipelinedLSU>setLrVal"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|UnpipelinedLSU>setLr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|UnpipelinedLSU>amoReq"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|LSExecUnit>io__isMMIO"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|LSExecUnit>REG_6"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|LSExecUnit>REG_5"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|LSExecUnit>_T_237"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|LSExecUnit>io__in_bits_src1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_293"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_291"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_289"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_287"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_285"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_281"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_277"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_271"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_266"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_260"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_255"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_249"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_244"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_238"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_233"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>_T_232"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>REG_6_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>REG_6_pc"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>REG_6_isMissPredict"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>REG_6_actualTarget"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>REG_6_actualTaken"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>REG_6_fuOpType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>REG_6_btbType"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ALU>REG_6_isRVC"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.DifftestArchIntRegState",
    "name":"DifftestArchIntRegState.v",
    "text":"\nmodule DifftestArchIntRegState(\n  input         io_clock,\ninput  [ 7:0] io_coreid,\ninput  [63:0] io_gpr_0,\ninput  [63:0] io_gpr_1,\ninput  [63:0] io_gpr_2,\ninput  [63:0] io_gpr_3,\ninput  [63:0] io_gpr_4,\ninput  [63:0] io_gpr_5,\ninput  [63:0] io_gpr_6,\ninput  [63:0] io_gpr_7,\ninput  [63:0] io_gpr_8,\ninput  [63:0] io_gpr_9,\ninput  [63:0] io_gpr_10,\ninput  [63:0] io_gpr_11,\ninput  [63:0] io_gpr_12,\ninput  [63:0] io_gpr_13,\ninput  [63:0] io_gpr_14,\ninput  [63:0] io_gpr_15,\ninput  [63:0] io_gpr_16,\ninput  [63:0] io_gpr_17,\ninput  [63:0] io_gpr_18,\ninput  [63:0] io_gpr_19,\ninput  [63:0] io_gpr_20,\ninput  [63:0] io_gpr_21,\ninput  [63:0] io_gpr_22,\ninput  [63:0] io_gpr_23,\ninput  [63:0] io_gpr_24,\ninput  [63:0] io_gpr_25,\ninput  [63:0] io_gpr_26,\ninput  [63:0] io_gpr_27,\ninput  [63:0] io_gpr_28,\ninput  [63:0] io_gpr_29,\ninput  [63:0] io_gpr_30,\ninput  [63:0] io_gpr_31\n);\n`ifndef SYNTHESIS\n`ifdef DIFFTEST\n\nimport \"DPI-C\" function void v_difftest_ArchIntRegState (\ninput     byte io_coreid,\ninput  longint io_gpr_0,\ninput  longint io_gpr_1,\ninput  longint io_gpr_2,\ninput  longint io_gpr_3,\ninput  longint io_gpr_4,\ninput  longint io_gpr_5,\ninput  longint io_gpr_6,\ninput  longint io_gpr_7,\ninput  longint io_gpr_8,\ninput  longint io_gpr_9,\ninput  longint io_gpr_10,\ninput  longint io_gpr_11,\ninput  longint io_gpr_12,\ninput  longint io_gpr_13,\ninput  longint io_gpr_14,\ninput  longint io_gpr_15,\ninput  longint io_gpr_16,\ninput  longint io_gpr_17,\ninput  longint io_gpr_18,\ninput  longint io_gpr_19,\ninput  longint io_gpr_20,\ninput  longint io_gpr_21,\ninput  longint io_gpr_22,\ninput  longint io_gpr_23,\ninput  longint io_gpr_24,\ninput  longint io_gpr_25,\ninput  longint io_gpr_26,\ninput  longint io_gpr_27,\ninput  longint io_gpr_28,\ninput  longint io_gpr_29,\ninput  longint io_gpr_30,\ninput  longint io_gpr_31\n);\n\n  always @(posedge io_clock) begin\n    v_difftest_ArchIntRegState (io_coreid,io_gpr_0,io_gpr_1,io_gpr_2,io_gpr_3,io_gpr_4,io_gpr_5,io_gpr_6,io_gpr_7,io_gpr_8,io_gpr_9,io_gpr_10,io_gpr_11,io_gpr_12,io_gpr_13,io_gpr_14,io_gpr_15,io_gpr_16,io_gpr_17,io_gpr_18,io_gpr_19,io_gpr_20,io_gpr_21,io_gpr_22,io_gpr_23,io_gpr_24,io_gpr_25,io_gpr_26,io_gpr_27,io_gpr_28,io_gpr_29,io_gpr_30,io_gpr_31);\n  end\n`endif\n`endif\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ISU>_T_107"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ISU>_T_106"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|ISU>_T_103"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IDU>_T_4"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"SimTop.DifftestRunaheadEvent",
    "name":"DifftestRunaheadEvent.v",
    "text":"\nmodule DifftestRunaheadEvent(\n  input         io_clock,\ninput  [ 7:0] io_coreid,\ninput  [ 7:0] io_index,\ninput         io_valid,\ninput         io_branch,\ninput         io_may_replay,\ninput  [63:0] io_pc,\ninput  [63:0] io_checkpoint_id\n);\n`ifndef SYNTHESIS\n`ifdef DIFFTEST\n\nimport \"DPI-C\" function void v_difftest_RunaheadEvent (\ninput     byte io_coreid,\ninput     byte io_index,\ninput      bit io_valid,\ninput      bit io_branch,\ninput      bit io_may_replay,\ninput  longint io_pc,\ninput  longint io_checkpoint_id\n);\n\n  always @(posedge io_clock) begin\n    v_difftest_RunaheadEvent (io_coreid,io_index,io_valid,io_branch,io_may_replay,io_pc,io_checkpoint_id);\n  end\n`endif\n`endif\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU_inorder>_T_58"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~SimTop|IFU_inorder>REG_3"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"build"
  }
]