csi-xmsim - CSI: Command line:
xmsim
    -f /mnt/apps/myshare/edens/WS_l3l4cs0/xcelium.d/run.lnx8664.23.03.d/vihardware_144551/xmsim.args
        -INPUT @source /mnt/apps/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.2/additions/sv/files/tcl/uvm_sim.tcl
        +UVM_NO_SUMMARY
        +UVM_VERBOSITY=UVM_HIGH
        +UVM_TIMEOUT=78000000ns
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/agents/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/ce_base/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/ce_base/src/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/ce_base/src/agents/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/agents/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_axi_vip/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/axis_vip/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_p_agent/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/agents/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_axi_vip/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/axis_vip/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/axis_vwrp/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0///l3l4cs/dv/tb
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0///l3l4cs/dv/src/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0///l3l4cs/dv/src/agents/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0///l3l4cs/dv/tests/
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0///l3l4cs/dv/tests/direct
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0///l3l4cs/dv/tests/random
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0///l3l4cs/dv/src/agents/l3l4cs_cs_agent
        +incdir+/mnt/apps/myshare/edens/WS_l3l4cs0///l3l4cs/dv/src/agents/l3l4cs_axis_wrap
        -uvmhome /mnt/apps/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.2
        -sv_lib /mnt/apps/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.2/additions/sv/lib/64bit/libuvmpli.so
        -UNBUFFERED
        +UVM_TESTNAME=l3l4cs_frames_no_vlan_ipv4_udp_test
        -gui
        -STATUS
        -TCL
        -COVOVERWRITE
        -MESSAGES
        -svseed 0
        -sndynseed 0
        -SV_LIB /mnt/apps/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.2/additions/sv/lib/64bit/libuvmdpi.so
        +EMGRLOG my_log__seed0.log
        -XLSTIME 1706095877
        -XLKEEP
        -XLMODE ./xcelium.d/run.lnx8664.23.03.d
        -RUNMODE
        -CDSLIB ./xcelium.d/run.lnx8664.23.03.d/cds.lib
        -HDLVAR ./xcelium.d/run.lnx8664.23.03.d/hdl.var
        -XLNAME xrun
        -XLVERSION TOOL:	xrun(64)	23.03-s004
        -XLNAME ./xcelium.d/run.lnx8664.23.03.d/vihardware_144551
    -CHECK_VERSION TOOL:	xrun(64)	23.03-s004
    -LOG_FD 4
    -LOG_FD_NAME my_log__seed0.log
    -cmdnopsim
    -runlock /mnt/apps/myshare/edens/WS_l3l4cs0/xcelium.d/run.lnx8664.23.03.d/.xmlib.lock
    -runscratch /mnt/apps/myshare/edens/WS_l3l4cs0/xcelium.d/run.lnx8664.23.03.d/vihardware_144551

csi-xmsim - CSI: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 6516 NS + 1
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmsim(64)	23.03-s004
  HOSTNAME: vihardware
  OPERATING SYSTEM: Linux 3.10.0-1160.62.1.el7.x86_64 #1 SMP Wed Mar 23 09:04:02 UTC 2022 x86_64
  MESSAGE: sv_seghandler - trapno -1 addr(0x30)
-----------------------------------------------------------------

csi-xmsim - CSI: Cadence Support Investigation, recording details
External Code in function: <unavailable> offset -65486
External Code in function: <unavailable> offset -65508
External Code in function: <unavailable> offset -65536
Verilog Syntax Tree: package declaration (VST_D_PACKAGE) in verilog_package worklib.eth_p_agent_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_p_agent/eth_p_agent_pkg.sv, line 18, position 27
	Scope: eth_p_agent_pkg
	Decompile: eth_p_agent_pkg
	Source  :     package  eth_p_agent_pkg;
	Position:                            ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.ready_rand_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 20, position 24
	Scope: ready_rand_gen
	Decompile: ready_rand_gen#(MAX)
	Source  :     module ready_rand_gen#(
	Position:                         ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.ready_rand_gen:sv (SIG) <0x2ed1ea08>
	Decompile: ready_rand_gen#(MAX)
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.ready_rand_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 22, position 16
	Scope: ready_rand_gen
	Decompile: logic clk
	Source  :         input clk, 
	Position:                 ^
Intermediate File: data block (IF_BLK) in snapshot worklib.ready_rand_gen:sv (SSS)
Simulator Snap Shot: tog reg cov (SSS_COV_TOG_REG) in snapshot worklib.ready_rand_gen:sv (SSS)
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.ready_rand_gen:sv (VST)
	Decompile: logic
Intermediate File: ffstructa (IF_FFSTRUCTA) in snapshot worklib.ready_rand_gen:sv (SSS)
Simulator Snap Shot: gd (SSS_GD) in snapshot worklib.ready_rand_gen:sv (SSS)
Verilog Syntax Tree: register declaration (VST_D_REG) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_item.sv, line 709, position 36
	Scope: eth_vip_pkg::eth_vip_layer_item
	Decompile: eth_vip_pkg::eth_vip_item_markers mrk
	Source  :         rand eth_vip_item_markers mrk;
	Position:                                     ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in verilog_package worklib.eth_vip_pkg:sv (SIG) <0x14a03ddd>
	Decompile: eth_vip_pkg::eth_vip_layer_item#(DATA_WD,FIELD_WD,FIELDS_NUM,FIELD_ENUM)
Verilog Syntax Tree: class type (VST_T_CLASS) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_item.sv, line 709, position 32
	Scope: eth_vip_pkg::eth_vip_layer_item
	Decompile: eth_vip_pkg::eth_vip_item_markers
	Source  :         rand eth_vip_item_markers mrk;
	Position:                                 ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in verilog_package worklib.eth_vip_types_pkg:sv (SIG) <0x1d467bdd>
	Decompile: eth_vip_types_pkg
Verilog Syntax Tree: class type (VST_T_CLASS) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_item.sv, line 2667, position 31
	Scope: eth_vip_pkg::eth_vip_item_L1
	Decompile: eth_vip_pkg::eth_vip_item_L2
	Source  :             rand eth_vip_item_L2 L2;
	Position:                                ^
Verilog Syntax Tree: type parameter (VST_T_TYPE_PARAMETER) in verilog_package worklib.eth_p_agent_pkg:sv (VST)
	Scope: eth_p_agent_pkg::eth_p_agent_coverage
	Decompile: ITM
Verilog Syntax Tree: class type (VST_T_CLASS) in verilog_package worklib.eth_p_agent_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_p_agent/eth_p_agent_coverage.sv, line 16, position 60
	Scope: eth_p_agent_pkg::eth_p_agent_coverage
	Decompile: eth_p_agent_pkg::eth_p_agent_item
	Source  :         class eth_p_agent_coverage#(type ITM=eth_p_agent_item) 
	Position:                                                             ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in interface worklib.eth_vip_if:sv (SIG) <0x5d2274d1>
	Decompile: eth_p_agent_pkg::eth_p_agent_coverage#(ITM)
Verilog Syntax Tree: identifier type (VST_T_IDENTIFIER) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_coverage.sv, line 95, position 42
	Scope: eth_vip_pkg::eth_vip_coverage::\eth_vip_dual_items_cg .sample
	Decompile: ITM
	Source  :             with function sample(ITM t0,ITM t1);	
	Position:                                           ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in interface worklib.eth_vip_if:sv (SIG) <0x5d2274d1>
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_coverage.sv, line 98, position 40
	Scope: eth_vip_pkg::eth_vip_coverage::\eth_vip_dual_items_cg .sample
	Decompile: t1
	Source  :                 `eth_item_coverpoints(t1)
	Position:                                         ^
Verilog Syntax Tree: register declaration (VST_D_REG) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_coverage.sv, line 95, position 45
	Scope: eth_vip_pkg::eth_vip_coverage::\eth_vip_dual_items_cg .sample
	Decompile: ITM t1
	Source  :             with function sample(ITM t0,ITM t1);	
	Position:                                              ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in interface worklib.eth_vip_if:sv (SIG) <0x5d2274d1>
	Decompile: eth_vip_pkg::eth_vip_coverage#(ITM)
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in verilog_package worklib.eth_vip_pkg:sv (SIG) <0x14a03ddd>
	Decompile: eth_vip_pkg::eth_vip_item_L1
Verilog Syntax Tree: class type (VST_T_CLASS) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_item.sv, line 2285, position 31
	Scope: eth_vip_pkg::eth_vip_item_L2
	Decompile: eth_vip_pkg::eth_vip_item_L3
	Source  :             rand eth_vip_item_L3  L3;
	Position:                                ^
Verilog Syntax Tree: class select expression (VST_E_CLASS_SELECT) in interface worklib.eth_vip_if:sv (SIG) <0x5d2274d1>
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_coverage.sv, line 98, position 40
	Scope: eth_vip_pkg::eth_vip_item_L2
	Decompile: t1.L2.L3
	Source  :                 `eth_item_coverpoints(t1)
	Position:                                         ^
Verilog Syntax Tree: register declaration (VST_D_REG) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_item.sv, line 2285, position 35
	Scope: eth_vip_pkg::eth_vip_item_L2
	Decompile: eth_vip_pkg::eth_vip_item_L3 L3
	Source  :             rand eth_vip_item_L3  L3;
	Position:                                    ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in verilog_package worklib.eth_vip_pkg:sv (SIG) <0x14a03ddd>
	Decompile: eth_vip_pkg::eth_vip_item_L2
Verilog Syntax Tree: forever statement (VST_S_FOREVER) in module worklib.ready_rand_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 27, position 18
	Scope: ready_rand_gen
	Decompile: unable to decompile type 643
	Source  :             forever begin
	Position:                   ^
Verilog Syntax Tree: repeat statement (VST_S_REPEAT) in module worklib.l3l4cs_tb:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/dv/tb/l3l4cs_tb.sv, line 34, position 11
	Scope: l3l4cs_tb
	Decompile: reset_period
	Source  :       repeat(reset_period) @ (posedge clock_125);
	Position:            ^
Verilog Syntax Tree: super class referral (VST_R_SUPER) in interface worklib.eth_vip_if:sv (SIG) <0x5d2274d1>
	Scope: eth_vip_pkg::eth_vip_item_L1
	Decompile: eth_vip_pkg::eth_vip_item_L2 L2
Verilog Syntax Tree: register declaration (VST_D_REG) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_item.sv, line 2667, position 34
	Scope: eth_vip_pkg::eth_vip_item_L1
	Decompile: eth_vip_pkg::eth_vip_item_L2 L2
	Source  :             rand eth_vip_item_L2 L2;
	Position:                                   ^
Verilog Syntax Tree: class type (VST_T_CLASS) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_item.sv, line 2944, position 45
	Scope: eth_vip_pkg::eth_vip_item
	Decompile: eth_vip_pkg::eth_vip_item_L1
	Source  :     class eth_vip_item extends eth_vip_item_L1; 
	Position:                                              ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in verilog_package worklib.eth_vip_pkg:sv (SIG) <0x14a03ddd>
	Decompile: eth_vip_pkg::eth_vip_item
Verilog Syntax Tree: class select expression (VST_E_CLASS_SELECT) in interface worklib.eth_vip_if:sv (SIG) <0x5d2274d1>
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_coverage.sv, line 98, position 40
	Scope: eth_vip_pkg::eth_vip_item_L1
	Decompile: t1.L2
	Source  :                 `eth_item_coverpoints(t1)
	Position:                                         ^
Verilog Syntax Tree: blocking assignment statement (VST_S_BLOCKING_ASSIGNMENT) in module worklib.ready_rand_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 33, position 21
	Scope: ready_rand_gen.unmblk1
	Decompile: ~ready
	Source  :                 ready=~ready;
	Position:                      ^
Verilog Syntax Tree: if statement (VST_S_IF) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_item.sv, line 2664, position 45
	Scope: eth_vip_pkg::eth_vip_item_L1::__m_uvm_field_automation.unmblk1
	Decompile: !$cast()
	Source  :             `uvm_object_utils(eth_vip_item_L1)
	Position:                                              ^
Verilog Syntax Tree: sequential block statement (VST_S_SEQ_BLOCK) in module worklib.ready_rand_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 27, position 24
	Scope: ready_rand_gen.unmblk1
	Source  :             forever begin
	Position:                         ^
Verilog Syntax Tree: null statement (VST_S_NULL) in module worklib.l3l4cs_tb:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/dv/tb/l3l4cs_tb.sv, line 34, position 48
	Scope: l3l4cs_tb
	Decompile: null statement
	Source  :       repeat(reset_period) @ (posedge clock_125);
	Position:                                                 ^
Verilog Syntax Tree: root (VST_ROOT) in module worklib.ready_rand_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 20, position 9
	Decompile: ready_rand_gen#(MAX)
	Source  :     module ready_rand_gen#(
	Position:          ^
Verilog Syntax Tree: null statement (VST_S_NULL) in module worklib.ready_rand_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 32, position 31
	Scope: ready_rand_gen.unmblk1
	Decompile: null statement
	Source  :                 @ (posedge clk);
	Position:                                ^
Intermediate File: root (IF_ROOT) in module worklib.ready_rand_gen:sv (VST)
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.l3l4cs_tb:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/dv/tb/l3l4cs_tb.sv, line 25, position 27
	Scope: l3l4cs_tb
	Decompile: clock_125
	Source  :       clock_125 = ~clock_125;
	Position:                            ^
Verilog Syntax Tree: type parameter (VST_T_TYPE_PARAMETER) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg::uvm_pool
	Decompile: KEY
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.ready_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 46, position 18
	Decompile: 0
	Source  :             ready=0;
	Position:                   ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.ready_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 45, position 58
	Decompile: 0
	Source  :         if($value$plusargs("TOGGLE_READY=%0d",cyc) && cyc>0)begin
	Position:                                                           ^
Verilog Syntax Tree: upscope referral (VST_R_UPSCOPE) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg
	Decompile: uvm_pkg::uvm_pool#() uvm_id_file_array
Verilog Syntax Tree: identifier type (VST_T_IDENTIFIER) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /mnt/apps/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_report_handler.svh, line 78, position 18
	Scope: uvm_pkg::uvm_report_handler
	Decompile: uvm_pkg::uvm_pool#()
	Source  :   uvm_id_file_array severity_id_file_handles[uvm_severity];
	Position:                   ^
Verilog Syntax Tree: part select expression (VST_E_PART_SELECT) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 435, position 118
	Scope: L3L4CS
	Decompile: l3_checksum_carry_accum[15:0]
	Source  :                     if  (((ipv4_flag_carry == 1) && (~({12'd0,l3_checksum_carry_accum[19:16]} + l3_checksum_carry_accum[15:0]) == 16'd0)) || (ipv6_flag_carry == 1)) begin
	Position:                                                                                                                       ^
Verilog Syntax Tree: register declaration (VST_D_REG) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /mnt/apps/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_report_server.svh, line 648, position 69
	Scope: uvm_pkg::uvm_default_report_server::execute_report_message
	Decompile: string composed_message
	Source  :                                                string composed_message);
	Position:                                                                      ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 435, position 46
	Decompile: 1
	Source  :                     if  (((ipv4_flag_carry == 1) && (~({12'd0,l3_checksum_carry_accum[19:16]} + l3_checksum_carry_accum[15:0]) == 16'd0)) || (ipv6_flag_carry == 1)) begin
	Position:                                               ^
Verilog Syntax Tree: upscope referral (VST_R_UPSCOPE) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg
	Decompile: bit uvm_severity
Verilog Syntax Tree: type parameter (VST_T_TYPE_PARAMETER) in verilog_package worklib.ce_base_pkg:sv (VST)
	Scope: ce_base_pkg::ce_base_agent_vif
	Decompile: AGT_IF
User Code in function: <unavailable> offset 42226420
External Code in function: <unavailable> offset -65385
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /mnt/apps/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_registry.svh, line 189, position 58
	Scope: uvm_pkg::uvm_object_registry
	Decompile: string Tname
	Source  : class uvm_object_registry #(type T=uvm_object, string Tname="<unknown>")
	Position:                                                           ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 435, position 123
	Decompile: 0
	Source  :                     if  (((ipv4_flag_carry == 1) && (~({12'd0,l3_checksum_carry_accum[19:16]} + l3_checksum_carry_accum[15:0]) == 16'd0)) || (ipv6_flag_carry == 1)) begin
	Position:                                                                                                                            ^
Verilog Syntax Tree: string type (VST_T_STRING) in verilog_package worklib.uvm_pkg:sv (VST)
	Scope: uvm_pkg::uvm_object_registry
	Decompile: string
Verilog Syntax Tree: unknown expression (VST_E_UNKNOWN) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 95, position 54
	Scope: L3L4CS
	Decompile: as.tlast
	Source  :             tlast_sr <= {tlast_sr[LATENCY-2:0],as.tlast};
	Position:                                                       ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_coverage.sv, line 98, position 40
	Scope: eth_vip_types_pkg
	Decompile: L2_TAG
	Source  :                 `eth_item_coverpoints(t1)
	Position:                                         ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_coverage.sv, line 128, position 168
	Scope: eth_vip_types_pkg
	Decompile: ETH_UDP
	Source  :                                                    t1_L2_vlans==1 && t1_passthrough==   0 && t1_L2_ethertype==ETH_IPV4 && t1_L4_payload==  18 &&  t1_L3_protocol==ETH_UDP                     );
	Position:                                                                                                                                                                         ^
Intermediate File: string (IF_STRING) in verilog_package worklib.eth_vip_pkg:sv (VST)
	Decompile: t0_L3_protocol
Verilog Syntax Tree: number expression (VST_E_NUMBER) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_coverage.sv, line 114, position 189
	Decompile: 32
	Source  :                                                    t1_L2_vlans==0 && t1_passthrough==   0 && t1_L2_ethertype==ETH_IPV4                                                    && t1_chop_last== 32);
	Position:                                                                                                                                                                                              ^
Verilog Syntax Tree: repeat statement (VST_S_REPEAT) in module worklib.ready_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 48, position 21
	Scope: ready_gen.unmblk1
	Decompile: (cyc - 1)
	Source  :                 repeat(cyc-1) @ (posedge clk);
	Position:                      ^
Verilog Syntax Tree: blocking assignment statement (VST_S_BLOCKING_ASSIGNMENT) in module worklib.ready_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 51, position 21
	Scope: ready_gen.unmblk1
	Decompile: ~ready
	Source  :                 ready=~ready;
	Position:                      ^
Verilog Syntax Tree: null statement (VST_S_NULL) in module worklib.ready_rand_gen:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/gk_base_modules.sv, line 30, position 45
	Scope: ready_rand_gen.unmblk1
	Decompile: null statement
	Source  :                 repeat(stall) @ (posedge clk);
	Position:                                              ^
Verilog Syntax Tree: case statement (VST_S_CASE) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 360, position 15
	Scope: L3L4CS
	Decompile: l3l4_carry_sm
	Source  :             case (l3l4_carry_sm) 
	Position:                ^
Verilog Syntax Tree: sequential block statement (VST_S_SEQ_BLOCK) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 446, position 29
	Scope: L3L4CS
	Source  :                 default: begin                                                                                                                               
	Position:                              ^
Verilog Syntax Tree: item case (VST_CASE_ITEM) in module worklib.L3L4CS:sv (VST)
	Decompile: unable to decompile type 675
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 408, position 27
	Scope: L3L4CS
	Decompile: st_set_valid
	Source  :                 st_set_valid: begin
	Position:                            ^
Verilog Syntax Tree: if statement (VST_S_IF) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 435, position 21
	Scope: L3L4CS
	Decompile: (((ipv4_flag_carry == 1) && (~({12'd0,l3_checksum_carry_accum[19:16]} + l3_checksum_carry_accum[15:0]) == 16'd0)) || (ipv6_flag_carry == 1))
	Source  :                     if  (((ipv4_flag_carry == 1) && (~({12'd0,l3_checksum_carry_accum[19:16]} + l3_checksum_carry_accum[15:0]) == 16'd0)) || (ipv6_flag_carry == 1)) begin
	Position:                      ^
Verilog Syntax Tree: sequential block statement (VST_S_SEQ_BLOCK) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 408, position 34
	Scope: L3L4CS
	Source  :                 st_set_valid: begin
	Position:                                   ^
Intermediate File: root (IF_ROOT) in module worklib.L3L4CS:sv (VST)
Verilog Syntax Tree: nonblocking assignment statement (VST_S_NONBLOCKING_ASSIGNMENT) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 447, position 35
	Scope: L3L4CS
	Decompile: st_wait_trig
	Source  :                     l3l4_carry_sm <= st_wait_trig;  
	Position:                                    ^
Intermediate File: data block (IF_BLK) in verilog_package worklib.l3l4cs_axis_wrap_pkg:sv (VST)
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 410, position 48
	Scope: L3L4CS
	Decompile: st_wait_trig
	Source  :                     l3l4_carry_sm <= st_wait_trig;
	Position:                                                 ^
Verilog Syntax Tree: unknown expression (VST_E_UNKNOWN) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 96, position 54
	Scope: L3L4CS
	Decompile: as.tuser
	Source  :             tuser_sr <= {tuser_sr[LATENCY-2:0],as.tuser};
	Position:                                                       ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in verilog_package worklib.axis_vip_pkg:sv (VST)
	Decompile: int
Verilog Syntax Tree: parameter declaration (VST_D_PARAMETER) in verilog_package worklib.axis_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/axis_vip/axis_vip_item.sv, line 41, position 22
	Scope: axis_vip_pkg::axis_vip_item
	Decompile: int FIELDS_NUM
	Source  :         int  FIELDS_NUM=1,
	Position:                       ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 435, position 90
	Decompile: 16
	Source  :                     if  (((ipv4_flag_carry == 1) && (~({12'd0,l3_checksum_carry_accum[19:16]} + l3_checksum_carry_accum[15:0]) == 16'd0)) || (ipv6_flag_carry == 1)) begin
	Position:                                                                                           ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in verilog_package worklib.axis_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/axis_vip/axis_vip_item.sv, line 37, position 22
	Scope: axis_vip_pkg::axis_vip_item
	Decompile: axis_vip_pkg::axis_vip_item#(DATA_WD,FIELD_WD,LINE_WD,FIELDS_NUM,FIELD_ENUM)
	Source  :     class axis_vip_item#(
	Position:                       ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_coverage.sv, line 128, position 140
	Decompile: 18
	Source  :                                                    t1_L2_vlans==1 && t1_passthrough==   0 && t1_L2_ethertype==ETH_IPV4 && t1_L4_payload==  18 &&  t1_L3_protocol==ETH_UDP                     );
	Position:                                                                                                                                             ^
Verilog Syntax Tree: part select expression (VST_E_PART_SELECT) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 367, position 108
	Scope: L3L4CS
	Decompile: l4_checksum_accum[15:0]
	Source  :                         l4_checksum_carry_accum <= {16'd0,l4_checksum_accum[19:16]} + {4'd0,l4_checksum_accum[15:0]};    
	Position:                                                                                                             ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_coverage.sv, line 128, position 117
	Scope: eth_vip_types_pkg
	Decompile: ETH_IPV4
	Source  :                                                    t1_L2_vlans==1 && t1_passthrough==   0 && t1_L2_ethertype==ETH_IPV4 && t1_L4_payload==  18 &&  t1_L3_protocol==ETH_UDP                     );
	Position:                                                                                                                      ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in verilog_package worklib.eth_vip_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/eth_vip/eth_vip_coverage.sv, line 114, position 88
	Decompile: 0
	Source  :                                                    t1_L2_vlans==0 && t1_passthrough==   0 && t1_L2_ethertype==ETH_IPV4                                                    && t1_chop_last== 32);
	Position:                                                                                         ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in verilog_package worklib.gk_base_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/agents/gk_base_monitor.sv, line 18, position 32
	Scope: gk_base_pkg::gk_base_monitor
	Decompile: gk_base_pkg::gk_base_monitor#(CFG,ITM)
	Source  :     virtual class gk_base_monitor#(
	Position:                                 ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in verilog_package worklib.uvm_pkg:sv (VST)
	File: /mnt/apps/cadence/XCELIUM2303/tools/methodology/UVM/CDNS-1.2/sv/src/base/uvm_transaction.svh, line 124, position 28
	Scope: uvm_pkg::uvm_transaction
	Decompile: uvm_pkg::uvm_transaction
	Source  : virtual class uvm_transaction extends uvm_object;
	Position:                             ^
Verilog Syntax Tree: class declaration (VST_D_CLASS) in verilog_package worklib.gk_base_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/agents/gk_base_agent_seq_lib.sv, line 30, position 31
	Scope: gk_base_pkg::gk_base_agent_data_seq
	Decompile: gk_base_pkg::gk_base_agent_data_seq#(CFG,ITM)
	Source  :     class gk_base_agent_data_seq#(
	Position:                                ^
Verilog Syntax Tree: if statement (VST_S_IF) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 438, position 26
	Scope: L3L4CS
	Decompile: (ipv4_flag_carry == 1)
	Source  :                     else if (ipv4_flag_carry == 1) begin                                             // IPv4 with checksum not correct
	Position:                           ^
Verilog Syntax Tree: class type (VST_T_CLASS) in verilog_package worklib.l3l4cs_cs_agent_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/dv/src/agents/l3l4cs_cs_agent/l3l4cs_cs_agent_seq_lib.sv, line 17, position 74
	Scope: l3l4cs_cs_agent_pkg::cs_agent_data_seq
	Decompile: l3l4cs_cs_agent_pkg::cs_agent_config
	Source  :     class cs_agent_data_seq extends ce_base_agent_data_seq#(cs_agent_config,cs_agent_item);
	Position:                                                                           ^
Verilog Syntax Tree: type parameter declaration (VST_D_TYPE_PARAMETER) in verilog_package worklib.gk_base_pkg:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/GK_IPs/verif/gk_base/src/agents/gk_base_agent_seq_lib.sv, line 31, position 15
	Scope: gk_base_pkg::gk_base_agent_data_seq
	Decompile: CFG
	Source  :         type CFG= gk_base_agent_config,
	Position:                ^
Verilog Syntax Tree: type parameter (VST_T_TYPE_PARAMETER) in verilog_package worklib.gk_axi_vip_pkg:sv (VST)
	Scope: gk_axi_vip_pkg::gk_axi_vip_data_seq
	Decompile: CFG
Verilog Syntax Tree: sequential block statement (VST_S_SEQ_BLOCK) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 441, position 29
	Scope: L3L4CS
	Source  :                     else begin
	Position:                              ^
Verilog Syntax Tree: nonblocking assignment statement (VST_S_NONBLOCKING_ASSIGNMENT) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 442, position 39
	Scope: L3L4CS
	Decompile: 2'b00
	Source  :                         l3_checksum_o <= 2'b00;                                                      // non IP packet
	Position:                                        ^
External Code in function: <unavailable> offset -65018
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 277, position 44
	Decompile: 1'b0
	Source  :                             padding_flag <= 1'b0;  
	Position:                                             ^
Intermediate File: string (IF_STRING) in module worklib.ready_rand_gen:sv (VST)
	Decompile: ready_rand_gen
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.L3L4CS:sv (VST)
	File: /mnt/apps/myshare/edens/WS_l3l4cs0/l3l4cs/rtl/src/L3L4CS.sv, line 268, position 71
	Decompile: 1
	Source  :                             udp_checksum_count <= udp_checksum_count + 1;
	Position:                                                                        ^
csi-xmsim - CSI: investigation output 1st 100 entries took 0.033 secs, send this file to Cadence Support
