{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676322149415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676322149415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 16:02:29 2023 " "Processing started: Mon Feb 13 16:02:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676322149415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676322149415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elec374-lab -c elec374-lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off elec374-lab -c elec374-lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676322149415 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676322150060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothsalgorithm.v 1 1 " "Found 1 design units, including 1 entities, in source file boothsalgorithm.v" { { "Info" "ISGN_ENTITY_NAME" "1 BoothAlgorithm " "Found entity 1: BoothAlgorithm" {  } { { "BoothsAlgorithm.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcell.v 1 1 " "Found 1 design units, including 1 entities, in source file bcell.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCell " "Found entity 1: BCell" {  } { { "BCell.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BCell.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwobitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoBitAdder " "Found entity 1: ThirtyTwoBitAdder" {  } { { "ThirtyTwoBitAdder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteenbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SixteenBitAdder " "Found entity 1: SixteenBitAdder" {  } { { "SixteenBitAdder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.v 1 1 " "Found 1 design units, including 1 entities, in source file fourbitadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carrylookaheadlogic.v 1 1 " "Found 1 design units, including 1 entities, in source file carrylookaheadlogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 carrylookaheadlogic " "Found entity 1: carrylookaheadlogic" {  } { { "carrylookaheadlogic.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/carrylookaheadlogic.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/MDR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bus " "Found entity 1: Bus" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(221) " "Verilog HDL information at datapath_tb.v(221): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/datapath_tb.v" 221 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zmux.v 1 1 " "Found 1 design units, including 1 entities, in source file zmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZMux " "Found entity 1: ZMux" {  } { { "ZMux.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ZMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lookaheadadder.v 1 1 " "Found 1 design units, including 1 entities, in source file lookaheadadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 lookaheadadder " "Found entity 1: lookaheadadder" {  } { { "lookaheadadder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nonrestoringdivision.v 1 1 " "Found 1 design units, including 1 entities, in source file nonrestoringdivision.v" { { "Info" "ISGN_ENTITY_NAME" "1 NonRestoringDivision " "Found entity 1: NonRestoringDivision" {  } { { "NonRestoringDivision.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322150250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clear DataPath.v(49) " "Verilog HDL Implicit Net warning at DataPath.v(49): created implicit net for \"clear\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in DataPath.v(57) " "Verilog HDL Implicit Net warning at DataPath.v(57): created implicit net for \"R8in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in DataPath.v(58) " "Verilog HDL Implicit Net warning at DataPath.v(58): created implicit net for \"R9in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in DataPath.v(59) " "Verilog HDL Implicit Net warning at DataPath.v(59): created implicit net for \"R10in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in DataPath.v(60) " "Verilog HDL Implicit Net warning at DataPath.v(60): created implicit net for \"R11in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in DataPath.v(61) " "Verilog HDL Implicit Net warning at DataPath.v(61): created implicit net for \"R12in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in DataPath.v(62) " "Verilog HDL Implicit Net warning at DataPath.v(62): created implicit net for \"R13in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in DataPath.v(63) " "Verilog HDL Implicit Net warning at DataPath.v(63): created implicit net for \"R14in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in DataPath.v(64) " "Verilog HDL Implicit Net warning at DataPath.v(64): created implicit net for \"R15in\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin DataPath.v(67) " "Verilog HDL Implicit Net warning at DataPath.v(67): created implicit net for \"HIin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin DataPath.v(68) " "Verilog HDL Implicit Net warning at DataPath.v(68): created implicit net for \"LOin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIin DataPath.v(69) " "Verilog HDL Implicit Net warning at DataPath.v(69): created implicit net for \"ZHIin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLOin DataPath.v(70) " "Verilog HDL Implicit Net warning at DataPath.v(70): created implicit net for \"ZLOin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "InPortIn DataPath.v(77) " "Verilog HDL Implicit Net warning at DataPath.v(77): created implicit net for \"InPortIn\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CSignIn DataPath.v(78) " "Verilog HDL Implicit Net warning at DataPath.v(78): created implicit net for \"CSignIn\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 78 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8out DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"R8out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9out DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"R9out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10out DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"R10out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11out DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"R11out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12out DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"R12out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13out DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"R13out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14out DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"R14out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15out DataPath.v(87) " "Verilog HDL Implicit Net warning at DataPath.v(87): created implicit net for \"R15out\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIout DataPath.v(88) " "Verilog HDL Implicit Net warning at DataPath.v(88): created implicit net for \"HIout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOout DataPath.v(88) " "Verilog HDL Implicit Net warning at DataPath.v(88): created implicit net for \"LOout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHIout DataPath.v(88) " "Verilog HDL Implicit Net warning at DataPath.v(88): created implicit net for \"ZHIout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PortInout DataPath.v(88) " "Verilog HDL Implicit Net warning at DataPath.v(88): created implicit net for \"PortInout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CSignout DataPath.v(88) " "Verilog HDL Implicit Net warning at DataPath.v(88): created implicit net for \"CSignout\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S0 DataPath.v(89) " "Verilog HDL Implicit Net warning at DataPath.v(89): created implicit net for \"S0\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S1 DataPath.v(89) " "Verilog HDL Implicit Net warning at DataPath.v(89): created implicit net for \"S1\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S2 DataPath.v(89) " "Verilog HDL Implicit Net warning at DataPath.v(89): created implicit net for \"S2\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S3 DataPath.v(89) " "Verilog HDL Implicit Net warning at DataPath.v(89): created implicit net for \"S3\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S4 DataPath.v(89) " "Verilog HDL Implicit Net warning at DataPath.v(89): created implicit net for \"S4\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g lookaheadadder.v(20) " "Verilog HDL Implicit Net warning at lookaheadadder.v(20): created implicit net for \"g\"" {  } { { "lookaheadadder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p lookaheadadder.v(21) " "Verilog HDL Implicit Net warning at lookaheadadder.v(21): created implicit net for \"p\"" {  } { { "lookaheadadder.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322150250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676322150435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:R0 " "Elaborating entity \"register\" for hierarchy \"register:R0\"" {  } { { "DataPath.v" "R0" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322150457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR MDR:MDR " "Elaborating entity \"MDR\" for hierarchy \"MDR:MDR\"" {  } { { "DataPath.v" "MDR" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322150508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "DataPath.v" "alu" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322150539 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "YMuxOut ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"YMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676322150550 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BusMuxOut ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"BusMuxOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676322150552 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALUControl ALU.v(31) " "Verilog HDL Always Construct warning at ALU.v(31): variable \"ALUControl\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676322150552 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lookaheadOut ALU.v(34) " "Verilog HDL Always Construct warning at ALU.v(34): variable \"lookaheadOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676322150552 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "lookaheadOut ALU.v(38) " "Verilog HDL Always Construct warning at ALU.v(38): variable \"lookaheadOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676322150552 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "boothOutput ALU.v(82) " "Verilog HDL Always Construct warning at ALU.v(82): variable \"boothOutput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676322150554 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R ALU.v(86) " "Verilog HDL Always Construct warning at ALU.v(86): variable \"R\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676322150554 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Q ALU.v(86) " "Verilog HDL Always Construct warning at ALU.v(86): variable \"Q\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676322150554 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(31) " "Verilog HDL Case Statement warning at ALU.v(31): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ALU.v(19) " "Inferred latch for \"C\[0\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ALU.v(19) " "Inferred latch for \"C\[1\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ALU.v(19) " "Inferred latch for \"C\[2\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ALU.v(19) " "Inferred latch for \"C\[3\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ALU.v(19) " "Inferred latch for \"C\[4\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ALU.v(19) " "Inferred latch for \"C\[5\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ALU.v(19) " "Inferred latch for \"C\[6\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ALU.v(19) " "Inferred latch for \"C\[7\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[8\] ALU.v(19) " "Inferred latch for \"C\[8\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[9\] ALU.v(19) " "Inferred latch for \"C\[9\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[10\] ALU.v(19) " "Inferred latch for \"C\[10\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[11\] ALU.v(19) " "Inferred latch for \"C\[11\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[12\] ALU.v(19) " "Inferred latch for \"C\[12\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[13\] ALU.v(19) " "Inferred latch for \"C\[13\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[14\] ALU.v(19) " "Inferred latch for \"C\[14\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[15\] ALU.v(19) " "Inferred latch for \"C\[15\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[16\] ALU.v(19) " "Inferred latch for \"C\[16\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[17\] ALU.v(19) " "Inferred latch for \"C\[17\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[18\] ALU.v(19) " "Inferred latch for \"C\[18\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[19\] ALU.v(19) " "Inferred latch for \"C\[19\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[20\] ALU.v(19) " "Inferred latch for \"C\[20\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[21\] ALU.v(19) " "Inferred latch for \"C\[21\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[22\] ALU.v(19) " "Inferred latch for \"C\[22\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[23\] ALU.v(19) " "Inferred latch for \"C\[23\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[24\] ALU.v(19) " "Inferred latch for \"C\[24\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150560 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[25\] ALU.v(19) " "Inferred latch for \"C\[25\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[26\] ALU.v(19) " "Inferred latch for \"C\[26\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[27\] ALU.v(19) " "Inferred latch for \"C\[27\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[28\] ALU.v(19) " "Inferred latch for \"C\[28\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[29\] ALU.v(19) " "Inferred latch for \"C\[29\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[30\] ALU.v(19) " "Inferred latch for \"C\[30\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[31\] ALU.v(19) " "Inferred latch for \"C\[31\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[32\] ALU.v(19) " "Inferred latch for \"C\[32\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[33\] ALU.v(19) " "Inferred latch for \"C\[33\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[34\] ALU.v(19) " "Inferred latch for \"C\[34\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[35\] ALU.v(19) " "Inferred latch for \"C\[35\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[36\] ALU.v(19) " "Inferred latch for \"C\[36\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[37\] ALU.v(19) " "Inferred latch for \"C\[37\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[38\] ALU.v(19) " "Inferred latch for \"C\[38\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[39\] ALU.v(19) " "Inferred latch for \"C\[39\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150568 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[40\] ALU.v(19) " "Inferred latch for \"C\[40\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[41\] ALU.v(19) " "Inferred latch for \"C\[41\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[42\] ALU.v(19) " "Inferred latch for \"C\[42\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[43\] ALU.v(19) " "Inferred latch for \"C\[43\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[44\] ALU.v(19) " "Inferred latch for \"C\[44\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[45\] ALU.v(19) " "Inferred latch for \"C\[45\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[46\] ALU.v(19) " "Inferred latch for \"C\[46\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[47\] ALU.v(19) " "Inferred latch for \"C\[47\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[48\] ALU.v(19) " "Inferred latch for \"C\[48\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[49\] ALU.v(19) " "Inferred latch for \"C\[49\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[50\] ALU.v(19) " "Inferred latch for \"C\[50\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[51\] ALU.v(19) " "Inferred latch for \"C\[51\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[52\] ALU.v(19) " "Inferred latch for \"C\[52\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150570 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[53\] ALU.v(19) " "Inferred latch for \"C\[53\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150572 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[54\] ALU.v(19) " "Inferred latch for \"C\[54\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150572 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[55\] ALU.v(19) " "Inferred latch for \"C\[55\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150572 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[56\] ALU.v(19) " "Inferred latch for \"C\[56\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150572 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[57\] ALU.v(19) " "Inferred latch for \"C\[57\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150572 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[58\] ALU.v(19) " "Inferred latch for \"C\[58\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150572 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[59\] ALU.v(19) " "Inferred latch for \"C\[59\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150572 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[60\] ALU.v(19) " "Inferred latch for \"C\[60\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150572 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[61\] ALU.v(19) " "Inferred latch for \"C\[61\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150572 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[62\] ALU.v(19) " "Inferred latch for \"C\[62\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150572 "|DataPath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[63\] ALU.v(19) " "Inferred latch for \"C\[63\]\" at ALU.v(19)" {  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322150572 "|DataPath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lookaheadadder ALU:alu\|lookaheadadder:addSub " "Elaborating entity \"lookaheadadder\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\"" {  } { { "ALU.v" "addSub" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322150619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoBitAdder ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst " "Elaborating entity \"ThirtyTwoBitAdder\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\"" {  } { { "lookaheadadder.v" "ThirtyTwoBitAdder_inst" { Text "C:/altera/13.0sp1/elec374-Lab/lookaheadadder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322150647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixteenBitAdder ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst " "Elaborating entity \"SixteenBitAdder\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\"" {  } { { "ThirtyTwoBitAdder.v" "b2v_inst" { Text "C:/altera/13.0sp1/elec374-Lab/ThirtyTwoBitAdder.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322150673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst " "Elaborating entity \"FourBitAdder\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst\"" {  } { { "SixteenBitAdder.v" "b2v_inst" { Text "C:/altera/13.0sp1/elec374-Lab/SixteenBitAdder.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322150719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCell ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst\|BCell:b2v_inst " "Elaborating entity \"BCell\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst\|BCell:b2v_inst\"" {  } { { "FourBitAdder.v" "b2v_inst" { Text "C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322150754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrylookaheadlogic ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst\|carrylookaheadlogic:b2v_inst6 " "Elaborating entity \"carrylookaheadlogic\" for hierarchy \"ALU:alu\|lookaheadadder:addSub\|ThirtyTwoBitAdder:ThirtyTwoBitAdder_inst\|SixteenBitAdder:b2v_inst\|FourBitAdder:b2v_inst\|carrylookaheadlogic:b2v_inst6\"" {  } { { "FourBitAdder.v" "b2v_inst6" { Text "C:/altera/13.0sp1/elec374-Lab/FourBitAdder.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322150795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoothAlgorithm ALU:alu\|BoothAlgorithm:mul " "Elaborating entity \"BoothAlgorithm\" for hierarchy \"ALU:alu\|BoothAlgorithm:mul\"" {  } { { "ALU.v" "mul" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322150927 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothsAlgorithm.v(25) " "Verilog HDL Case Statement warning at BoothsAlgorithm.v(25): case item expression never matches the case expression" {  } { { "BoothsAlgorithm.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676322150940 "|DataPath|ALU:alu|BoothAlgorithm:mul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothsAlgorithm.v(26) " "Verilog HDL Case Statement warning at BoothsAlgorithm.v(26): case item expression never matches the case expression" {  } { { "BoothsAlgorithm.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676322150940 "|DataPath|ALU:alu|BoothAlgorithm:mul"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "BoothsAlgorithm.v(28) " "Verilog HDL Case Statement warning at BoothsAlgorithm.v(28): case item expression never matches the case expression" {  } { { "BoothsAlgorithm.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1676322150940 "|DataPath|ALU:alu|BoothAlgorithm:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 64 BoothsAlgorithm.v(35) " "Verilog HDL assignment warning at BoothsAlgorithm.v(35): truncated value with size 66 to match size of target (64)" {  } { { "BoothsAlgorithm.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/BoothsAlgorithm.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676322150940 "|DataPath|ALU:alu|BoothAlgorithm:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NonRestoringDivision ALU:alu\|NonRestoringDivision:div " "Elaborating entity \"NonRestoringDivision\" for hierarchy \"ALU:alu\|NonRestoringDivision:div\"" {  } { { "ALU.v" "div" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322150940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "66 65 NonRestoringDivision.v(24) " "Verilog HDL assignment warning at NonRestoringDivision.v(24): truncated value with size 66 to match size of target (65)" {  } { { "NonRestoringDivision.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676322150940 "|DataPath|ALU:alu|NonRestoringDivision:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZMux ZMux:ZMUX " "Elaborating entity \"ZMux\" for hierarchy \"ZMux:ZMUX\"" {  } { { "DataPath.v" "ZMUX" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322151093 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZSelect ZMux.v(10) " "Verilog HDL Always Construct warning at ZMux.v(10): variable \"ZSelect\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZMux.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ZMux.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676322151107 "|DataPath|ZMux:ZMUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZMuxIn ZMux.v(11) " "Verilog HDL Always Construct warning at ZMux.v(11): variable \"ZMuxIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZMux.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ZMux.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676322151107 "|DataPath|ZMux:ZMUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZMuxIn ZMux.v(14) " "Verilog HDL Always Construct warning at ZMux.v(14): variable \"ZMuxIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ZMux.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ZMux.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676322151107 "|DataPath|ZMux:ZMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus Bus:bus " "Elaborating entity \"Bus\" for hierarchy \"Bus:bus\"" {  } { { "DataPath.v" "bus" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322151107 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q Bus.v(24) " "Verilog HDL Always Construct warning at Bus.v(24): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676322151117 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S0 Bus.v(11) " "Output port \"S0\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676322151117 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S1 Bus.v(11) " "Output port \"S1\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S2 Bus.v(11) " "Output port \"S2\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S3 Bus.v(11) " "Output port \"S3\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "S4 Bus.v(11) " "Output port \"S4\" at Bus.v(11) has no driver" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] Bus.v(96) " "Inferred latch for \"q\[0\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] Bus.v(96) " "Inferred latch for \"q\[1\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] Bus.v(96) " "Inferred latch for \"q\[2\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] Bus.v(96) " "Inferred latch for \"q\[3\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] Bus.v(96) " "Inferred latch for \"q\[4\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] Bus.v(96) " "Inferred latch for \"q\[5\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] Bus.v(96) " "Inferred latch for \"q\[6\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] Bus.v(96) " "Inferred latch for \"q\[7\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[8\] Bus.v(96) " "Inferred latch for \"q\[8\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[9\] Bus.v(96) " "Inferred latch for \"q\[9\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[10\] Bus.v(96) " "Inferred latch for \"q\[10\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[11\] Bus.v(96) " "Inferred latch for \"q\[11\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[12\] Bus.v(96) " "Inferred latch for \"q\[12\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[13\] Bus.v(96) " "Inferred latch for \"q\[13\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[14\] Bus.v(96) " "Inferred latch for \"q\[14\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[15\] Bus.v(96) " "Inferred latch for \"q\[15\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[16\] Bus.v(96) " "Inferred latch for \"q\[16\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[17\] Bus.v(96) " "Inferred latch for \"q\[17\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[18\] Bus.v(96) " "Inferred latch for \"q\[18\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[19\] Bus.v(96) " "Inferred latch for \"q\[19\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[20\] Bus.v(96) " "Inferred latch for \"q\[20\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[21\] Bus.v(96) " "Inferred latch for \"q\[21\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[22\] Bus.v(96) " "Inferred latch for \"q\[22\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[23\] Bus.v(96) " "Inferred latch for \"q\[23\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[24\] Bus.v(96) " "Inferred latch for \"q\[24\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[25\] Bus.v(96) " "Inferred latch for \"q\[25\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[26\] Bus.v(96) " "Inferred latch for \"q\[26\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[27\] Bus.v(96) " "Inferred latch for \"q\[27\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[28\] Bus.v(96) " "Inferred latch for \"q\[28\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[29\] Bus.v(96) " "Inferred latch for \"q\[29\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[30\] Bus.v(96) " "Inferred latch for \"q\[30\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[31\] Bus.v(96) " "Inferred latch for \"q\[31\]\" at Bus.v(96)" {  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676322151123 "|DataPath|Bus:bus"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clear " "Net \"clear\" is missing source, defaulting to GND" {  } { { "DataPath.v" "clear" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676322151315 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1676322151315 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "30 " "Inferred 30 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add3\"" {  } { { "NonRestoringDivision.v" "Add3" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add5 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add5\"" {  } { { "NonRestoringDivision.v" "Add5" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add7 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add7\"" {  } { { "NonRestoringDivision.v" "Add7" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add9 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add9\"" {  } { { "NonRestoringDivision.v" "Add9" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add11 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add11\"" {  } { { "NonRestoringDivision.v" "Add11" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add13 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add13\"" {  } { { "NonRestoringDivision.v" "Add13" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add15 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add15\"" {  } { { "NonRestoringDivision.v" "Add15" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add17 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add17\"" {  } { { "NonRestoringDivision.v" "Add17" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add19 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add19\"" {  } { { "NonRestoringDivision.v" "Add19" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add21 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add21\"" {  } { { "NonRestoringDivision.v" "Add21" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add23 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add23\"" {  } { { "NonRestoringDivision.v" "Add23" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add25 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add25\"" {  } { { "NonRestoringDivision.v" "Add25" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add27 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add27\"" {  } { { "NonRestoringDivision.v" "Add27" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add29 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add29\"" {  } { { "NonRestoringDivision.v" "Add29" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add31 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add31\"" {  } { { "NonRestoringDivision.v" "Add31" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add33 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add33\"" {  } { { "NonRestoringDivision.v" "Add33" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add35 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add35\"" {  } { { "NonRestoringDivision.v" "Add35" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add37 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add37\"" {  } { { "NonRestoringDivision.v" "Add37" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add39 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add39\"" {  } { { "NonRestoringDivision.v" "Add39" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add41 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add41\"" {  } { { "NonRestoringDivision.v" "Add41" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add43 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add43\"" {  } { { "NonRestoringDivision.v" "Add43" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add45 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add45\"" {  } { { "NonRestoringDivision.v" "Add45" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add47 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add47\"" {  } { { "NonRestoringDivision.v" "Add47" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add49 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add49\"" {  } { { "NonRestoringDivision.v" "Add49" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add51 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add51\"" {  } { { "NonRestoringDivision.v" "Add51" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add53 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add53\"" {  } { { "NonRestoringDivision.v" "Add53" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add55 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add55\"" {  } { { "NonRestoringDivision.v" "Add55" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add57 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add57\"" {  } { { "NonRestoringDivision.v" "Add57" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add59 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add59\"" {  } { { "NonRestoringDivision.v" "Add59" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ALU:alu\|NonRestoringDivision:div\|Add61 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ALU:alu\|NonRestoringDivision:div\|Add61\"" {  } { { "NonRestoringDivision.v" "Add61" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156617 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1676322156617 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu\|NonRestoringDivision:div\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"ALU:alu\|NonRestoringDivision:div\|lpm_add_sub:Add3\"" {  } { { "NonRestoringDivision.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322156786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu\|NonRestoringDivision:div\|lpm_add_sub:Add3 " "Instantiated megafunction \"ALU:alu\|NonRestoringDivision:div\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322156786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322156786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322156786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676322156786 ""}  } { { "NonRestoringDivision.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/NonRestoringDivision.v" 32 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1676322156786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hui " "Found entity 1: add_sub_hui" {  } { { "db/add_sub_hui.tdf" "" { Text "C:/altera/13.0sp1/elec374-Lab/db/add_sub_hui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676322156902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676322156902 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1676322157756 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[0\] " "Latch Bus:bus\|q\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[1\] " "Latch Bus:bus\|q\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[2\] " "Latch Bus:bus\|q\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[3\] " "Latch Bus:bus\|q\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[4\] " "Latch Bus:bus\|q\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[5\] " "Latch Bus:bus\|q\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[6\] " "Latch Bus:bus\|q\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[7\] " "Latch Bus:bus\|q\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[8\] " "Latch Bus:bus\|q\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[9\] " "Latch Bus:bus\|q\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[10\] " "Latch Bus:bus\|q\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[11\] " "Latch Bus:bus\|q\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[12\] " "Latch Bus:bus\|q\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[13\] " "Latch Bus:bus\|q\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[14\] " "Latch Bus:bus\|q\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[15\] " "Latch Bus:bus\|q\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[16\] " "Latch Bus:bus\|q\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[17\] " "Latch Bus:bus\|q\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[18\] " "Latch Bus:bus\|q\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[19\] " "Latch Bus:bus\|q\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[20\] " "Latch Bus:bus\|q\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[21\] " "Latch Bus:bus\|q\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[22\] " "Latch Bus:bus\|q\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[23\] " "Latch Bus:bus\|q\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[24\] " "Latch Bus:bus\|q\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[25\] " "Latch Bus:bus\|q\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[26\] " "Latch Bus:bus\|q\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[27\] " "Latch Bus:bus\|q\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[28\] " "Latch Bus:bus\|q\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[29\] " "Latch Bus:bus\|q\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[30\] " "Latch Bus:bus\|q\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Bus:bus\|q\[31\] " "Latch Bus:bus\|q\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MDRout " "Ports D and ENA on the latch are fed by the same signal MDRout" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[0\] " "Latch ALU:alu\|C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[32\] " "Latch ALU:alu\|C\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[1\] " "Latch ALU:alu\|C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[33\] " "Latch ALU:alu\|C\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[2\] " "Latch ALU:alu\|C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157866 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157866 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[34\] " "Latch ALU:alu\|C\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157878 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[3\] " "Latch ALU:alu\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157878 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[35\] " "Latch ALU:alu\|C\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157878 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[4\] " "Latch ALU:alu\|C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157878 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[36\] " "Latch ALU:alu\|C\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157878 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[5\] " "Latch ALU:alu\|C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157878 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[37\] " "Latch ALU:alu\|C\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157878 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[6\] " "Latch ALU:alu\|C\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[38\] " "Latch ALU:alu\|C\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[7\] " "Latch ALU:alu\|C\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[39\] " "Latch ALU:alu\|C\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[8\] " "Latch ALU:alu\|C\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[40\] " "Latch ALU:alu\|C\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[9\] " "Latch ALU:alu\|C\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[41\] " "Latch ALU:alu\|C\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[10\] " "Latch ALU:alu\|C\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[42\] " "Latch ALU:alu\|C\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[11\] " "Latch ALU:alu\|C\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[43\] " "Latch ALU:alu\|C\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[12\] " "Latch ALU:alu\|C\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[44\] " "Latch ALU:alu\|C\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[13\] " "Latch ALU:alu\|C\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[45\] " "Latch ALU:alu\|C\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[0\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[0\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[14\] " "Latch ALU:alu\|C\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[46\] " "Latch ALU:alu\|C\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[4\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[4\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[15\] " "Latch ALU:alu\|C\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[47\] " "Latch ALU:alu\|C\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157879 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[16\] " "Latch ALU:alu\|C\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[48\] " "Latch ALU:alu\|C\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[17\] " "Latch ALU:alu\|C\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[49\] " "Latch ALU:alu\|C\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[18\] " "Latch ALU:alu\|C\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[50\] " "Latch ALU:alu\|C\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[19\] " "Latch ALU:alu\|C\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[51\] " "Latch ALU:alu\|C\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[20\] " "Latch ALU:alu\|C\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[52\] " "Latch ALU:alu\|C\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[21\] " "Latch ALU:alu\|C\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[53\] " "Latch ALU:alu\|C\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[22\] " "Latch ALU:alu\|C\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[54\] " "Latch ALU:alu\|C\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[23\] " "Latch ALU:alu\|C\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[55\] " "Latch ALU:alu\|C\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[24\] " "Latch ALU:alu\|C\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[56\] " "Latch ALU:alu\|C\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[25\] " "Latch ALU:alu\|C\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[57\] " "Latch ALU:alu\|C\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[26\] " "Latch ALU:alu\|C\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[58\] " "Latch ALU:alu\|C\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[27\] " "Latch ALU:alu\|C\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[59\] " "Latch ALU:alu\|C\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[28\] " "Latch ALU:alu\|C\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[60\] " "Latch ALU:alu\|C\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[29\] " "Latch ALU:alu\|C\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[61\] " "Latch ALU:alu\|C\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[30\] " "Latch ALU:alu\|C\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[62\] " "Latch ALU:alu\|C\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[2\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[2\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[31\] " "Latch ALU:alu\|C\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[3\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[3\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|C\[63\] " "Latch ALU:alu\|C\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA aluControl\[1\] " "Ports D and ENA on the latch are fed by the same signal aluControl\[1\]" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676322157883 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676322157883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676322160439 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "416 " "416 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1676322168867 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676322169150 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676322169911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322169911 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322170517 "|DataPath|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322170517 "|DataPath|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322170517 "|DataPath|IncPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ALUin " "No output dependent on input pin \"ALUin\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322170517 "|DataPath|ALUin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ZMuxEnbale " "No output dependent on input pin \"ZMuxEnbale\"" {  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676322170517 "|DataPath|ZMuxEnbale"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1676322170517 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6298 " "Implemented 6298 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676322170517 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676322170517 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6198 " "Implemented 6198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676322170517 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676322170517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 262 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676322170568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 16:02:50 2023 " "Processing ended: Mon Feb 13 16:02:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676322170568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676322170568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676322170568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676322170568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676322172128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676322172128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 16:02:51 2023 " "Processing started: Mon Feb 13 16:02:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676322172128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676322172128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off elec374-lab -c elec374-lab " "Command: quartus_fit --read_settings_files=off --write_settings_files=off elec374-lab -c elec374-lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676322172128 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676322172261 ""}
{ "Info" "0" "" "Project  = elec374-lab" {  } {  } 0 0 "Project  = elec374-lab" 0 0 "Fitter" 0 0 1676322172265 ""}
{ "Info" "0" "" "Revision = elec374-lab" {  } {  } 0 0 "Revision = elec374-lab" 0 0 "Fitter" 0 0 1676322172265 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1676322172613 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "elec374-lab EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"elec374-lab\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676322172661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676322172705 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676322172708 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676322172708 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676322173433 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676322173465 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676322173909 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676322173909 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676322173909 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676322173909 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 10253 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676322173935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 10255 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676322173935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 10257 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676322173935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 10259 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676322173935 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 10261 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676322173935 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676322173935 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676322173941 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "100 100 " "No exact pin location assignment(s) for 100 pins of 100 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MARin " "Pin MARin not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MARin } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MARin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IRin " "Pin IRin not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IRin } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IRin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IncPC " "Pin IncPC not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { IncPC } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IncPC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUin " "Pin ALUin not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ALUin } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALUin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZMuxEnbale " "Pin ZMuxEnbale not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ZMuxEnbale } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZMuxEnbale } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[0\] " "Pin out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[0] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[1\] " "Pin out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[1] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[2\] " "Pin out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[2] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[3\] " "Pin out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[3] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[4\] " "Pin out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[4] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[5\] " "Pin out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[5] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[6\] " "Pin out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[6] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[7\] " "Pin out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[7] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[8\] " "Pin out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[8] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[9\] " "Pin out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[9] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[10\] " "Pin out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[10] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[11\] " "Pin out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[11] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[12\] " "Pin out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[12] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[13\] " "Pin out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[13] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[14\] " "Pin out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[14] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[15\] " "Pin out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[15] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[16\] " "Pin out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[16] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[17\] " "Pin out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[17] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[18\] " "Pin out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[18] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[19\] " "Pin out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[19] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[20\] " "Pin out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[20] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[21\] " "Pin out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[21] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[22\] " "Pin out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[22] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[23\] " "Pin out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[23] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[24\] " "Pin out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[24] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[25\] " "Pin out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[25] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[26\] " "Pin out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[26] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[27\] " "Pin out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[27] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[28\] " "Pin out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[28] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[29\] " "Pin out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[29] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[30\] " "Pin out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[30] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out\[31\] " "Pin out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out[31] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1in " "Pin R1in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1in } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCout " "Pin PCout not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCout } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZSelect " "Pin ZSelect not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ZSelect } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZSelect } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7out " "Pin R7out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R7out } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZMuxOut " "Pin ZMuxOut not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ZMuxOut } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZMuxOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5out " "Pin R5out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R5out } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6out " "Pin R6out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R6out } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4out " "Pin R4out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R4out } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2out " "Pin R2out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2out } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3out " "Pin R3out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R3out } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R1out " "Pin R1out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R1out } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R1out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ZLOout " "Pin ZLOout not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ZLOout } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ZLOout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDRout " "Pin MDRout not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDRout } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDRout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0out " "Pin R0out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0out } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[0\] " "Pin Mdatain\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[0] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Read " "Pin Read not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Read } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDRin " "Pin MDRin not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MDRin } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MDRin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluControl\[1\] " "Pin aluControl\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aluControl[1] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluControl[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluControl\[0\] " "Pin aluControl\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aluControl[0] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluControl[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluControl\[3\] " "Pin aluControl\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aluControl[3] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluControl[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluControl\[2\] " "Pin aluControl\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aluControl[2] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluControl[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "aluControl\[4\] " "Pin aluControl\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { aluControl[4] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aluControl[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R4in " "Pin R4in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R4in } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R4in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R2in " "Pin R2in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R2in } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R2in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R3in " "Pin R3in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R3in } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R3in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R0in " "Pin R0in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R0in } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R0in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R7in " "Pin R7in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R7in } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R7in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R5in " "Pin R5in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R5in } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R5in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R6in " "Pin R6in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { R6in } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { R6in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCin " "Pin PCin not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PCin } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PCin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[1\] " "Pin Mdatain\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[1] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[2\] " "Pin Mdatain\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[2] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[3\] " "Pin Mdatain\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[3] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[4\] " "Pin Mdatain\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[4] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[5\] " "Pin Mdatain\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[5] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[6\] " "Pin Mdatain\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[6] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[7\] " "Pin Mdatain\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[7] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[8\] " "Pin Mdatain\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[8] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[9\] " "Pin Mdatain\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[9] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[10\] " "Pin Mdatain\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[10] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[11\] " "Pin Mdatain\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[11] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[12\] " "Pin Mdatain\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[12] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[13\] " "Pin Mdatain\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[13] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[14\] " "Pin Mdatain\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[14] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[15\] " "Pin Mdatain\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[15] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[16\] " "Pin Mdatain\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[16] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[17\] " "Pin Mdatain\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[17] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[18\] " "Pin Mdatain\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[18] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[19\] " "Pin Mdatain\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[19] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[20\] " "Pin Mdatain\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[20] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[21\] " "Pin Mdatain\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[21] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[22\] " "Pin Mdatain\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[22] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[23\] " "Pin Mdatain\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[23] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[24\] " "Pin Mdatain\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[24] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[25\] " "Pin Mdatain\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[25] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[26\] " "Pin Mdatain\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[26] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[27\] " "Pin Mdatain\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[27] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[28\] " "Pin Mdatain\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[28] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[29\] " "Pin Mdatain\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[29] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[30\] " "Pin Mdatain\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[30] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mdatain\[31\] " "Pin Mdatain\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mdatain[31] } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mdatain[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Yin " "Pin Yin not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Yin } } } { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Yin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676322175196 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1676322175196 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "96 " "TimeQuest Timing Analyzer is analyzing 96 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1676322176300 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elec374-lab.sdc " "Synopsys Design Constraints File file not found: 'elec374-lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676322176306 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676322176307 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|Mux32~1  from: dataa  to: combout " "Cell: alu\|Mux32~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676322176335 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|Mux65~1  from: datab  to: combout " "Cell: alu\|Mux65~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676322176335 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1676322176335 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676322176358 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1676322176359 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676322176361 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clock~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676322176830 ""}  } { { "DataPath.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/DataPath.v" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 10186 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676322176830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:alu\|Mux32~1  " "Automatically promoted node ALU:alu\|Mux32~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676322176830 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:alu|Mux32~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 5237 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676322176830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:alu\|Mux65~1  " "Automatically promoted node ALU:alu\|Mux65~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676322176831 ""}  } { { "ALU.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/ALU.v" 31 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU:alu|Mux65~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 10146 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676322176831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Bus:bus\|q\[31\]~72  " "Automatically promoted node Bus:bus\|q\[31\]~72 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676322176831 ""}  } { { "Bus.v" "" { Text "C:/altera/13.0sp1/elec374-Lab/Bus.v" 96 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Bus:bus|q[31]~72 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 0 { 0 ""} 0 2624 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676322176831 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676322177850 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676322177850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676322177850 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676322177858 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676322177864 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676322177867 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676322177867 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676322177869 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676322177869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1676322177869 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676322177869 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "99 unused 2.5V 67 32 0 " "Number of I/O pins in group: 99 (unused VREF, 2.5V VCCIO, 67 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1676322177879 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1676322177879 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1676322177879 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676322177880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676322177880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676322177880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676322177880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676322177880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676322177880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676322177880 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676322177880 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1676322177880 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1676322177880 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676322178002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676322179869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676322183002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676322183050 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676322219609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:37 " "Fitter placement operations ending: elapsed time is 00:00:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676322219609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676322221082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.5% " "5e+02 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1676322228377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "15 " "Router estimated average interconnect usage is 15% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "42 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "C:/altera/13.0sp1/elec374-Lab/" { { 1 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 42% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1676322230242 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676322230242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:29 " "Fitter routing operations ending: elapsed time is 00:00:29" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676322250926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1676322250937 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676322250937 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "7.36 " "Total time spent on timing analysis during the Fitter is 7.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1676322251100 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676322251194 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676322252625 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676322252649 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676322253654 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676322255644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.fit.smsg " "Generated suppressed messages file C:/altera/13.0sp1/elec374-Lab/output_files/elec374-lab.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676322257259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676322258666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 16:04:18 2023 " "Processing ended: Mon Feb 13 16:04:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676322258666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676322258666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676322258666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676322258666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676322259871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676322259871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 16:04:19 2023 " "Processing started: Mon Feb 13 16:04:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676322259871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676322259871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off elec374-lab -c elec374-lab " "Command: quartus_asm --read_settings_files=off --write_settings_files=off elec374-lab -c elec374-lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676322259871 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676322261262 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676322261308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676322261767 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 16:04:21 2023 " "Processing ended: Mon Feb 13 16:04:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676322261767 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676322261767 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676322261767 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676322261767 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676322262418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676322263181 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676322263181 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 16:04:22 2023 " "Processing started: Mon Feb 13 16:04:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676322263181 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676322263181 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta elec374-lab -c elec374-lab " "Command: quartus_sta elec374-lab -c elec374-lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676322263181 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1676322263308 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676322263577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676322263577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676322263641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676322263641 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "96 " "TimeQuest Timing Analyzer is analyzing 96 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1676322264232 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "elec374-lab.sdc " "Synopsys Design Constraints File file not found: 'elec374-lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1676322264345 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1676322264345 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name aluControl\[0\] aluControl\[0\] " "create_clock -period 1.000 -name aluControl\[0\] aluControl\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676322264370 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MDRout MDRout " "create_clock -period 1.000 -name MDRout MDRout" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676322264370 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676322264370 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676322264370 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|Mux32~1  from: datad  to: combout " "Cell: alu\|Mux32~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676322264372 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|Mux65~1  from: datad  to: combout " "Cell: alu\|Mux65~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676322264372 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1676322264372 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1676322264388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676322264388 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1676322264388 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1676322264405 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676322265436 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676322265436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -134.477 " "Worst-case setup slack is -134.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -134.477     -6643.885 aluControl\[0\]  " " -134.477     -6643.885 aluControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.165      -152.661 MDRout  " "   -6.165      -152.661 MDRout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.490      -936.049 clock  " "   -3.490      -936.049 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676322265436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.440 " "Worst-case hold slack is -0.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.440        -1.340 MDRout  " "   -0.440        -1.340 MDRout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043        -0.073 aluControl\[0\]  " "   -0.043        -0.073 aluControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.918         0.000 clock  " "    1.918         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676322265483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676322265500 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676322265500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -355.000 clock  " "   -3.000      -355.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 MDRout  " "   -3.000        -3.000 MDRout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 aluControl\[0\]  " "   -3.000        -3.000 aluControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322265505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676322265505 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676322268102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1676322268149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1676322269592 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|Mux32~1  from: datad  to: combout " "Cell: alu\|Mux32~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269876 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|Mux65~1  from: datad  to: combout " "Cell: alu\|Mux65~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269876 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1676322269876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269876 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676322269924 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676322269924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -119.197 " "Worst-case setup slack is -119.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -119.197     -5888.928 aluControl\[0\]  " " -119.197     -5888.928 aluControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.457      -136.160 MDRout  " "   -5.457      -136.160 MDRout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.070      -817.411 clock  " "   -3.070      -817.411 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676322269943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.342 " "Worst-case hold slack is -0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342        -0.883 MDRout  " "   -0.342        -0.883 MDRout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.031         0.000 aluControl\[0\]  " "    0.031         0.000 aluControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.758         0.000 clock  " "    1.758         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676322269971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676322269981 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676322269986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -355.000 clock  " "   -3.000      -355.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 MDRout  " "   -3.000        -3.000 MDRout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 aluControl\[0\]  " "   -3.000        -3.000 aluControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322269986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676322269986 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676322272574 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|Mux32~1  from: datad  to: combout " "Cell: alu\|Mux32~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676322272902 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|Mux65~1  from: datad  to: combout " "Cell: alu\|Mux65~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1676322272902 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1676322272902 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1676322272902 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676322272934 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676322272934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -78.040 " "Worst-case setup slack is -78.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322272965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322272965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -78.040     -3837.335 aluControl\[0\]  " "  -78.040     -3837.335 aluControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322272965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.150       -72.561 MDRout  " "   -3.150       -72.561 MDRout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322272965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.161      -588.899 clock  " "   -2.161      -588.899 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322272965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676322272965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.441 " "Worst-case hold slack is -0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322273014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322273014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441        -1.202 MDRout  " "   -0.441        -1.202 MDRout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322273014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120        -0.388 aluControl\[0\]  " "   -0.120        -0.388 aluControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322273014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.634         0.000 clock  " "    1.634         0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322273014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676322273014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676322273014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676322273029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322273029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322273029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -382.356 clock  " "   -3.000      -382.356 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322273029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.059 MDRout  " "   -3.000        -3.059 MDRout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322273029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 aluControl\[0\]  " "   -3.000        -3.000 aluControl\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676322273029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676322273029 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676322275848 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676322275848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676322276070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 16:04:36 2023 " "Processing ended: Mon Feb 13 16:04:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676322276070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676322276070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676322276070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676322276070 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676322277326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676322277326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 16:04:37 2023 " "Processing started: Mon Feb 13 16:04:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676322277326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676322277326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off elec374-lab -c elec374-lab " "Command: quartus_eda --read_settings_files=off --write_settings_files=off elec374-lab -c elec374-lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676322277326 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676322278565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "elec374-lab_6_1200mv_85c_slow.vo C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/ simulation " "Generated file elec374-lab_6_1200mv_85c_slow.vo in folder \"C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676322279514 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676322279614 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "elec374-lab_6_1200mv_0c_slow.vo C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/ simulation " "Generated file elec374-lab_6_1200mv_0c_slow.vo in folder \"C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676322280352 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676322280448 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "elec374-lab_min_1200mv_0c_fast.vo C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/ simulation " "Generated file elec374-lab_min_1200mv_0c_fast.vo in folder \"C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676322281255 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1676322281340 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "elec374-lab.vo C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/ simulation " "Generated file elec374-lab.vo in folder \"C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676322282234 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "elec374-lab_6_1200mv_85c_v_slow.sdo C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/ simulation " "Generated file elec374-lab_6_1200mv_85c_v_slow.sdo in folder \"C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676322282905 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "elec374-lab_6_1200mv_0c_v_slow.sdo C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/ simulation " "Generated file elec374-lab_6_1200mv_0c_v_slow.sdo in folder \"C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676322283553 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "elec374-lab_min_1200mv_0c_v_fast.sdo C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/ simulation " "Generated file elec374-lab_min_1200mv_0c_v_fast.sdo in folder \"C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676322284210 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "elec374-lab_v.sdo C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/ simulation " "Generated file elec374-lab_v.sdo in folder \"C:/altera/13.0sp1/elec374-Lab/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676322284779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676322284930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 16:04:44 2023 " "Processing ended: Mon Feb 13 16:04:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676322284930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676322284930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676322284930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676322284930 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 278 s " "Quartus II Full Compilation was successful. 0 errors, 278 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676322285640 ""}
