{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves top_tb; (run from /app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: top_tb\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top top_tb -o sim.exe +define+SIMULATION /app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd/rtl/fxp_pkg.sv /app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd/feature_engine.sv /app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd/signal_engine.sv /app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd/risk_engine.sv /app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd/quantsilicon_top.sv /app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd/tb/top_tb.sv (in eda.work/top_tb.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 15 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd/eda.work/top_tb.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtop_tb.cpp Vtop_tb___024root__DepSet_hf8625a3e__0.cpp Vtop_tb___024root__DepSet_h6b5a2dfc__0.cpp Vtop_tb__main.cpp Vtop_tb__Trace__0.cpp Vtop_tb__ConstPool_0.cpp Vtop_tb___024root__Slow.cpp Vtop_tb___024root__DepSet_hf8625a3e__0__Slow.cpp Vtop_tb___024root__DepSet_h6b5a2dfc__0__Slow.cpp Vtop_tb___024unit__Slow.cpp Vtop_tb___024unit__DepSet_hf81b5aed__0__Slow.cpp Vtop_tb__Syms.cpp Vtop_tb__Trace__0__Slow.cpp Vtop_tb__TraceDecls__0__Slow.cpp > Vtop_tb__ALL.cpp\necho \"\" > Vtop_tb__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtop_tb__ALL.o Vtop_tb__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtop_tb__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtop_tb__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd/eda.work/top_tb.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.135 MB sources in 8 modules, into 0.218 MB in 14 C++ files needing 0.001 MB\n- Verilator: Walltime 6.300 s (elab=0.011, cvt=0.029, bld=6.240); cpu 0.031 s on 7 threads; alloced 53.016 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd/eda.work/top_tb.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/top_tb.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 72 for ./obj_dir/sim.exe\nTEST START\nStarting input sequence - 20 samples\nINPUT [0]: price=99.999939 pos=0.000000 beta=1.199997\nERROR\n[50000000] %Error: top_tb.sv:232: Assertion failed in top_tb: Simulation timeout!\n%Error: /app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd/tb/top_tb.sv:232: Verilog $stop\nAborting...\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/898a26a4-6f60-4a95-9a29-ebd7595fa2e1.edacmd/eda.work/top_tb.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 2 tool errors\nERROR: [EDA] log eda.work/top_tb.sim/sim.log(STDOUT):4 contains one of _bad_strings=['%Error', '%Fatal']\nINFO: [EDA] Wrote artifacts JSON: eda.work/top_tb.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 6651,
  "stdout_total_size": 6651,
  "message": "Simulation failed with return code 30",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 30,
  "start_time": 1771445592.0805643,
  "stop_time": 1771445600.0982828,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 2231,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 30",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 30"
}