<module name="CSI2PHY_SCP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CSI2PHY_CFG0" acronym="CSI2PHY_CFG0" offset="0x0" width="32" description="Configuration register for Ths-term Ths-settle">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="Write only 0 for future compatibility." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="24" end="24" resetval="0" description="Write only 0 for future compatibility." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="23" end="16" resetval="0x00" description="Write only 0 for future compatibility." range="" rwaccess="RW"/>
    <bitfield id="THS_TERM" width="8" begin="15" end="8" resetval="0x04" description="Ths-term timing parameter in multiples of CSI2_96M_FCLK period.Requirement from DSI_PHY spec = (Dn Voltage 450 mV) - 35 ns + 4 UI.Effective time for enabling termination = synchoniser delay + timer delay + LPRx delay + combinatorial routing delay ~ (1-2)*DDRCLK + Ths-term + ~ (1-15) ns.Programmed value = ceil(12.5 ns/DDRClk period)-1).Default value: 4 for 400 MHz. 20% clock frequency tolerance." range="" rwaccess="RW"/>
    <bitfield id="THS_SETTLE" width="8" begin="7" end="0" resetval="0x27" description="Ths-settle timing parameter in multiples of DDR clock period.Derived requirement from DSI_PHY spec = (90 ns + 6 UI) - (145 ns + 10 UI).Effective Ths-settle seen on the line (starting to look for sync pattern) = synchoniser delay + timer delay + LPRx delay + combinatorial routing delay - pipeline delay in HS data path.~ (1-2)*DDRCLK + Ths-settle + ~ (1-15) ns - 1*DDRClkProgrammed value = ceil(90 ns/DDR clock period)+3. Default value: 39 for 400 MHz. (1) Minimum supported Ths-settle preprogrammed value = 3. (2) One clock delay in datapath from HSRx needs to be compensated. Hence + 3." range="" rwaccess="RW"/>
  </register>
  <register id="CSI2PHY_CFG1" acronym="CSI2PHY_CFG1" offset="0x4" width="32" description="Configuration register for Tclk-term, Tclk-settle Tclk-miss. Reset done status for the CLKIN4DDR clock domains.">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0x1" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESETDONECSI2_96M_FCLK" width="1" begin="29" end="29" resetval="0x-" description="Reset Done flag for the CSI2_96M_FCLK domainRead 0x0: Reset in progressRead 0x1: Reset completed" range="" rwaccess="R"/>
    <bitfield id="RESETDONERXBYTECLK" width="1" begin="28" end="28" resetval="0x-" description="Reset Done flag for the RxByteClkHS clock domainRead 0x0: Reset in progressRead 0x1: Reset completed" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="27" end="26" resetval="0x0" description="Read returns 0. Write only 0 for future compatibility." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x-" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TCLK_TERM" width="7" begin="24" end="18" resetval="0x00" description="Tclk-term timing parameter in multiples of CSI2_96M_FCLK period.Requirement from DSI_PHY spec = (Dn Voltage 450 mV) - 55 ns.Effective time for enabling termination = synchonizer delay + timer delay + LPRx delay + combinatorial routing delay ~ (1-2)*CSI2_96M_FCLK + Tclk-term + ~ (1-15) ns. Programmed value = ceil(9.5 ns/CSI2_96M_FCLK period)-1).Default value: 0 for 96 MHz. 5% clock frequency tolerance." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="17" end="10" resetval="0xB8" description="Must be written with reset value" range="" rwaccess="RW"/>
    <bitfield id="TCLK_MISS" width="2" begin="9" end="8" resetval="0x1" description="Tclk-miss timing parameter in multiples of CSI2_96M_FCLK periodProgrammed value = ceil(15 ns/CSI2_96M_FCLK period)-1Default value: 1 for 96 MHz" range="" rwaccess="RW"/>
    <bitfield id="TCLK_SETTLE" width="8" begin="7" end="0" resetval="0x0E" description="Tclk-settle timing parameter in multiples of CSI2_96M_FCLK period.Derived requirement from DSI_PHY spec = 145 ns - 435 ns.Effective Ths-settle = synchonizer delay + timer delay + LPRx delay + combinatorial routing delay ~ (1-2)*CSI2_96M_FCLK + Tclk-settle + ~ (1-15) ns. Programmed value = max(3, ceil(155 ns/CSI2_96M_FCLK period)-1).Default value: 14 for 96 MHz. 5% clock frequency tolerance." range="" rwaccess="RW"/>
  </register>
</module>
