===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.7895 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3133 ( 10.5%)    0.3133 ( 17.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2656 (  8.9%)    0.2656 ( 14.8%)    Parse modules
    0.0440 (  1.5%)    0.0440 (  2.5%)    Verify circuit
    2.5173 ( 84.4%)    1.3231 ( 73.9%)  'firrtl.circuit' Pipeline
    0.0468 (  1.6%)    0.0468 (  2.6%)    LowerFIRRTLAnnotations
    0.2403 (  8.1%)    0.1365 (  7.6%)    'firrtl.module' Pipeline
    0.0899 (  3.0%)    0.0510 (  2.8%)      DropName
    0.1504 (  5.0%)    0.0856 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0125 (  0.4%)    0.0066 (  0.4%)    'firrtl.module' Pipeline
    0.0124 (  0.4%)    0.0066 (  0.4%)      LowerCHIRRTLPass
    0.0182 (  0.6%)    0.0182 (  1.0%)    InferWidths
    0.0477 (  1.6%)    0.0477 (  2.7%)    MemToRegOfVec
    0.0746 (  2.5%)    0.0746 (  4.2%)    InferResets
    0.0068 (  0.2%)    0.0068 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0150 (  0.5%)    0.0150 (  0.8%)    WireDFT
    0.0812 (  2.7%)    0.0812 (  4.5%)    LowerFIRRTLTypes
    0.0964 (  3.2%)    0.0525 (  2.9%)    'firrtl.module' Pipeline
    0.0938 (  3.1%)    0.0511 (  2.9%)      ExpandWhens
    0.0026 (  0.1%)    0.0013 (  0.1%)      SFCCompat
    0.0242 (  0.8%)    0.0242 (  1.4%)    CheckCombCycles
    0.0066 (  0.2%)    0.0066 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.8449 ( 28.3%)    0.4380 ( 24.5%)    'firrtl.module' Pipeline
    0.8029 ( 26.9%)    0.4163 ( 23.3%)      Canonicalizer
    0.0420 (  1.4%)    0.0216 (  1.2%)      InferReadWrite
    0.0192 (  0.6%)    0.0192 (  1.1%)    PrefixModules
    0.0052 (  0.2%)    0.0052 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0332 (  1.1%)    0.0332 (  1.9%)    Inliner
    0.0372 (  1.2%)    0.0372 (  2.1%)    IMConstProp
    0.0013 (  0.0%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0012 (  0.0%)    0.0012 (  0.1%)    AddSeqMemPorts
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0142 (  0.5%)    0.0142 (  0.8%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1976 (  6.6%)    0.1976 ( 11.0%)    'firrtl.module' Pipeline
    0.0127 (  0.4%)    0.0127 (  0.7%)      DropName
    0.1849 (  6.2%)    0.1849 ( 10.3%)      Canonicalizer
    0.0190 (  0.6%)    0.0190 (  1.1%)    IMDeadCodeElim
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0412 (  1.4%)    0.0412 (  2.3%)  LowerFIRRTLToHW
    0.0007 (  0.0%)    0.0007 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0202 (  0.7%)    0.0202 (  1.1%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0482 (  1.6%)    0.0482 (  2.7%)  'hw.module' Pipeline
    0.0130 (  0.4%)    0.0130 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0228 (  0.8%)    0.0228 (  1.3%)    Canonicalizer
    0.0090 (  0.3%)    0.0090 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0034 (  0.1%)    0.0034 (  0.2%)    HWCleanup
    0.0056 (  0.2%)    0.0056 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0055 (  0.2%)    0.0055 (  0.3%)    PrettifyVerilog
    0.0042 (  0.1%)    0.0042 (  0.2%)  StripDebugInfoWithPred
    0.0311 (  1.0%)    0.0311 (  1.7%)  ExportVerilog
    0.0014 (  0.0%)    0.0014 (  0.1%)  Rest
    2.9837 (100.0%)    1.7895 (100.0%)  Total

{
  totalTime: 1.801,
  maxMemory: 69619712
}
