5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd case1.3.vcd -o case1.3.cdd -v case1.3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" case1.3.v 1 26 1
2 1 6 110015 4 1 100c 0 0 1 1 clock
2 2 6 90015 7 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 8 40007 1 0 21004 0 0 1 16 0 0
2 4 7 80008 4 1 1002 0 0 1 1 a
2 5 8 0 2 2d 1006 3 4 1 18 0 1 1 0 0 0
2 6 9 40007 1 0 21008 0 0 1 16 1 0
2 7 9 0 2 2d 1006 6 4 1 18 0 1 1 0 0 0
2 8 9 110014 0 0 21010 0 0 1 16 0 0
2 9 9 c000c 0 1 1400 0 0 1 1 b
2 10 9 c0014 0 38 22 8 9
2 11 8 110014 0 0 21010 0 0 1 16 1 0
2 12 8 c000c 0 1 1400 0 0 1 1 b
2 13 8 c0014 0 38 22 11 12
2 14 21 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 3 70004 1 0 0 0 1 17 0 1 1 1 0
1 a 4 70004 1 0 0 0 1 17 0 1 0 0 0
1 b 4 70007 1 0 0 0 1 17 0 1 0 0 0
4 10 6 2 2
4 7 4 10 2
4 13 6 2 2
4 5 0 13 7
4 2 1 5 0
4 14 1 0 0
3 1 main.$u0 "main.$u0" case1.3.v 0 19 1
3 1 main.$u1 "main.$u1" case1.3.v 0 24 1
2 15 22 20003 1 0 1008 0 0 32 48 14 0
2 16 22 10003 2 2c 900a 15 0 32 18 0 ffffffff 0 0 0 0
2 17 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 17 0 0 0
4 16 11 17 0
