============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.10-p001_1
  Generated on:           Mar 12 2025  11:45:49 pm
  Module:                 Port_B
  Operating conditions:   ss_v1p08_125c (balanced_tree)
  Operating conditions:   ff_v1p32_-40c (balanced_tree)
  Operating conditions:   tt_v1p5_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (26790 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1956                  
             Slack:=   26790                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_61_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 16.3   579   504   13484    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   726   14210    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   14210    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 2: MET (26790 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1956                  
             Slack:=   26790                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_56_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 16.3   579   504   13484    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g650__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   726   14210    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   14210    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 3: MET (26790 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1956                  
             Slack:=   26790                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_55_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 16.3   579   504   13484    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g654__6260/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   726   14210    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   14210    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 4: MET (26790 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1956                  
             Slack:=   26790                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_54_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 16.3   579   504   13484    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g651__5477/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   726   14210    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   14210    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 5: MET (26810 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1935                  
             Slack:=   26810                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_2_1  
  output_delay            10000            Port_B_constraints_s_line_84_61_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.1   408   342   12598    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12960    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 16.3   579   504   13464    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   726   14190    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   14190    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 6: MET (26810 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1935                  
             Slack:=   26810                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_2_1  
  output_delay            10000            Port_B_constraints_s_line_84_56_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.1   408   342   12598    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12960    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 16.3   579   504   13464    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g650__6417/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   726   14190    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   14190    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 7: MET (26810 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1935                  
             Slack:=   26810                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_2_1  
  output_delay            10000            Port_B_constraints_s_line_84_55_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.1   408   342   12598    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12960    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 16.3   579   504   13464    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g654__6260/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   726   14190    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   14190    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 8: MET (26810 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1935                  
             Slack:=   26810                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_2_1  
  output_delay            10000            Port_B_constraints_s_line_84_54_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.1   408   342   12598    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12960    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g661__2802/ZN -       B1->ZN R     INOR2HDV2       9 16.3   579   504   13464    (-,-) 
  IO_Port_B_inst/n_5           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g651__5477/Z  -       A1->Z  R     AO222HDV1       1  2.2   174   726   14190    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   14190    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 9: MET (26853 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1892                  
             Slack:=   26853                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_61_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13459    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14147    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   14147    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 10: MET (26853 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1892                  
             Slack:=   26853                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_60_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13459    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g649__7410/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14147    (-,-) 
  dbus_out[1]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)          -    -     -     0   14147    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 11: MET (26853 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1892                  
             Slack:=   26853                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_59_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13459    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g656__8428/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14147    (-,-) 
  dbus_out[2]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)          -    -     -     0   14147    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 12: MET (26853 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1892                  
             Slack:=   26853                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_58_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13459    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g653__5107/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14147    (-,-) 
  dbus_out[3]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)          -    -     -     0   14147    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 13: MET (26853 ps) Late External Delay Assertion at pin dbus_out[4]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[4]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1892                  
             Slack:=   26853                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_57_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13459    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g655__4319/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14147    (-,-) 
  dbus_out[4]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[4]                  -       -      R     (port)          -    -     -     0   14147    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 14: MET (26853 ps) Late External Delay Assertion at pin dbus_out[5]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[5]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1892                  
             Slack:=   26853                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_56_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13459    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g650__6417/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14147    (-,-) 
  dbus_out[5]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[5]                  -       -      R     (port)          -    -     -     0   14147    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 15: MET (26853 ps) Late External Delay Assertion at pin dbus_out[6]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[6]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1892                  
             Slack:=   26853                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_55_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13459    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g654__6260/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14147    (-,-) 
  dbus_out[6]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[6]                  -       -      R     (port)          -    -     -     0   14147    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 16: MET (26853 ps) Late External Delay Assertion at pin dbus_out[7]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[5]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[7]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1892                  
             Slack:=   26853                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_1_1  
  output_delay            10000            Port_B_constraints_s_line_84_54_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[5]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[5]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A3->ZN R     NOR3HDV2        2  5.1   408   363   12618    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12980    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13459    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g651__5477/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14147    (-,-) 
  dbus_out[7]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[7]                  -       -      R     (port)          -    -     -     0   14147    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 17: MET (26873 ps) Late External Delay Assertion at pin dbus_out[0]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[0]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1872                  
             Slack:=   26873                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_2_1  
  output_delay            10000            Port_B_constraints_s_line_84_61_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.1   408   342   12598    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12960    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13439    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g652__2398/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14127    (-,-) 
  dbus_out[0]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[0]                  -       -      R     (port)          -    -     -     0   14127    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 18: MET (26873 ps) Late External Delay Assertion at pin dbus_out[1]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[1]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1872                  
             Slack:=   26873                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_2_1  
  output_delay            10000            Port_B_constraints_s_line_84_60_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.1   408   342   12598    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12960    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13439    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g649__7410/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14127    (-,-) 
  dbus_out[1]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[1]                  -       -      R     (port)          -    -     -     0   14127    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 19: MET (26873 ps) Late External Delay Assertion at pin dbus_out[2]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[2]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1872                  
             Slack:=   26873                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_2_1  
  output_delay            10000            Port_B_constraints_s_line_84_59_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.1   408   342   12598    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12960    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13439    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g656__8428/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14127    (-,-) 
  dbus_out[2]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[2]                  -       -      R     (port)          -    -     -     0   14127    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 20: MET (26873 ps) Late External Delay Assertion at pin dbus_out[3]
           View: view_ss_v1p08_125c
          Group: CLK
     Startpoint: (F) IO_Addr[4]
          Clock: (R) CLK
       Endpoint: (R) dbus_out[3]
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0            5     
       Src Latency:+    1000         1250     
       Net Latency:+    1000 (I)     1000 (I) 
           Arrival:=   52000         2255     
                                              
      Output Delay:-   10000                  
       Uncertainty:-    1000                  
     Required Time:=   41000                  
      Launch Clock:-    2255                  
       Input Delay:-   10000                  
         Data Path:-    1872                  
             Slack:=   26873                  

Exceptions/Constraints:
  input_delay             10000            Port_B_constraints_s_line_83_2_1  
  output_delay            10000            Port_B_constraints_s_line_84_58_1 

#-------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge    Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  IO_Addr[4]                   -       -      F     (arrival)       1  2.7    49     0   12255    (-,-) 
  IO_Addr[4]                   -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g666__7098/ZN -       A2->ZN R     NOR3HDV2        2  5.1   408   342   12598    (-,-) 
  IO_Port_B_inst/n_0           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g665__8246/ZN -       B1->ZN F     INAND3HDV2      3  7.3   305   362   12960    (-,-) 
  IO_Port_B_inst/n_1           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g663__1705/ZN -       A1->ZN R     NOR2HDV2        9 17.1   576   479   13439    (-,-) 
  IO_Port_B_inst/n_4           -       -      -     (net)           -    -     -     -       -    (-,-) 
  IO_Port_B_inst/g653__5107/Z  -       B1->Z  R     AO222HDV1       1  2.2   174   689   14127    (-,-) 
  dbus_out[3]                  -       -      -     (net)           -    -     -     -       -    (-,-) 
  dbus_out[3]                  -       -      R     (port)          -    -     -     0   14127    (-,-) 
#-------------------------------------------------------------------------------------------------------

