

================================================================
== Vitis HLS Report for 'fp2div2_503_Pipeline_VITIS_LOOP_78_1'
================================================================
* Date:           Tue May 20 14:35:04 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_1  |       18|       18|         4|          2|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    686|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      64|      8|    -|
|Multiplexer      |        -|    -|       0|    105|    -|
|Register         |        -|    -|     346|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     410|    799|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p503_1_U  |fp2div2_503_Pipeline_VITIS_LOOP_78_1_p503_1_ROM_AUTO_1R  |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                         |        0|  64|   8|    0|     8|   64|     1|          512|
    +----------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_163_p2        |         +|   0|  0|  13|           4|           1|
    |add_ln79_fu_198_p2        |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_193_p2         |         +|   0|  0|  71|          64|          64|
    |and_ln79_1_fu_241_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln79_fu_179_p2        |       and|   0|  0|  64|          64|          64|
    |icmp_ln78_fu_132_p2       |      icmp|   0|  0|  13|           4|           5|
    |or_ln79_1_fu_251_p2       |        or|   0|  0|  64|          64|          64|
    |or_ln79_fu_211_p2         |        or|   0|  0|  64|          64|          64|
    |select_ln79_fu_171_p3     |    select|   0|  0|  64|           1|          64|
    |sext_ln75_cast_fu_116_p3  |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_1_fu_207_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln79_3_fu_246_p2      |       xor|   0|  0|  64|          64|          64|
    |xor_ln79_4_fu_224_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_fu_203_p2        |       xor|   0|  0|  64|          64|          64|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 686|         588|         652|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_272            |   9|          2|    4|          8|
    |c_0_address0_local                |  14|          3|    3|          9|
    |c_1_address0_local                |  14|          3|    3|          9|
    |carry_reg_105                     |   9|          2|    1|          2|
    |i_fu_56                           |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 105|         23|   20|         47|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln79_reg_326                  |  64|   0|   64|          0|
    |and_ln79_reg_312                  |  64|   0|   64|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_0_addr_reg_287                  |   2|   0|    3|          1|
    |c_0_addr_reg_287_pp0_iter1_reg    |   2|   0|    3|          1|
    |c_1_addr_reg_292                  |   2|   0|    3|          1|
    |c_1_addr_reg_292_pp0_iter1_reg    |   2|   0|    3|          1|
    |carry_reg_105                     |   1|   0|    1|          0|
    |i_272_reg_277                     |   4|   0|    4|          0|
    |i_fu_56                           |   4|   0|    4|          0|
    |icmp_ln78_reg_283                 |   1|   0|    1|          0|
    |icmp_ln78_reg_283_pp0_iter1_reg   |   1|   0|    1|          0|
    |select_ln79_reg_306               |  64|   0|   64|          0|
    |sext_ln75_cast_reg_272            |  64|   0|   64|          0|
    |tempReg_reg_318                   |  64|   0|   64|          0|
    |trunc_ln78_reg_302                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 346|   0|  350|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  fp2div2_503_Pipeline_VITIS_LOOP_78_1|  return value|
|c_0_address0  |  out|    3|   ap_memory|                                   c_0|         array|
|c_0_ce0       |  out|    1|   ap_memory|                                   c_0|         array|
|c_0_we0       |  out|    1|   ap_memory|                                   c_0|         array|
|c_0_d0        |  out|   64|   ap_memory|                                   c_0|         array|
|c_0_q0        |   in|   64|   ap_memory|                                   c_0|         array|
|c_1_address0  |  out|    3|   ap_memory|                                   c_1|         array|
|c_1_ce0       |  out|    1|   ap_memory|                                   c_1|         array|
|c_1_we0       |  out|    1|   ap_memory|                                   c_1|         array|
|c_1_d0        |  out|   64|   ap_memory|                                   c_1|         array|
|c_1_q0        |   in|   64|   ap_memory|                                   c_1|         array|
|sext_ln75     |   in|    1|     ap_none|                             sext_ln75|        scalar|
+--------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.91>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/generic/fp_generic.c:74->src/fpx.c:125]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln75_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sext_ln75"   --->   Operation 8 'read' 'sext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.99ns)   --->   "%sext_ln75_cast = select i1 %sext_ln75_read, i64 18446744073709551615, i64 0"   --->   Operation 9 'select' 'sext_ln75_cast' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 0, i4 %i" [src/generic/fp_generic.c:74->src/fpx.c:125]   --->   Operation 10 'store' 'store_ln74' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_272 = load i4 %i" [src/generic/fp_generic.c:78->src/fpx.c:125]   --->   Operation 12 'load' 'i_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%icmp_ln78 = icmp_eq  i4 %i_272, i4 8" [src/generic/fp_generic.c:78->src/fpx.c:125]   --->   Operation 13 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %for.inc.i.split, void %for.inc.i.i.preheader.exitStub" [src/generic/fp_generic.c:78->src/fpx.c:125]   --->   Operation 14 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = trunc i4 %i_272" [src/generic/fp_generic.c:78->src/fpx.c:125]   --->   Operation 15 'trunc' 'trunc_ln78_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_272, i32 1, i32 2" [src/generic/fp_generic.c:74->src/fpx.c:125]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i2 %lshr_ln" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 17 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln79_2" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 18 'getelementptr' 'c_0_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln79_2" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 19 'getelementptr' 'c_1_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 20 'load' 'c_0_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 21 'load' 'c_1_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i3 %trunc_ln78_2" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 22 'zext' 'zext_ln79_3' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p503_1_addr = getelementptr i64 %p503_1, i32 0, i32 %zext_ln79_3" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 23 'getelementptr' 'p503_1_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%p503_1_load = load i3 %p503_1_addr" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 24 'load' 'p503_1_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>

State 2 <SV = 1> <Delay = 3.80>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln78 = add i4 %i_272, i4 1" [src/generic/fp_generic.c:78->src/fpx.c:125]   --->   Operation 25 'add' 'add_ln78' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i4 %i_272" [src/generic/fp_generic.c:78->src/fpx.c:125]   --->   Operation 26 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_0_load = load i3 %c_0_addr" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 27 'load' 'c_0_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/2] ( I:2.32ns O:2.32ns )   --->   "%c_1_load = load i3 %c_1_addr" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 28 'load' 'c_1_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/1] (1.48ns)   --->   "%select_ln79 = select i1 %trunc_ln78, i64 %c_1_load, i64 %c_0_load" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 29 'select' 'select_ln79' <Predicate = (!icmp_ln78)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/2] ( I:2.32ns O:2.32ns )   --->   "%p503_1_load = load i3 %p503_1_addr" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 30 'load' 'p503_1_load' <Predicate = (!icmp_ln78)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 8> <ROM>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%and_ln79 = and i64 %p503_1_load, i64 %sext_ln75_cast" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 31 'and' 'and_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %trunc_ln78, void %arrayidx7.i464.case.0, void %arrayidx7.i464.case.1" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 32 'br' 'br_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln74 = store i4 %add_ln78, i4 %i" [src/generic/fp_generic.c:74->src/fpx.c:125]   --->   Operation 33 'store' 'store_ln74' <Predicate = (!icmp_ln78)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %arrayidx7.i464.exit" [src/generic/fp_generic.c:78->src/fpx.c:125]   --->   Operation 34 'phi' 'carry' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln74 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:74->src/fpx.c:125]   --->   Operation 35 'specpipeline' 'specpipeline_ln74' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln74 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/generic/fp_generic.c:74->src/fpx.c:125]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln74' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_95" [src/generic/fp_generic.c:78->src/fpx.c:125]   --->   Operation 37 'specloopname' 'specloopname_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i1 %carry" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 38 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.52ns)   --->   "%tempReg = add i64 %select_ln79, i64 %zext_ln79" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 39 'add' 'tempReg' <Predicate = (!icmp_ln78)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (3.52ns)   --->   "%add_ln79 = add i64 %and_ln79, i64 %tempReg" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 40 'add' 'add_ln79' <Predicate = (!icmp_ln78)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln78)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 41 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln79 = store i64 %add_ln79, i3 %c_0_addr" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 41 'store' 'store_ln79' <Predicate = (!icmp_ln78 & !trunc_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx7.i464.exit" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 42 'br' 'br_ln79' <Predicate = (!icmp_ln78 & !trunc_ln78)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln79 = store i64 %add_ln79, i3 %c_1_addr" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 43 'store' 'store_ln79' <Predicate = (!icmp_ln78 & trunc_ln78)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln79 = br void %arrayidx7.i464.exit" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 44 'br' 'br_ln79' <Predicate = (!icmp_ln78 & trunc_ln78)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%xor_ln79 = xor i64 %add_ln79, i64 %tempReg" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 45 'xor' 'xor_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%xor_ln79_1 = xor i64 %and_ln79, i64 %tempReg" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 46 'xor' 'xor_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node xor_ln79_3)   --->   "%or_ln79 = or i64 %xor_ln79, i64 %xor_ln79_1" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 47 'or' 'or_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 48 'bitselect' 'bit_sel' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%xor_ln79_4 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 49 'xor' 'xor_ln79_4' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%trunc_ln79 = trunc i64 %tempReg" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 50 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%xor_ln79_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln79_4, i63 %trunc_ln79" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 51 'bitconcatenate' 'xor_ln79_2' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node or_ln79_1)   --->   "%and_ln79_1 = and i64 %xor_ln79_2, i64 %select_ln79" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 52 'and' 'and_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln79_3 = xor i64 %or_ln79, i64 %add_ln79" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 53 'xor' 'xor_ln79_3' <Predicate = (!icmp_ln78)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln79_1 = or i64 %xor_ln79_3, i64 %and_ln79_1" [src/generic/fp_generic.c:79->src/fpx.c:125]   --->   Operation 54 'or' 'or_ln79_1' <Predicate = (!icmp_ln78)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln79_1, i32 63" [src/generic/fp_generic.c:78->src/fpx.c:125]   --->   Operation 55 'bitselect' 'tmp' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc.i" [src/generic/fp_generic.c:78->src/fpx.c:125]   --->   Operation 56 'br' 'br_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sext_ln75]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p503_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01100]
sext_ln75_read         (read             ) [ 00000]
sext_ln75_cast         (select           ) [ 00100]
store_ln74             (store            ) [ 00000]
br_ln0                 (br               ) [ 01111]
i_272                  (load             ) [ 00100]
icmp_ln78              (icmp             ) [ 01111]
br_ln78                (br               ) [ 00000]
trunc_ln78_2           (trunc            ) [ 00000]
lshr_ln                (partselect       ) [ 00000]
zext_ln79_2            (zext             ) [ 00000]
c_0_addr               (getelementptr    ) [ 01111]
c_1_addr               (getelementptr    ) [ 01111]
zext_ln79_3            (zext             ) [ 00000]
p503_1_addr            (getelementptr    ) [ 00100]
add_ln78               (add              ) [ 00000]
trunc_ln78             (trunc            ) [ 01111]
c_0_load               (load             ) [ 00000]
c_1_load               (load             ) [ 00000]
select_ln79            (select           ) [ 01111]
p503_1_load            (load             ) [ 00000]
and_ln79               (and              ) [ 01111]
br_ln79                (br               ) [ 00000]
store_ln74             (store            ) [ 00000]
carry                  (phi              ) [ 01110]
specpipeline_ln74      (specpipeline     ) [ 00000]
speclooptripcount_ln74 (speclooptripcount) [ 00000]
specloopname_ln78      (specloopname     ) [ 00000]
zext_ln79              (zext             ) [ 00000]
tempReg                (add              ) [ 00101]
add_ln79               (add              ) [ 00101]
store_ln79             (store            ) [ 00000]
br_ln79                (br               ) [ 00000]
store_ln79             (store            ) [ 00000]
br_ln79                (br               ) [ 00000]
xor_ln79               (xor              ) [ 00000]
xor_ln79_1             (xor              ) [ 00000]
or_ln79                (or               ) [ 00000]
bit_sel                (bitselect        ) [ 00000]
xor_ln79_4             (xor              ) [ 00000]
trunc_ln79             (trunc            ) [ 00000]
xor_ln79_2             (bitconcatenate   ) [ 00000]
and_ln79_1             (and              ) [ 00000]
xor_ln79_3             (xor              ) [ 00000]
or_ln79_1              (or               ) [ 00000]
tmp                    (bitselect        ) [ 01111]
br_ln78                (br               ) [ 01111]
ret_ln0                (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="c_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln75">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p503_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p503_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_95"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="sext_ln75_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln75_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="c_0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="2" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_0_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="c_1_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="64" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="2" slack="0"/>
<pin id="77" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_1_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="3" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="1"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_0_load/1 store_ln79/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="1"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c_1_load/1 store_ln79/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p503_1_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="3" slack="0"/>
<pin id="96" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p503_1_addr/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p503_1_load/1 "/>
</bind>
</comp>

<comp id="105" class="1005" name="carry_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="2"/>
<pin id="107" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="carry (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="carry_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="2"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="carry/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln75_cast_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="0"/>
<pin id="120" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sext_ln75_cast/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln74_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_272_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_272/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln78_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="trunc_ln78_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78_2/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="lshr_ln_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="2" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="0" index="3" bw="3" slack="0"/>
<pin id="147" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="zext_ln79_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln79_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_3/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln78_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="1"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="trunc_ln78_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln79_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="0"/>
<pin id="174" dir="0" index="2" bw="64" slack="0"/>
<pin id="175" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="and_ln79_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="1"/>
<pin id="182" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln74_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="4" slack="1"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln79_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tempReg_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln79_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="xor_ln79_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="0" index="1" bw="64" slack="1"/>
<pin id="206" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="xor_ln79_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="2"/>
<pin id="209" dir="0" index="1" bw="64" slack="1"/>
<pin id="210" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79_1/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="or_ln79_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="0"/>
<pin id="213" dir="0" index="1" bw="64" slack="0"/>
<pin id="214" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="bit_sel_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="1"/>
<pin id="220" dir="0" index="2" bw="7" slack="0"/>
<pin id="221" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln79_4_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79_4/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="trunc_ln79_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="64" slack="1"/>
<pin id="232" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="xor_ln79_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="63" slack="0"/>
<pin id="237" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln79_2/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="and_ln79_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="64" slack="2"/>
<pin id="244" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln79_1/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="xor_ln79_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="1"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln79_3/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln79_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="0"/>
<pin id="254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln79_1/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="265" class="1005" name="i_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="272" class="1005" name="sext_ln75_cast_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln75_cast "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_272_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="1"/>
<pin id="279" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_272 "/>
</bind>
</comp>

<comp id="283" class="1005" name="icmp_ln78_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln78 "/>
</bind>
</comp>

<comp id="287" class="1005" name="c_0_addr_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="1"/>
<pin id="289" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_addr "/>
</bind>
</comp>

<comp id="292" class="1005" name="c_1_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="3" slack="1"/>
<pin id="294" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_1_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="p503_1_addr_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="1"/>
<pin id="299" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p503_1_addr "/>
</bind>
</comp>

<comp id="302" class="1005" name="trunc_ln78_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="2"/>
<pin id="304" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln78 "/>
</bind>
</comp>

<comp id="306" class="1005" name="select_ln79_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="1"/>
<pin id="308" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln79 "/>
</bind>
</comp>

<comp id="312" class="1005" name="and_ln79_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="and_ln79 "/>
</bind>
</comp>

<comp id="318" class="1005" name="tempReg_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="326" class="1005" name="add_ln79_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="1"/>
<pin id="328" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="66" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="73" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="60" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="129" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="129" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="155"><net_src comp="142" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="161"><net_src comp="138" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="86" pin="3"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="80" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="99" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="163" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="109" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="215"><net_src comp="203" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="224" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="211" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="241" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="251" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="56" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="271"><net_src comp="265" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="275"><net_src comp="116" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="280"><net_src comp="129" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="286"><net_src comp="132" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="66" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="295"><net_src comp="73" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="300"><net_src comp="92" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="305"><net_src comp="168" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="171" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="315"><net_src comp="179" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="321"><net_src comp="193" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="325"><net_src comp="318" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="329"><net_src comp="198" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="80" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="332"><net_src comp="326" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="337"><net_src comp="257" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="109" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_0 | {4 }
	Port: c_1 | {4 }
	Port: p503_1 | {}
 - Input state : 
	Port: fp2div2_503_Pipeline_VITIS_LOOP_78_1 : c_0 | {1 2 }
	Port: fp2div2_503_Pipeline_VITIS_LOOP_78_1 : c_1 | {1 2 }
	Port: fp2div2_503_Pipeline_VITIS_LOOP_78_1 : sext_ln75 | {1 }
	Port: fp2div2_503_Pipeline_VITIS_LOOP_78_1 : p503_1 | {1 2 }
  - Chain level:
	State 1
		store_ln74 : 1
		i_272 : 1
		icmp_ln78 : 2
		br_ln78 : 3
		trunc_ln78_2 : 2
		lshr_ln : 2
		zext_ln79_2 : 3
		c_0_addr : 4
		c_1_addr : 4
		c_0_load : 5
		c_1_load : 5
		zext_ln79_3 : 3
		p503_1_addr : 4
		p503_1_load : 5
	State 2
		select_ln79 : 1
		and_ln79 : 1
		br_ln79 : 1
		store_ln74 : 1
	State 3
		zext_ln79 : 1
		tempReg : 2
		add_ln79 : 3
	State 4
		xor_ln79_4 : 1
		xor_ln79_2 : 1
		and_ln79_1 : 2
		or_ln79_1 : 2
		tmp : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      xor_ln79_fu_203      |    0    |    64   |
|    xor   |     xor_ln79_1_fu_207     |    0    |    64   |
|          |     xor_ln79_4_fu_224     |    0    |    2    |
|          |     xor_ln79_3_fu_246     |    0    |    64   |
|----------|---------------------------|---------|---------|
|          |      add_ln78_fu_163      |    0    |    13   |
|    add   |       tempReg_fu_193      |    0    |    71   |
|          |      add_ln79_fu_198      |    0    |    71   |
|----------|---------------------------|---------|---------|
|  select  |   sext_ln75_cast_fu_116   |    0    |    64   |
|          |     select_ln79_fu_171    |    0    |    64   |
|----------|---------------------------|---------|---------|
|    and   |      and_ln79_fu_179      |    0    |    64   |
|          |     and_ln79_1_fu_241     |    0    |    64   |
|----------|---------------------------|---------|---------|
|    or    |       or_ln79_fu_211      |    0    |    64   |
|          |      or_ln79_1_fu_251     |    0    |    64   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln78_fu_132     |    0    |    13   |
|----------|---------------------------|---------|---------|
|   read   | sext_ln75_read_read_fu_60 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    trunc_ln78_2_fu_138    |    0    |    0    |
|   trunc  |     trunc_ln78_fu_168     |    0    |    0    |
|          |     trunc_ln79_fu_230     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|       lshr_ln_fu_142      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln79_2_fu_152    |    0    |    0    |
|   zext   |     zext_ln79_3_fu_158    |    0    |    0    |
|          |      zext_ln79_fu_189     |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|       bit_sel_fu_217      |    0    |    0    |
|          |         tmp_fu_257        |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|     xor_ln79_2_fu_233     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   746   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln79_reg_326   |   64   |
|   and_ln79_reg_312   |   64   |
|   c_0_addr_reg_287   |    3   |
|   c_1_addr_reg_292   |    3   |
|     carry_reg_105    |    1   |
|     i_272_reg_277    |    4   |
|       i_reg_265      |    4   |
|   icmp_ln78_reg_283  |    1   |
|  p503_1_addr_reg_297 |    3   |
|  select_ln79_reg_306 |   64   |
|sext_ln75_cast_reg_272|   64   |
|    tempReg_reg_318   |   64   |
|      tmp_reg_334     |    1   |
|  trunc_ln78_reg_302  |    1   |
+----------------------+--------+
|         Total        |   341  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_86 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_99 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   18   ||  4.764  ||    0    ||    27   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   746  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   27   |
|  Register |    -   |   341  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   341  |   773  |
+-----------+--------+--------+--------+
