{"Source Block": ["zipcpu/rtl/core/pipemem.v@201:226@HdlStmIf", "\n\tassign\to_pipe_stalled = (cyc)\n\t\t\t&&((i_wb_stall)||((~o_wb_stb_lcl)&&(~o_wb_stb_gbl)));\n\n\tgenerate\n\tif (IMPLEMENT_LOCK != 0)\n\tbegin\n\t\treg\tlock_gbl, lock_lcl;\n\n\t\tinitial\tlock_gbl = 1'b0;\n\t\tinitial\tlock_lcl = 1'b0;\n\t\talways @(posedge i_clk)\n\t\tbegin\n\t\t\tlock_gbl <= (i_lock)&&((r_wb_cyc_gbl)||(lock_gbl));\n\t\t\tlock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_gbl));\n\t\tend\n\n\t\tassign\to_wb_cyc_gbl = (r_wb_cyc_gbl)||(lock_gbl);\n\t\tassign\to_wb_cyc_lcl = (r_wb_cyc_lcl)||(lock_lcl);\n\n\tend else begin\n\t\tassign\to_wb_cyc_gbl = (r_wb_cyc_gbl);\n\t\tassign\to_wb_cyc_lcl = (r_wb_cyc_lcl);\n\tend endgenerate\n\nendmodule\n"], "Clone Blocks": [["zipcpu/rtl/core/memops.v@188:212", "\t\t4'b1111: o_result <= { 24'h00, i_wb_data[ 7: 0] };\n\t\tdefault: o_result <= i_wb_data;\n\t\tendcase\n\n\tgenerate\n\tif (IMPLEMENT_LOCK != 0)\n\tbegin\n\t\treg\tlock_gbl, lock_lcl;\n\n\t\tinitial\tlock_gbl = 1'b0;\n\t\tinitial\tlock_lcl = 1'b0;\n\n\t\talways @(posedge i_clk)\n\t\tbegin\n\t\t\tlock_gbl <= (i_lock)&&((r_wb_cyc_gbl)||(lock_gbl));\n\t\t\tlock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_lcl));\n\t\tend\n\n\t\tassign\to_wb_cyc_gbl = (r_wb_cyc_gbl)||(lock_gbl);\n\t\tassign\to_wb_cyc_lcl = (r_wb_cyc_lcl)||(lock_lcl);\n\tend else begin\n\t\tassign\to_wb_cyc_gbl = (r_wb_cyc_gbl);\n\t\tassign\to_wb_cyc_lcl = (r_wb_cyc_lcl);\n\tend endgenerate\nendmodule\n"]], "Diff Content": {"Delete": [[215, "\t\t\tlock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_gbl));\n"]], "Add": [[215, "\t\t\tlock_lcl <= (i_lock)&&((r_wb_cyc_lcl)||(lock_lcl));\n"]]}}