============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 17:24:46 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(83)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(84)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6268 instances
RUN-0007 : 2453 luts, 2235 seqs, 951 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7414 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4936 nets have 2 pins
RUN-1001 : 1560 nets have [3 - 5] pins
RUN-1001 : 755 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1415     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6266 instances, 2453 luts, 2235 seqs, 1408 slices, 277 macros(1407 instances: 950 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1846 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29652, tnet num: 7412, tinst num: 6266, tnode num: 36998, tedge num: 48951.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.155439s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (100.1%)

RUN-1004 : used memory is 271 MB, reserved memory is 250 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.302530s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85601e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6266.
PHY-3001 : End clustering;  0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.25331e+06, overlap = 45
PHY-3002 : Step(2): len = 1.06482e+06, overlap = 52.8438
PHY-3002 : Step(3): len = 614454, overlap = 73.625
PHY-3002 : Step(4): len = 547479, overlap = 91.3125
PHY-3002 : Step(5): len = 429144, overlap = 99.875
PHY-3002 : Step(6): len = 385797, overlap = 108
PHY-3002 : Step(7): len = 341399, overlap = 136.156
PHY-3002 : Step(8): len = 316129, overlap = 174.375
PHY-3002 : Step(9): len = 273520, overlap = 195.812
PHY-3002 : Step(10): len = 250026, overlap = 214.25
PHY-3002 : Step(11): len = 232616, overlap = 224.906
PHY-3002 : Step(12): len = 216440, overlap = 246.594
PHY-3002 : Step(13): len = 205205, overlap = 280.5
PHY-3002 : Step(14): len = 189435, overlap = 308.312
PHY-3002 : Step(15): len = 180108, overlap = 310.25
PHY-3002 : Step(16): len = 172705, overlap = 321.719
PHY-3002 : Step(17): len = 168976, overlap = 334.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.51246e-06
PHY-3002 : Step(18): len = 182610, overlap = 286.375
PHY-3002 : Step(19): len = 192316, overlap = 261.938
PHY-3002 : Step(20): len = 183179, overlap = 240.594
PHY-3002 : Step(21): len = 187292, overlap = 230.688
PHY-3002 : Step(22): len = 196462, overlap = 175.812
PHY-3002 : Step(23): len = 207828, overlap = 133.812
PHY-3002 : Step(24): len = 201979, overlap = 120.625
PHY-3002 : Step(25): len = 200563, overlap = 115.594
PHY-3002 : Step(26): len = 199746, overlap = 97.25
PHY-3002 : Step(27): len = 191054, overlap = 101.312
PHY-3002 : Step(28): len = 188945, overlap = 93.1562
PHY-3002 : Step(29): len = 186819, overlap = 87.375
PHY-3002 : Step(30): len = 182497, overlap = 97.25
PHY-3002 : Step(31): len = 179273, overlap = 96.0938
PHY-3002 : Step(32): len = 179658, overlap = 89.1562
PHY-3002 : Step(33): len = 174744, overlap = 82.4062
PHY-3002 : Step(34): len = 171667, overlap = 78.875
PHY-3002 : Step(35): len = 169076, overlap = 74.4062
PHY-3002 : Step(36): len = 169149, overlap = 71.0312
PHY-3002 : Step(37): len = 166588, overlap = 62.3125
PHY-3002 : Step(38): len = 165010, overlap = 59.3438
PHY-3002 : Step(39): len = 165657, overlap = 59.625
PHY-3002 : Step(40): len = 163036, overlap = 61.4688
PHY-3002 : Step(41): len = 162423, overlap = 61.6875
PHY-3002 : Step(42): len = 161144, overlap = 62.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.90249e-05
PHY-3002 : Step(43): len = 159581, overlap = 64.5
PHY-3002 : Step(44): len = 159732, overlap = 64.5
PHY-3002 : Step(45): len = 160793, overlap = 61.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.80498e-05
PHY-3002 : Step(46): len = 162588, overlap = 62.6875
PHY-3002 : Step(47): len = 162975, overlap = 63.875
PHY-3002 : Step(48): len = 164229, overlap = 57.75
PHY-3002 : Step(49): len = 165289, overlap = 59.375
PHY-3002 : Step(50): len = 169405, overlap = 54.1875
PHY-3002 : Step(51): len = 171550, overlap = 56.0625
PHY-3002 : Step(52): len = 173529, overlap = 56.2188
PHY-3002 : Step(53): len = 174673, overlap = 62.4375
PHY-3002 : Step(54): len = 176341, overlap = 54.8125
PHY-3002 : Step(55): len = 176182, overlap = 58.8438
PHY-3002 : Step(56): len = 176211, overlap = 54.1875
PHY-3002 : Step(57): len = 175524, overlap = 51.6875
PHY-3002 : Step(58): len = 173971, overlap = 54.25
PHY-3002 : Step(59): len = 171150, overlap = 53.25
PHY-3002 : Step(60): len = 170776, overlap = 48.4375
PHY-3002 : Step(61): len = 170519, overlap = 48.1875
PHY-3002 : Step(62): len = 170395, overlap = 48.1875
PHY-3002 : Step(63): len = 169742, overlap = 52.5312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.60997e-05
PHY-3002 : Step(64): len = 170494, overlap = 50.2812
PHY-3002 : Step(65): len = 170743, overlap = 50.375
PHY-3002 : Step(66): len = 171675, overlap = 45.9688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014093s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (110.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7414.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 211976, over cnt = 834(2%), over = 3925, worst = 43
PHY-1001 : End global iterations;  0.413755s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (128.4%)

PHY-1001 : Congestion index: top1 = 56.34, top5 = 39.92, top10 = 32.60, top15 = 27.90.
PHY-3001 : End congestion estimation;  0.528786s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (121.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.171251s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.06122e-06
PHY-3002 : Step(67): len = 177236, overlap = 66.5938
PHY-3002 : Step(68): len = 177251, overlap = 70.1562
PHY-3002 : Step(69): len = 168860, overlap = 79.75
PHY-3002 : Step(70): len = 168739, overlap = 81.5625
PHY-3002 : Step(71): len = 164512, overlap = 86.625
PHY-3002 : Step(72): len = 164256, overlap = 87.5938
PHY-3002 : Step(73): len = 160952, overlap = 83.8125
PHY-3002 : Step(74): len = 160664, overlap = 84.0625
PHY-3002 : Step(75): len = 158474, overlap = 92.75
PHY-3002 : Step(76): len = 158359, overlap = 93
PHY-3002 : Step(77): len = 156001, overlap = 92.8125
PHY-3002 : Step(78): len = 155598, overlap = 91.625
PHY-3002 : Step(79): len = 152249, overlap = 100.688
PHY-3002 : Step(80): len = 151932, overlap = 99.75
PHY-3002 : Step(81): len = 147933, overlap = 105.781
PHY-3002 : Step(82): len = 147946, overlap = 97.4688
PHY-3002 : Step(83): len = 146707, overlap = 101.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.12244e-06
PHY-3002 : Step(84): len = 147030, overlap = 95.6875
PHY-3002 : Step(85): len = 147030, overlap = 95.6875
PHY-3002 : Step(86): len = 147065, overlap = 92.7812
PHY-3002 : Step(87): len = 147097, overlap = 92.5625
PHY-3002 : Step(88): len = 147269, overlap = 93.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.62449e-05
PHY-3002 : Step(89): len = 155024, overlap = 71.0312
PHY-3002 : Step(90): len = 155813, overlap = 70.0938
PHY-3002 : Step(91): len = 157339, overlap = 66.0312
PHY-3002 : Step(92): len = 157847, overlap = 66.0938
PHY-3002 : Step(93): len = 158719, overlap = 62.7188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 198/7414.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 182232, over cnt = 759(2%), over = 3574, worst = 45
PHY-1001 : End global iterations;  0.371300s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (159.9%)

PHY-1001 : Congestion index: top1 = 56.49, top5 = 39.74, top10 = 31.46, top15 = 26.56.
PHY-3001 : End congestion estimation;  0.480103s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (146.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.164130s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.43887e-05
PHY-3002 : Step(94): len = 157643, overlap = 318.688
PHY-3002 : Step(95): len = 157788, overlap = 313.312
PHY-3002 : Step(96): len = 160273, overlap = 282.344
PHY-3002 : Step(97): len = 163283, overlap = 262.281
PHY-3002 : Step(98): len = 159129, overlap = 268.812
PHY-3002 : Step(99): len = 159129, overlap = 268.812
PHY-3002 : Step(100): len = 158190, overlap = 268.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.87774e-05
PHY-3002 : Step(101): len = 165883, overlap = 229.094
PHY-3002 : Step(102): len = 167298, overlap = 225.75
PHY-3002 : Step(103): len = 172263, overlap = 194.438
PHY-3002 : Step(104): len = 173740, overlap = 183.75
PHY-3002 : Step(105): len = 175635, overlap = 173.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.75549e-05
PHY-3002 : Step(106): len = 180539, overlap = 130.25
PHY-3002 : Step(107): len = 181761, overlap = 126.062
PHY-3002 : Step(108): len = 190646, overlap = 105.062
PHY-3002 : Step(109): len = 190261, overlap = 109.812
PHY-3002 : Step(110): len = 190299, overlap = 109.094
PHY-3002 : Step(111): len = 190230, overlap = 99.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00011511
PHY-3002 : Step(112): len = 197560, overlap = 93.375
PHY-3002 : Step(113): len = 200762, overlap = 91.0938
PHY-3002 : Step(114): len = 205767, overlap = 79.625
PHY-3002 : Step(115): len = 211483, overlap = 62.0312
PHY-3002 : Step(116): len = 209336, overlap = 59.8125
PHY-3002 : Step(117): len = 208751, overlap = 58.5625
PHY-3002 : Step(118): len = 207713, overlap = 54.0625
PHY-3002 : Step(119): len = 208093, overlap = 50.3438
PHY-3002 : Step(120): len = 208930, overlap = 49.3125
PHY-3002 : Step(121): len = 209387, overlap = 48.0625
PHY-3002 : Step(122): len = 209302, overlap = 47.1875
PHY-3002 : Step(123): len = 209378, overlap = 46.25
PHY-3002 : Step(124): len = 209524, overlap = 46.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000230219
PHY-3002 : Step(125): len = 212956, overlap = 45.9688
PHY-3002 : Step(126): len = 216033, overlap = 44.5625
PHY-3002 : Step(127): len = 218180, overlap = 42.125
PHY-3002 : Step(128): len = 221523, overlap = 42.5
PHY-3002 : Step(129): len = 223963, overlap = 41.0938
PHY-3002 : Step(130): len = 224562, overlap = 36.375
PHY-3002 : Step(131): len = 224819, overlap = 37.375
PHY-3002 : Step(132): len = 224615, overlap = 40.375
PHY-3002 : Step(133): len = 223516, overlap = 39.9375
PHY-3002 : Step(134): len = 222639, overlap = 41.1875
PHY-3002 : Step(135): len = 222483, overlap = 40.9375
PHY-3002 : Step(136): len = 221608, overlap = 40.7812
PHY-3002 : Step(137): len = 220706, overlap = 39.875
PHY-3002 : Step(138): len = 220449, overlap = 40.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000460439
PHY-3002 : Step(139): len = 223284, overlap = 40.0625
PHY-3002 : Step(140): len = 225202, overlap = 35.8438
PHY-3002 : Step(141): len = 226949, overlap = 33.1562
PHY-3002 : Step(142): len = 228188, overlap = 31.1875
PHY-3002 : Step(143): len = 230125, overlap = 29.625
PHY-3002 : Step(144): len = 231101, overlap = 28.3438
PHY-3002 : Step(145): len = 231846, overlap = 28
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000920878
PHY-3002 : Step(146): len = 233395, overlap = 27.0312
PHY-3002 : Step(147): len = 234280, overlap = 27.2188
PHY-3002 : Step(148): len = 236316, overlap = 26.0312
PHY-3002 : Step(149): len = 238803, overlap = 25.0312
PHY-3002 : Step(150): len = 243735, overlap = 24.625
PHY-3002 : Step(151): len = 246330, overlap = 24.8125
PHY-3002 : Step(152): len = 247248, overlap = 21.9062
PHY-3002 : Step(153): len = 248214, overlap = 19.8438
PHY-3002 : Step(154): len = 249108, overlap = 19.0625
PHY-3002 : Step(155): len = 249990, overlap = 16.2188
PHY-3002 : Step(156): len = 249824, overlap = 16.4062
PHY-3002 : Step(157): len = 249615, overlap = 15.7188
PHY-3002 : Step(158): len = 249430, overlap = 14.2188
PHY-3002 : Step(159): len = 248669, overlap = 15.5312
PHY-3002 : Step(160): len = 247913, overlap = 15.625
PHY-3002 : Step(161): len = 247476, overlap = 15.5312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00184176
PHY-3002 : Step(162): len = 248509, overlap = 14.5625
PHY-3002 : Step(163): len = 250153, overlap = 14.5312
PHY-3002 : Step(164): len = 251593, overlap = 14.7188
PHY-3002 : Step(165): len = 253046, overlap = 13.3125
PHY-3002 : Step(166): len = 254686, overlap = 11.6562
PHY-3002 : Step(167): len = 255786, overlap = 11.25
PHY-3002 : Step(168): len = 256951, overlap = 11.2188
PHY-3002 : Step(169): len = 257860, overlap = 11.0938
PHY-3002 : Step(170): len = 258560, overlap = 11.7188
PHY-3002 : Step(171): len = 259431, overlap = 11.8125
PHY-3002 : Step(172): len = 259541, overlap = 11.875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00368351
PHY-3002 : Step(173): len = 259975, overlap = 12.2188
PHY-3002 : Step(174): len = 261285, overlap = 12.2188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29652, tnet num: 7412, tinst num: 6266, tnode num: 36998, tedge num: 48951.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.276369s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (100.4%)

RUN-1004 : used memory is 309 MB, reserved memory is 291 MB, peak memory is 323 MB
OPT-1001 : Total overflow 200.97 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 52/7414.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 327152, over cnt = 1067(3%), over = 3267, worst = 17
PHY-1001 : End global iterations;  0.559199s wall, 0.937500s user + 0.015625s system = 0.953125s CPU (170.4%)

PHY-1001 : Congestion index: top1 = 44.22, top5 = 34.64, top10 = 30.40, top15 = 27.68.
PHY-1001 : End incremental global routing;  0.678009s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (156.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.188165s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.988341s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (139.1%)

OPT-1001 : Current memory(MB): used = 318, reserve = 300, peak = 323.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6212/7414.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 327152, over cnt = 1067(3%), over = 3267, worst = 17
PHY-1002 : len = 337664, over cnt = 663(1%), over = 1774, worst = 17
PHY-1002 : len = 347280, over cnt = 216(0%), over = 595, worst = 17
PHY-1002 : len = 349152, over cnt = 130(0%), over = 284, worst = 11
PHY-1002 : len = 351432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.466598s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (140.6%)

PHY-1001 : Congestion index: top1 = 36.34, top5 = 30.39, top10 = 27.45, top15 = 25.49.
OPT-1001 : End congestion update;  0.577778s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (132.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7412 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.137147s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (102.5%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.715059s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (126.7%)

OPT-1001 : Current memory(MB): used = 321, reserve = 304, peak = 323.
OPT-1001 : End physical optimization;  3.037537s wall, 3.578125s user + 0.078125s system = 3.656250s CPU (120.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2453 LUT to BLE ...
SYN-4008 : Packed 2453 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 559 SEQ with LUT/SLICE
SYN-4006 : 950 single LUT's are left
SYN-4006 : 537 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2990/5630 primitive instances ...
PHY-3001 : End packing;  0.278836s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (100.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3306 instances
RUN-1001 : 1567 mslices, 1567 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6347 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3839 nets have 2 pins
RUN-1001 : 1577 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3304 instances, 3134 slices, 277 macros(1407 instances: 950 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1054 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 261234, Over = 43.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3208/6347.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337936, over cnt = 398(1%), over = 569, worst = 6
PHY-1002 : len = 339472, over cnt = 209(0%), over = 258, worst = 4
PHY-1002 : len = 340992, over cnt = 84(0%), over = 107, worst = 4
PHY-1002 : len = 341736, over cnt = 20(0%), over = 26, worst = 3
PHY-1002 : len = 341960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.569586s wall, 0.781250s user + 0.046875s system = 0.828125s CPU (145.4%)

PHY-1001 : Congestion index: top1 = 35.17, top5 = 29.62, top10 = 26.37, top15 = 24.25.
PHY-3001 : End congestion estimation;  0.714432s wall, 0.921875s user + 0.046875s system = 0.968750s CPU (135.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25824, tnet num: 6345, tinst num: 3304, tnode num: 31168, tedge num: 44467.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.295422s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.1%)

RUN-1004 : used memory is 327 MB, reserved memory is 309 MB, peak memory is 327 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.472420s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.07692e-05
PHY-3002 : Step(175): len = 246820, overlap = 42.75
PHY-3002 : Step(176): len = 237497, overlap = 45.5
PHY-3002 : Step(177): len = 228163, overlap = 50.75
PHY-3002 : Step(178): len = 223762, overlap = 56.75
PHY-3002 : Step(179): len = 221466, overlap = 56
PHY-3002 : Step(180): len = 219615, overlap = 59.75
PHY-3002 : Step(181): len = 218848, overlap = 59.75
PHY-3002 : Step(182): len = 218047, overlap = 61.75
PHY-3002 : Step(183): len = 217865, overlap = 59.25
PHY-3002 : Step(184): len = 217936, overlap = 57.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101538
PHY-3002 : Step(185): len = 223153, overlap = 52.25
PHY-3002 : Step(186): len = 225146, overlap = 49.5
PHY-3002 : Step(187): len = 229197, overlap = 41.75
PHY-3002 : Step(188): len = 229604, overlap = 37.25
PHY-3002 : Step(189): len = 229729, overlap = 38
PHY-3002 : Step(190): len = 229033, overlap = 35.5
PHY-3002 : Step(191): len = 228907, overlap = 34.5
PHY-3002 : Step(192): len = 228630, overlap = 34.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000203077
PHY-3002 : Step(193): len = 235041, overlap = 33.25
PHY-3002 : Step(194): len = 239166, overlap = 27.5
PHY-3002 : Step(195): len = 243832, overlap = 25.5
PHY-3002 : Step(196): len = 242956, overlap = 26
PHY-3002 : Step(197): len = 242352, overlap = 25.75
PHY-3002 : Step(198): len = 241815, overlap = 24
PHY-3002 : Step(199): len = 242918, overlap = 22.75
PHY-3002 : Step(200): len = 244720, overlap = 22.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000406154
PHY-3002 : Step(201): len = 249627, overlap = 22.25
PHY-3002 : Step(202): len = 252916, overlap = 20.25
PHY-3002 : Step(203): len = 255471, overlap = 18.75
PHY-3002 : Step(204): len = 257246, overlap = 17.25
PHY-3002 : Step(205): len = 257320, overlap = 17.25
PHY-3002 : Step(206): len = 257149, overlap = 17
PHY-3002 : Step(207): len = 256962, overlap = 15
PHY-3002 : Step(208): len = 256950, overlap = 13.25
PHY-3002 : Step(209): len = 256964, overlap = 12.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000787919
PHY-3002 : Step(210): len = 259919, overlap = 13.25
PHY-3002 : Step(211): len = 263342, overlap = 14.25
PHY-3002 : Step(212): len = 265142, overlap = 13.5
PHY-3002 : Step(213): len = 265365, overlap = 13.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00145477
PHY-3002 : Step(214): len = 266954, overlap = 13.5
PHY-3002 : Step(215): len = 270689, overlap = 12.5
PHY-3002 : Step(216): len = 275537, overlap = 13
PHY-3002 : Step(217): len = 275293, overlap = 13
PHY-3002 : Step(218): len = 275124, overlap = 13
PHY-3002 : Step(219): len = 275314, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.912257s wall, 0.640625s user + 1.765625s system = 2.406250s CPU (263.8%)

PHY-3001 : Trial Legalized: Len = 284012
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 146/6347.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 354224, over cnt = 537(1%), over = 870, worst = 7
PHY-1002 : len = 357400, over cnt = 290(0%), over = 410, worst = 6
PHY-1002 : len = 361144, over cnt = 56(0%), over = 68, worst = 2
PHY-1002 : len = 361528, over cnt = 22(0%), over = 27, worst = 2
PHY-1002 : len = 361776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.910195s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (149.3%)

PHY-1001 : Congestion index: top1 = 34.20, top5 = 28.84, top10 = 26.19, top15 = 24.38.
PHY-3001 : End congestion estimation;  1.067178s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (142.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165986s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000107824
PHY-3002 : Step(220): len = 265218, overlap = 3.25
PHY-3002 : Step(221): len = 258107, overlap = 8.75
PHY-3002 : Step(222): len = 254984, overlap = 8.75
PHY-3002 : Step(223): len = 254543, overlap = 9.75
PHY-3002 : Step(224): len = 253806, overlap = 11
PHY-3002 : Step(225): len = 253137, overlap = 11
PHY-3002 : Step(226): len = 252871, overlap = 11
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009740s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (160.4%)

PHY-3001 : Legalized: Len = 258523, Over = 0
PHY-3001 : Spreading special nets. 31 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022819s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.9%)

PHY-3001 : 39 instances has been re-located, deltaX = 3, deltaY = 24, maxDist = 1.
PHY-3001 : Final: Len = 259216, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25824, tnet num: 6345, tinst num: 3304, tnode num: 31168, tedge num: 44467.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.402075s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.3%)

RUN-1004 : used memory is 326 MB, reserved memory is 311 MB, peak memory is 337 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1715/6347.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 330448, over cnt = 462(1%), over = 728, worst = 7
PHY-1002 : len = 332760, over cnt = 284(0%), over = 410, worst = 5
PHY-1002 : len = 334392, over cnt = 197(0%), over = 271, worst = 5
PHY-1002 : len = 335320, over cnt = 130(0%), over = 175, worst = 5
PHY-1002 : len = 336440, over cnt = 50(0%), over = 63, worst = 3
PHY-1001 : End global iterations;  0.688441s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (156.6%)

PHY-1001 : Congestion index: top1 = 33.51, top5 = 28.35, top10 = 25.51, top15 = 23.66.
PHY-1001 : End incremental global routing;  0.839699s wall, 1.187500s user + 0.046875s system = 1.234375s CPU (147.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.176045s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (97.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.139127s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (134.4%)

OPT-1001 : Current memory(MB): used = 330, reserve = 316, peak = 337.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5411/6347.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336440, over cnt = 50(0%), over = 63, worst = 3
PHY-1002 : len = 336648, over cnt = 24(0%), over = 27, worst = 2
PHY-1002 : len = 336920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.146566s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (95.9%)

PHY-1001 : Congestion index: top1 = 33.38, top5 = 28.24, top10 = 25.44, top15 = 23.60.
OPT-1001 : End congestion update;  0.271193s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (103.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122331s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.2%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.393667s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (103.2%)

OPT-1001 : Current memory(MB): used = 332, reserve = 317, peak = 337.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123831s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (88.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5411/6347.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042822s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.5%)

PHY-1001 : Congestion index: top1 = 33.38, top5 = 28.24, top10 = 25.44, top15 = 23.60.
PHY-1001 : End incremental global routing;  0.174105s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173992s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5411/6347.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336920, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044413s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.5%)

PHY-1001 : Congestion index: top1 = 33.38, top5 = 28.24, top10 = 25.44, top15 = 23.60.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123783s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.756198s wall, 4.093750s user + 0.062500s system = 4.156250s CPU (110.7%)

RUN-1003 : finish command "place" in  23.016683s wall, 40.406250s user + 10.062500s system = 50.468750s CPU (219.3%)

RUN-1004 : used memory is 309 MB, reserved memory is 290 MB, peak memory is 337 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3306 instances
RUN-1001 : 1567 mslices, 1567 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6347 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3839 nets have 2 pins
RUN-1001 : 1577 nets have [3 - 5] pins
RUN-1001 : 767 nets have [6 - 10] pins
RUN-1001 : 90 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25824, tnet num: 6345, tinst num: 3304, tnode num: 31168, tedge num: 44467.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.291177s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.4%)

RUN-1004 : used memory is 325 MB, reserved memory is 308 MB, peak memory is 361 MB
PHY-1001 : 1567 mslices, 1567 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6345 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 322160, over cnt = 557(1%), over = 897, worst = 8
PHY-1002 : len = 325584, over cnt = 335(0%), over = 489, worst = 6
PHY-1002 : len = 328560, over cnt = 155(0%), over = 226, worst = 6
PHY-1002 : len = 330872, over cnt = 33(0%), over = 37, worst = 2
PHY-1002 : len = 331248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.818279s wall, 1.312500s user + 0.093750s system = 1.406250s CPU (171.9%)

PHY-1001 : Congestion index: top1 = 33.60, top5 = 28.18, top10 = 25.40, top15 = 23.52.
PHY-1001 : End global routing;  0.956129s wall, 1.453125s user + 0.093750s system = 1.546875s CPU (161.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 353, reserve = 335, peak = 361.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 609, reserve = 595, peak = 609.
PHY-1001 : End build detailed router design. 3.980110s wall, 3.937500s user + 0.046875s system = 3.984375s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 91296, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.238040s wall, 4.234375s user + 0.000000s system = 4.234375s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 642, reserve = 629, peak = 642.
PHY-1001 : End phase 1; 4.244188s wall, 4.234375s user + 0.000000s system = 4.234375s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Patch 2497 net; 2.445671s wall, 2.437500s user + 0.000000s system = 2.437500s CPU (99.7%)

PHY-1022 : len = 873056, over cnt = 133(0%), over = 133, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 646, reserve = 632, peak = 646.
PHY-1001 : End initial routed; 11.542343s wall, 20.656250s user + 0.078125s system = 20.734375s CPU (179.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5134(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.630560s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 651, reserve = 638, peak = 651.
PHY-1001 : End phase 2; 13.172970s wall, 22.281250s user + 0.078125s system = 22.359375s CPU (169.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 873056, over cnt = 133(0%), over = 133, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023771s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (131.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 871936, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.116807s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (107.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 871832, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.066876s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (116.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 871832, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.067382s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (92.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5134(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.650609s wall, 1.656250s user + 0.000000s system = 1.656250s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 26 feed throughs used by 25 nets
PHY-1001 : End commit to database; 0.775948s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (100.7%)

PHY-1001 : Current memory(MB): used = 685, reserve = 673, peak = 685.
PHY-1001 : End phase 3; 2.874379s wall, 2.875000s user + 0.015625s system = 2.890625s CPU (100.6%)

PHY-1003 : Routed, final wirelength = 871832
PHY-1001 : Current memory(MB): used = 687, reserve = 675, peak = 687.
PHY-1001 : End export database. 0.023405s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (133.5%)

PHY-1001 : End detail routing;  24.573773s wall, 33.625000s user + 0.156250s system = 33.781250s CPU (137.5%)

RUN-1003 : finish command "route" in  27.082258s wall, 36.625000s user + 0.250000s system = 36.875000s CPU (136.2%)

RUN-1004 : used memory is 650 MB, reserved memory is 639 MB, peak memory is 687 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5364   out of  19600   27.37%
#reg                     2238   out of  19600   11.42%
#le                      5901
  #lut only              3663   out of   5901   62.07%
  #reg only               537   out of   5901    9.10%
  #lut&reg               1701   out of   5901   28.83%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   1004
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                188
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                46
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                37
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_43.q0                        23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_43.q1                        16
#7        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_17.f1           12
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_10.f1    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5901   |3956    |1408    |2238    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |745    |494     |161     |385     |2       |0       |
|    command1                          |command                                    |51     |51      |0       |41      |0       |0       |
|    control1                          |control_interface                          |92     |59      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |4      |4       |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |126    |73      |18      |97      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |73      |18      |97      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |41     |26      |0       |41      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |27     |20      |0       |27      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |124    |69      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |124    |69      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |21      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |24      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |113    |68      |44      |29      |0       |0       |
|  u_camera_init                       |camera_init                                |568    |557     |9       |87      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |176    |176     |0       |48      |0       |0       |
|  u_camera_reader                     |camera_reader                              |92     |52      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |4146   |2569    |1167    |1625    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |175    |116     |45      |82      |2       |0       |
|      u_three_martix_4                |three_martix                               |163    |105     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |168    |112     |45      |82      |2       |0       |
|      u_three_martix_3                |three_martix                               |154    |103     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |3      |3       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |930    |642     |249     |247     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |750    |422     |235     |286     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |507    |309     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |82     |52      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |29      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |243    |113     |45      |152     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |720    |441     |235     |271     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |495    |305     |190     |145     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |46     |26      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |72     |42      |30      |18      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |225    |136     |45      |126     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |723    |430     |235     |272     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |493    |303     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |89     |59      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |85     |55      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |13      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |46     |26      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |230    |127     |45      |139     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |80     |30      |14      |54      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |368    |205     |91      |173     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |142    |94      |46      |40      |0       |0       |
|      u_three_martix_2                |three_martix                               |226    |111     |45      |133     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |43     |43      |0       |25      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |160    |139     |10      |20      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3758  
    #2          2       680   
    #3          3       581   
    #4          4       263   
    #5        5-10      784   
    #6        11-50     121   
    #7       51-100      9    
    #8       101-500     3    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.003324s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (151.1%)

RUN-1004 : used memory is 651 MB, reserved memory is 639 MB, peak memory is 703 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3304
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6347, pip num: 60771
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 26
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3092 valid insts, and 185643 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.641041s wall, 71.359375s user + 0.796875s system = 72.156250s CPU (1279.1%)

RUN-1004 : used memory is 652 MB, reserved memory is 646 MB, peak memory is 833 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_172446.log"
