Protel Design System Design Rule Check
PCB File : D:\墨现-工作资料\Medical Treatment Bed\16x16 updated.PcbDoc
Date     : 2022/11/2
Time     : 11:55:25

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net AGND Between Track (2323.976mil,375mil)(2334.839mil,385.862mil) on Top Layer And Track (2355mil,346.732mil)(2359.741mil,351.473mil) on Top Layer 
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=12mil) (Max=60mil) (Preferred=12mil) (InNetClass('Power'))
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=8mil) (Preferred=8mil) (InNetClass('Column Data'))
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=100mil) (Preferred=8mil) (All)
Rule Violations :0

Processing Rule : Routing Layers(All)
Rule Violations :0

Processing Rule : Routing Via (MinHoleWidth=12mil) (MaxHoleWidth=12mil) (PreferredHoleWidth=12mil) (MinWidth=24mil) (MaxWidth=24mil) (PreferedWidth=24mil) (All)
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=6mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=6mil) (Prefered=6mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Differential Pairs Uncoupled Length using the Gap Constraints (Min=6mil) (Max=10mil) (Prefered=6mil)  and Width Constraints (Min=6mil) (Max=15mil) (Prefered=6mil) (InDifferentialPairClass('90OM'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Pads and Vias to follow the Drill pairs settings
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C10-1(1490mil,548.268mil) on Top Layer And Pad C10-2(1490mil,581.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C1-1(275mil,273.464mil) on Top Layer And Pad C1-2(275mil,240mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C11-1(1440mil,425mil) on Top Layer And Pad C11-2(1473.464mil,425mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C12-1(1545mil,548.268mil) on Top Layer And Pad C12-2(1545mil,581.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C13-1(1600mil,548.268mil) on Top Layer And Pad C13-2(1600mil,581.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C14-1(1238.268mil,310.653mil) on Top Layer And Pad C14-2(1271.732mil,310.653mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C15-1(1035mil,310.653mil) on Top Layer And Pad C15-2(1001.536mil,310.653mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.876mil < 10mil) Between Pad C15-1(1035mil,310.653mil) on Top Layer And Via (1050mil,275mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.876mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C16-1(2830mil,428.268mil) on Top Layer And Pad C16-2(2830mil,461.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C17-1(2925mil,308.268mil) on Top Layer And Pad C17-2(2925mil,341.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C18-1(2925mil,576.732mil) on Top Layer And Pad C18-2(2925mil,543.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C19-1(2205mil,543.268mil) on Top Layer And Pad C19-2(2205mil,576.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C20-1(2200mil,346.732mil) on Top Layer And Pad C20-2(2200mil,313.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.442mil < 10mil) Between Pad C20-1(2200mil,346.732mil) on Top Layer And Via (2215mil,385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.442mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C2-1(220mil,271.732mil) on Top Layer And Pad C2-2(220mil,238.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C21-1(3323.268mil,235mil) on Top Layer And Pad C21-2(3356.732mil,235mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C22-1(3323.268mil,500mil) on Top Layer And Pad C22-2(3356.732mil,500mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C23-1(1996.732mil,610mil) on Top Layer And Pad C23-2(1963.268mil,610mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C24-1(2006.732mil,340mil) on Top Layer And Pad C24-2(1973.268mil,340mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C25-1(795mil,338.268mil) on Top Layer And Pad C25-2(795mil,371.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C26-1(203.464mil,370mil) on Top Layer And Pad C26-2(170mil,370mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C27-1(685mil,338.268mil) on Top Layer And Pad C27-2(685mil,371.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C28-1(740mil,338.268mil) on Top Layer And Pad C28-2(740mil,371.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C29-1(850mil,338.268mil) on Top Layer And Pad C29-2(850mil,371.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C3-1(3201.732mil,860mil) on Top Layer And Pad C3-2(3168.268mil,860mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C4-1(2776.732mil,860mil) on Top Layer And Pad C4-2(2743.268mil,860mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C5-1(2356.732mil,860mil) on Top Layer And Pad C5-2(2323.268mil,860mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C6-1(1971.732mil,860mil) on Top Layer And Pad C6-2(1938.268mil,860mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C7-1(1407.952mil,646.536mil) on Top Layer And Pad C7-2(1407.952mil,680mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C8-1(1460mil,680mil) on Top Layer And Pad C8-2(1460mil,646.536mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad C9-1(1435mil,548.268mil) on Top Layer And Pad C9-2(1435mil,581.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.819mil < 10mil) Between Pad P1-10(2496mil,975mil) on Multi-Layer And Via (2490mil,915mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.819mil] / [Bottom Solder] Mask Sliver [6.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.653mil < 10mil) Between Pad P1-11(2396mil,975mil) on Multi-Layer And Via (2400mil,915mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.653mil] / [Bottom Solder] Mask Sliver [6.653mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.655mil < 10mil) Between Pad P1-14(2096mil,975mil) on Multi-Layer And Via (2065mil,920mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.655mil] / [Bottom Solder] Mask Sliver [9.655mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.481mil < 10mil) Between Pad P1-6(2896mil,975mil) on Multi-Layer And Via (2912.444mil,922.556mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.481mil] / [Bottom Solder] Mask Sliver [1.481mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R10-1(2875mil,576.732mil) on Top Layer And Pad R10-2(2875mil,543.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R1-1(533.268mil,115mil) on Top Layer And Pad R1-2(566.732mil,115mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R11-1(2305mil,543.268mil) on Top Layer And Pad R11-2(2305mil,576.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R12-1(2305mil,346.732mil) on Top Layer And Pad R12-2(2305mil,313.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R13-1(2355mil,543.268mil) on Top Layer And Pad R13-2(2355mil,576.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.441mil < 10mil) Between Pad R13-1(2355mil,543.268mil) on Top Layer And Via (2365mil,505mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R14-1(2355mil,346.732mil) on Top Layer And Pad R14-2(2355mil,313.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R15-1(2255mil,543.268mil) on Top Layer And Pad R15-2(2255mil,576.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R16-1(2255mil,313.268mil) on Top Layer And Pad R16-2(2255mil,346.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.111mil < 10mil) Between Pad R17-1(2279.962mil,445mil) on Top Layer And Via (2230mil,460mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.111mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R18-1(3356.732mil,300mil) on Top Layer And Pad R18-2(3323.268mil,300mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R19-1(3356.732mil,550mil) on Top Layer And Pad R19-2(3323.268mil,550mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R20-1(1788.268mil,610mil) on Top Layer And Pad R20-2(1821.732mil,610mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R2-1(1440mil,485mil) on Top Layer And Pad R2-2(1473.464mil,485mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R21-1(1788.268mil,345mil) on Top Layer And Pad R21-2(1821.732mil,345mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R22-1(3323.268mil,350mil) on Top Layer And Pad R22-2(3356.732mil,350mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R23-1(3323.268mil,600mil) on Top Layer And Pad R23-2(3356.732mil,600mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R24-1(1821.732mil,560mil) on Top Layer And Pad R24-2(1788.268mil,560mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R25-1(1821.732mil,290mil) on Top Layer And Pad R25-2(1788.268mil,290mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R26-1(3323.268mil,400mil) on Top Layer And Pad R26-2(3356.732mil,400mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R27-1(3323.268mil,650mil) on Top Layer And Pad R27-2(3356.732mil,650mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R28-1(1821.732mil,510mil) on Top Layer And Pad R28-2(1788.268mil,510mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R29-1(1821.732mil,235mil) on Top Layer And Pad R29-2(1788.268mil,235mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R30-1(3141.536mil,270mil) on Top Layer And Pad R30-2(3175mil,270mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R3-1(191.536mil,120mil) on Top Layer And Pad R3-2(225mil,120mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R31-1(3143.268mil,480mil) on Top Layer And Pad R31-2(3176.732mil,480mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R32-1(1821.732mil,450mil) on Top Layer And Pad R32-2(1788.268mil,450mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R33-1(1821.732mil,170mil) on Top Layer And Pad R33-2(1788.268mil,170mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R37-1(371.536mil,685mil) on Top Layer And Pad R37-2(405mil,685mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R38-1(810mil,598.268mil) on Top Layer And Pad R38-2(810mil,631.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R39-1(810mil,491.536mil) on Top Layer And Pad R39-2(810mil,525mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R40-1(371.536mil,520mil) on Top Layer And Pad R40-2(405mil,520mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R4-1(2780mil,461.732mil) on Top Layer And Pad R4-2(2780mil,428.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R41-1(405mil,630mil) on Top Layer And Pad R41-2(371.536mil,630mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R42-1(405mil,575mil) on Top Layer And Pad R42-2(371.536mil,575mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R5-1(2775mil,341.732mil) on Top Layer And Pad R5-2(2775mil,308.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.675mil < 10mil) Between Pad R5-2(2775mil,308.268mil) on Top Layer And Via (2740mil,290mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.675mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R6-1(2825mil,543.268mil) on Top Layer And Pad R6-2(2825mil,576.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R7-1(2825mil,308.268mil) on Top Layer And Pad R7-2(2825mil,341.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R8-1(2875mil,308.268mil) on Top Layer And Pad R8-2(2875mil,341.732mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.842mil < 10mil) Between Pad R9-1(2775mil,576.732mil) on Top Layer And Pad R9-2(2775mil,543.268mil) on Top Layer [Top Solder] Mask Sliver [5.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.63mil < 10mil) Between Pad TP4-1(1430mil,370mil) on Top Layer And Pad TP5-1(1485mil,370mil) on Top Layer [Top Solder] Mask Sliver [7.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-1(3241.368mil,535.6mil) on Top Layer And Pad U10-2(3241.368mil,555.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-10(3075.168mil,535.6mil) on Top Layer And Pad U10-9(3075.168mil,555.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-2(3241.368mil,555.3mil) on Top Layer And Pad U10-3(3241.368mil,575mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-3(3241.368mil,575mil) on Top Layer And Pad U10-4(3241.368mil,594.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-4(3241.368mil,594.7mil) on Top Layer And Pad U10-5(3241.368mil,614.4mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-6(3075.168mil,614.4mil) on Top Layer And Pad U10-7(3075.168mil,594.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-7(3075.168mil,594.7mil) on Top Layer And Pad U10-8(3075.168mil,575mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U10-8(3075.168mil,575mil) on Top Layer And Pad U10-9(3075.168mil,555.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-1(1896.9mil,559.4mil) on Top Layer And Pad U11-2(1896.9mil,539.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-10(2063.1mil,559.4mil) on Top Layer And Pad U11-9(2063.1mil,539.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.19mil < 10mil) Between Pad U11-10(2063.1mil,559.4mil) on Top Layer And Via (2005mil,560mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.19mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-2(1896.9mil,539.7mil) on Top Layer And Pad U11-3(1896.9mil,520mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-3(1896.9mil,520mil) on Top Layer And Pad U11-4(1896.9mil,500.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-4(1896.9mil,500.3mil) on Top Layer And Pad U11-5(1896.9mil,480.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-6(2063.1mil,480.6mil) on Top Layer And Pad U11-7(2063.1mil,500.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-7(2063.1mil,500.3mil) on Top Layer And Pad U11-8(2063.1mil,520mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U11-8(2063.1mil,520mil) on Top Layer And Pad U11-9(2063.1mil,539.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-1(1906.9mil,274.4mil) on Top Layer And Pad U12-2(1906.9mil,254.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-10(2073.1mil,274.4mil) on Top Layer And Pad U12-9(2073.1mil,254.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-2(1906.9mil,254.7mil) on Top Layer And Pad U12-3(1906.9mil,235mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-3(1906.9mil,235mil) on Top Layer And Pad U12-4(1906.9mil,215.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-4(1906.9mil,215.3mil) on Top Layer And Pad U12-5(1906.9mil,195.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-6(2073.1mil,195.6mil) on Top Layer And Pad U12-7(2073.1mil,215.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-7(2073.1mil,215.3mil) on Top Layer And Pad U12-8(2073.1mil,235mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U12-8(2073.1mil,235mil) on Top Layer And Pad U12-9(2073.1mil,254.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-1(3101.9mil,804.4mil) on Top Layer And Pad U3-2(3101.9mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-10(3268.1mil,804.4mil) on Top Layer And Pad U3-9(3268.1mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-2(3101.9mil,784.7mil) on Top Layer And Pad U3-3(3101.9mil,765mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-3(3101.9mil,765mil) on Top Layer And Pad U3-4(3101.9mil,745.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.576mil < 10mil) Between Pad U3-3(3101.9mil,765mil) on Top Layer And Via (3160mil,770mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.576mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-4(3101.9mil,745.3mil) on Top Layer And Pad U3-5(3101.9mil,725.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-6(3268.1mil,725.6mil) on Top Layer And Pad U3-7(3268.1mil,745.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-7(3268.1mil,745.3mil) on Top Layer And Pad U3-8(3268.1mil,765mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U3-8(3268.1mil,765mil) on Top Layer And Pad U3-9(3268.1mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-1(2676.9mil,804.4mil) on Top Layer And Pad U4-2(2676.9mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-10(2843.1mil,804.4mil) on Top Layer And Pad U4-9(2843.1mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-2(2676.9mil,784.7mil) on Top Layer And Pad U4-3(2676.9mil,765mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-3(2676.9mil,765mil) on Top Layer And Pad U4-4(2676.9mil,745.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-4(2676.9mil,745.3mil) on Top Layer And Pad U4-5(2676.9mil,725.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-6(2843.1mil,725.6mil) on Top Layer And Pad U4-7(2843.1mil,745.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-7(2843.1mil,745.3mil) on Top Layer And Pad U4-8(2843.1mil,765mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U4-8(2843.1mil,765mil) on Top Layer And Pad U4-9(2843.1mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-1(2256.9mil,804.4mil) on Top Layer And Pad U5-2(2256.9mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-10(2423.1mil,804.4mil) on Top Layer And Pad U5-9(2423.1mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-2(2256.9mil,784.7mil) on Top Layer And Pad U5-3(2256.9mil,765mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-3(2256.9mil,765mil) on Top Layer And Pad U5-4(2256.9mil,745.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-4(2256.9mil,745.3mil) on Top Layer And Pad U5-5(2256.9mil,725.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-6(2423.1mil,725.6mil) on Top Layer And Pad U5-7(2423.1mil,745.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-7(2423.1mil,745.3mil) on Top Layer And Pad U5-8(2423.1mil,765mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U5-8(2423.1mil,765mil) on Top Layer And Pad U5-9(2423.1mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-1(1866.9mil,804.4mil) on Top Layer And Pad U6-2(1866.9mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-10(2033.1mil,804.4mil) on Top Layer And Pad U6-9(2033.1mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.99mil < 10mil) Between Pad U6-10(2033.1mil,804.4mil) on Top Layer And Via (2090mil,805mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.99mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-2(1866.9mil,784.7mil) on Top Layer And Pad U6-3(1866.9mil,765mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-3(1866.9mil,765mil) on Top Layer And Pad U6-4(1866.9mil,745.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-4(1866.9mil,745.3mil) on Top Layer And Pad U6-5(1866.9mil,725.6mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.858mil < 10mil) Between Pad U6-5(1866.9mil,725.6mil) on Top Layer And Via (1925mil,719.029mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-6(2033.1mil,725.6mil) on Top Layer And Pad U6-7(2033.1mil,745.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-7(2033.1mil,745.3mil) on Top Layer And Pad U6-8(2033.1mil,765mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U6-8(2033.1mil,765mil) on Top Layer And Pad U6-9(2033.1mil,784.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.69mil < 10mil) Between Pad U7-39(1081.102mil,440.552mil) on Top Layer And Via (1102.373mil,385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.69mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mil < 10mil) Between Pad U7-40(1100.788mil,440.552mil) on Top Layer And Via (1102.373mil,385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.778mil < 10mil) Between Pad U7-41(1120.472mil,440.552mil) on Top Layer And Via (1102.373mil,385mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.778mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.459mil < 10mil) Between Pad U7-48(1258.268mil,440.552mil) on Top Layer And Via (1283.952mil,398.952mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.459mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.624mil < 10mil) Between Pad U8-12(2457.37mil,390mil) on Top Layer And Via (2400mil,390mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.624mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-1(3241.368mil,320.6mil) on Top Layer And Pad U9-2(3241.368mil,340.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-10(3075.168mil,320.6mil) on Top Layer And Pad U9-9(3075.168mil,340.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-2(3241.368mil,340.3mil) on Top Layer And Pad U9-3(3241.368mil,360mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-3(3241.368mil,360mil) on Top Layer And Pad U9-4(3241.368mil,379.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-4(3241.368mil,379.7mil) on Top Layer And Pad U9-5(3241.368mil,399.4mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-6(3075.168mil,399.4mil) on Top Layer And Pad U9-7(3075.168mil,379.7mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-7(3075.168mil,379.7mil) on Top Layer And Pad U9-8(3075.168mil,360mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.7mil < 10mil) Between Pad U9-8(3075.168mil,360mil) on Top Layer And Pad U9-9(3075.168mil,340.3mil) on Top Layer [Top Solder] Mask Sliver [4.7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.6mil < 10mil) Between Pad USB1-1(260.4mil,790.1mil) on Multi-Layer And Pad USB1-A1B12(283mil,746mil) on Top Layer [Top Solder] Mask Sliver [8.6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.6mil < 10mil) Between Pad USB1-2(260.4mil,449.9mil) on Multi-Layer And Pad USB1-B1A12(283mil,494mil) on Top Layer [Top Solder] Mask Sliver [8.6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A1B12(283mil,746mil) on Top Layer And Pad USB1-A4B9(283mil,714.5mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A4B9(283mil,714.5mil) on Top Layer And Pad USB1-A8(283mil,688.9mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A5(283mil,669.2mil) on Top Layer And Pad USB1-A8(283mil,688.9mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A5(283mil,669.2mil) on Top Layer And Pad USB1-B7(283mil,649.5mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.386mil < 10mil) Between Pad USB1-A5(283mil,669.2mil) on Top Layer And Via (240mil,655mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.8mil < 10mil) Between Pad USB1-A6(283mil,629.8mil) on Top Layer And Pad USB1-A7(283mil,610.2mil) on Top Layer [Top Solder] Mask Sliver [3.8mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A6(283mil,629.8mil) on Top Layer And Pad USB1-B7(283mil,649.5mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.204mil < 10mil) Between Pad USB1-A6(283mil,629.8mil) on Top Layer And Via (240mil,655mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.204mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-A7(283mil,610.2mil) on Top Layer And Pad USB1-B6(283mil,590.5mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-B1A12(283mil,494mil) on Top Layer And Pad USB1-B4A9(283mil,525.5mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-B4A9(283mil,525.5mil) on Top Layer And Pad USB1-B5(283mil,551.1mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-B5(283mil,551.1mil) on Top Layer And Pad USB1-B8(283mil,570.8mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.9mil < 10mil) Between Pad USB1-B6(283mil,590.5mil) on Top Layer And Pad USB1-B8(283mil,570.8mil) on Top Layer [Top Solder] Mask Sliver [3.9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.591mil < 10mil) Between Pad USB1-B6(283mil,590.5mil) on Top Layer And Via (330mil,575mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.591mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.334mil < 10mil) Between Pad USB1-B7(283mil,649.5mil) on Top Layer And Via (240mil,655mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.334mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.334mil < 10mil) Between Pad USB1-B8(283mil,570.8mil) on Top Layer And Via (330mil,575mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.334mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.717mil < 10mil) Between Pad Y1-1(1093.386mil,267.008mil) on Top Layer And Via (1050mil,275mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.941mil < 10mil) Between Via (1335mil,435mil) from Top Layer to Bottom Layer And Via (1340.456mil,400.456mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.941mil] / [Bottom Solder] Mask Sliver [2.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.286mil < 10mil) Between Via (1888.41mil,702.1mil) from Top Layer to Bottom Layer And Via (1925mil,719.029mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.286mil] / [Bottom Solder] Mask Sliver [8.286mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.28mil < 10mil) Between Via (2225mil,500mil) from Top Layer to Bottom Layer And Via (2230mil,460mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.28mil] / [Bottom Solder] Mask Sliver [8.28mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.024mil < 10mil) Between Via (2540mil,585mil) from Top Layer to Bottom Layer And Via (2570mil,565mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.024mil] / [Bottom Solder] Mask Sliver [4.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.969mil < 10mil) Between Via (445mil,395mil) from Top Layer to Bottom Layer And Via (485mil,395mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.969mil] / [Bottom Solder] Mask Sliver [7.969mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.369mil < 10mil) Between Via (855mil,555mil) from Top Layer to Bottom Layer And Via (865mil,520mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.369mil] / [Bottom Solder] Mask Sliver [4.369mil]
Rule Violations :175

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1047.993mil,296.677mil) on Top Overlay And Pad C15-1(1035mil,310.653mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1047.993mil,324.629mil) on Top Overlay And Pad C15-1(1035mil,310.653mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.504mil < 10mil) Between Arc (1128.386mil,267.087mil) on Top Overlay And Pad Y1-1(1093.386mil,267.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1225.276mil,296.677mil) on Top Overlay And Pad C14-1(1238.268mil,310.653mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1225.276mil,324.629mil) on Top Overlay And Pad C14-1(1238.268mil,310.653mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1284.724mil,296.677mil) on Top Overlay And Pad C14-2(1271.732mil,310.653mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1284.724mil,324.629mil) on Top Overlay And Pad C14-2(1271.732mil,310.653mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1393.976mil,633.543mil) on Top Overlay And Pad C7-1(1407.952mil,646.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1393.976mil,692.992mil) on Top Overlay And Pad C7-2(1407.952mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1421.024mil,535.276mil) on Top Overlay And Pad C9-1(1435mil,548.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1421.024mil,594.724mil) on Top Overlay And Pad C9-2(1435mil,581.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1421.928mil,633.543mil) on Top Overlay And Pad C7-1(1407.952mil,646.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1421.928mil,692.992mil) on Top Overlay And Pad C7-2(1407.952mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1427.008mil,411.023mil) on Top Overlay And Pad C11-1(1440mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.878mil < 10mil) Between Arc (1427.008mil,411.023mil) on Top Overlay And Pad TP4-1(1430mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.878mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1427.008mil,438.976mil) on Top Overlay And Pad C11-1(1440mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1446.024mil,633.543mil) on Top Overlay And Pad C8-2(1460mil,646.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1446.024mil,692.992mil) on Top Overlay And Pad C8-1(1460mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1448.976mil,535.276mil) on Top Overlay And Pad C9-1(1435mil,548.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1448.976mil,594.724mil) on Top Overlay And Pad C9-2(1435mil,581.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1473.976mil,633.543mil) on Top Overlay And Pad C8-2(1460mil,646.536mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1473.976mil,692.992mil) on Top Overlay And Pad C8-1(1460mil,680mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1476.024mil,535.276mil) on Top Overlay And Pad C10-1(1490mil,548.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1476.024mil,594.724mil) on Top Overlay And Pad C10-2(1490mil,581.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1486.456mil,411.023mil) on Top Overlay And Pad C11-2(1473.464mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.769mil < 10mil) Between Arc (1486.456mil,411.023mil) on Top Overlay And Pad TP5-1(1485mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.769mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1486.456mil,438.976mil) on Top Overlay And Pad C11-2(1473.464mil,425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1503.976mil,535.276mil) on Top Overlay And Pad C10-1(1490mil,548.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1503.976mil,594.724mil) on Top Overlay And Pad C10-2(1490mil,581.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1531.024mil,535.276mil) on Top Overlay And Pad C12-1(1545mil,548.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1531.024mil,594.724mil) on Top Overlay And Pad C12-2(1545mil,581.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1558.976mil,535.276mil) on Top Overlay And Pad C12-1(1545mil,548.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1558.976mil,594.724mil) on Top Overlay And Pad C12-2(1545mil,581.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (157.008mil,356.024mil) on Top Overlay And Pad C26-2(170mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (157.008mil,383.976mil) on Top Overlay And Pad C26-2(170mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1586.024mil,535.276mil) on Top Overlay And Pad C13-1(1600mil,548.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1586.024mil,594.724mil) on Top Overlay And Pad C13-2(1600mil,581.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1613.976mil,535.276mil) on Top Overlay And Pad C13-1(1600mil,548.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1613.976mil,594.724mil) on Top Overlay And Pad C13-2(1600mil,581.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (1866.9mil,827.7mil) on Top Overlay And Pad U6-1(1866.9mil,804.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (1896.9mil,582.7mil) on Top Overlay And Pad U11-1(1896.9mil,559.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (1906.9mil,297.7mil) on Top Overlay And Pad U12-1(1906.9mil,274.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1925.276mil,846.024mil) on Top Overlay And Pad C6-2(1938.268mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1925.276mil,873.976mil) on Top Overlay And Pad C6-2(1938.268mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1950.276mil,596.024mil) on Top Overlay And Pad C23-2(1963.268mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1950.276mil,623.977mil) on Top Overlay And Pad C23-2(1963.268mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1960.276mil,326.024mil) on Top Overlay And Pad C24-2(1973.268mil,340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1960.276mil,353.976mil) on Top Overlay And Pad C24-2(1973.268mil,340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1984.724mil,846.024mil) on Top Overlay And Pad C6-1(1971.732mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (1984.724mil,873.976mil) on Top Overlay And Pad C6-1(1971.732mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2009.724mil,596.024mil) on Top Overlay And Pad C23-1(1996.732mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2009.724mil,623.976mil) on Top Overlay And Pad C23-1(1996.732mil,610mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2019.724mil,326.024mil) on Top Overlay And Pad C24-1(2006.732mil,340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2019.724mil,353.976mil) on Top Overlay And Pad C24-1(2006.732mil,340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (206.024mil,225.276mil) on Top Overlay And Pad C2-2(220mil,238.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (206.024mil,284.725mil) on Top Overlay And Pad C2-1(220mil,271.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (216.457mil,356.024mil) on Top Overlay And Pad C26-1(203.464mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (216.457mil,383.976mil) on Top Overlay And Pad C26-1(203.464mil,370mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2186.024mil,300.276mil) on Top Overlay And Pad C20-2(2200mil,313.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.416mil < 10mil) Between Arc (2186.024mil,300.276mil) on Top Overlay And Pad TP9-1(2150mil,310mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.416mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2186.024mil,359.724mil) on Top Overlay And Pad C20-1(2200mil,346.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2191.024mil,530.276mil) on Top Overlay And Pad C19-1(2205mil,543.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2191.024mil,589.725mil) on Top Overlay And Pad C19-2(2205mil,576.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2213.976mil,300.276mil) on Top Overlay And Pad C20-2(2200mil,313.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2213.976mil,359.724mil) on Top Overlay And Pad C20-1(2200mil,346.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2218.976mil,530.276mil) on Top Overlay And Pad C19-1(2205mil,543.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2218.976mil,589.725mil) on Top Overlay And Pad C19-2(2205mil,576.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (2256.9mil,827.7mil) on Top Overlay And Pad U5-1(2256.9mil,804.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2310.276mil,846.024mil) on Top Overlay And Pad C5-2(2323.268mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2310.276mil,873.976mil) on Top Overlay And Pad C5-2(2323.268mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (233.976mil,225.276mil) on Top Overlay And Pad C2-2(220mil,238.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (233.976mil,284.725mil) on Top Overlay And Pad C2-1(220mil,271.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2369.724mil,846.024mil) on Top Overlay And Pad C5-1(2356.732mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2369.724mil,873.976mil) on Top Overlay And Pad C5-1(2356.732mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (261.024mil,227.008mil) on Top Overlay And Pad C1-2(275mil,240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (261.024mil,286.457mil) on Top Overlay And Pad C1-1(275mil,273.464mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.987mil < 10mil) Between Arc (2672.63mil,260.48mil) on Top Overlay And Pad U8-1(2672.63mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.987mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (2676.9mil,827.7mil) on Top Overlay And Pad U4-1(2676.9mil,804.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2730.276mil,846.024mil) on Top Overlay And Pad C4-2(2743.268mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2730.276mil,873.976mil) on Top Overlay And Pad C4-2(2743.268mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2789.724mil,846.024mil) on Top Overlay And Pad C4-1(2776.732mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2789.724mil,873.976mil) on Top Overlay And Pad C4-1(2776.732mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2816.024mil,415.276mil) on Top Overlay And Pad C16-1(2830mil,428.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2816.024mil,474.725mil) on Top Overlay And Pad C16-2(2830mil,461.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2843.976mil,415.276mil) on Top Overlay And Pad C16-1(2830mil,428.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2843.976mil,474.725mil) on Top Overlay And Pad C16-2(2830mil,461.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (288.976mil,227.008mil) on Top Overlay And Pad C1-2(275mil,240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.434mil < 10mil) Between Arc (288.976mil,227.008mil) on Top Overlay And Pad U1-4(353.072mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (288.976mil,286.457mil) on Top Overlay And Pad C1-1(275mil,273.464mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.434mil < 10mil) Between Arc (288.976mil,286.457mil) on Top Overlay And Pad U1-4(353.072mil,290mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2911.024mil,295.276mil) on Top Overlay And Pad C17-1(2925mil,308.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2911.024mil,354.724mil) on Top Overlay And Pad C17-2(2925mil,341.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2911.024mil,530.276mil) on Top Overlay And Pad C18-2(2925mil,543.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2911.024mil,589.724mil) on Top Overlay And Pad C18-1(2925mil,576.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2938.976mil,295.276mil) on Top Overlay And Pad C17-1(2925mil,308.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2938.976mil,354.724mil) on Top Overlay And Pad C17-2(2925mil,341.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2938.976mil,530.276mil) on Top Overlay And Pad C18-2(2925mil,543.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (2938.976mil,589.724mil) on Top Overlay And Pad C18-1(2925mil,576.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (3101.9mil,827.7mil) on Top Overlay And Pad U3-1(3101.9mil,804.4mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3155.276mil,846.024mil) on Top Overlay And Pad C3-2(3168.268mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3155.276mil,873.976mil) on Top Overlay And Pad C3-2(3168.268mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3214.724mil,846.024mil) on Top Overlay And Pad C3-1(3201.732mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3214.724mil,873.976mil) on Top Overlay And Pad C3-1(3201.732mil,860mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (3241.368mil,297.3mil) on Top Overlay And Pad U9-1(3241.368mil,320.6mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.996mil < 10mil) Between Arc (3241.368mil,512.3mil) on Top Overlay And Pad U10-1(3241.368mil,535.6mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3310.276mil,221.024mil) on Top Overlay And Pad C21-1(3323.268mil,235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3310.276mil,248.976mil) on Top Overlay And Pad C21-1(3323.268mil,235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3310.276mil,486.024mil) on Top Overlay And Pad C22-1(3323.268mil,500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3310.276mil,513.976mil) on Top Overlay And Pad C22-1(3323.268mil,500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3369.724mil,221.024mil) on Top Overlay And Pad C21-2(3356.732mil,235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3369.724mil,248.976mil) on Top Overlay And Pad C21-2(3356.732mil,235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3369.724mil,486.024mil) on Top Overlay And Pad C22-2(3356.732mil,500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (3369.724mil,513.976mil) on Top Overlay And Pad C22-2(3356.732mil,500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.99mil < 10mil) Between Arc (516.03mil,659.11mil) on Top Overlay And Pad U14-1(516.034mil,630mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.99mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (671.024mil,325.276mil) on Top Overlay And Pad C27-1(685mil,338.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (671.024mil,384.724mil) on Top Overlay And Pad C27-2(685mil,371.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (698.976mil,325.276mil) on Top Overlay And Pad C27-1(685mil,338.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (698.976mil,384.724mil) on Top Overlay And Pad C27-2(685mil,371.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (726.024mil,325.276mil) on Top Overlay And Pad C28-1(740mil,338.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (726.024mil,384.724mil) on Top Overlay And Pad C28-2(740mil,371.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (753.976mil,325.276mil) on Top Overlay And Pad C28-1(740mil,338.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (753.976mil,384.724mil) on Top Overlay And Pad C28-2(740mil,371.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (781.024mil,325.276mil) on Top Overlay And Pad C25-1(795mil,338.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (781.024mil,384.724mil) on Top Overlay And Pad C25-2(795mil,371.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (808.976mil,325.276mil) on Top Overlay And Pad C25-1(795mil,338.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (808.976mil,384.724mil) on Top Overlay And Pad C25-2(795mil,371.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (836.024mil,325.276mil) on Top Overlay And Pad C29-1(850mil,338.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (836.024mil,384.724mil) on Top Overlay And Pad C29-2(850mil,371.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (863.976mil,325.276mil) on Top Overlay And Pad C29-1(850mil,338.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (863.976mil,384.724mil) on Top Overlay And Pad C29-2(850mil,371.732mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (988.544mil,296.677mil) on Top Overlay And Pad C15-2(1001.536mil,310.653mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Arc (988.544mil,324.629mil) on Top Overlay And Pad C15-2(1001.536mil,310.653mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(1490mil,548.268mil) on Top Layer And Track (1467.362mil,535.472mil)(1467.362mil,553.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(1490mil,548.268mil) on Top Layer And Track (1476.024mil,526.614mil)(1503.976mil,526.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(1490mil,548.268mil) on Top Layer And Track (1512.638mil,535.472mil)(1512.638mil,553.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(1490mil,581.732mil) on Top Layer And Track (1467.362mil,576.81mil)(1467.362mil,594.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(1490mil,581.732mil) on Top Layer And Track (1476.024mil,603.386mil)(1503.976mil,603.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(1490mil,581.732mil) on Top Layer And Track (1512.638mil,576.81mil)(1512.638mil,594.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(275mil,273.464mil) on Top Layer And Track (252.362mil,268.542mil)(252.362mil,286.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(275mil,273.464mil) on Top Layer And Track (261.024mil,295.118mil)(288.976mil,295.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(275mil,273.464mil) on Top Layer And Track (297.638mil,268.544mil)(297.638mil,286.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(1440mil,425mil) on Top Layer And Track (1418.346mil,411.024mil)(1418.346mil,438.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(1440mil,425mil) on Top Layer And Track (1427.204mil,402.362mil)(1444.922mil,402.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(1440mil,425mil) on Top Layer And Track (1427.204mil,447.638mil)(1444.922mil,447.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(1473.464mil,425mil) on Top Layer And Track (1468.544mil,402.362mil)(1486.26mil,402.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(1473.464mil,425mil) on Top Layer And Track (1468.544mil,447.638mil)(1486.26mil,447.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(1473.464mil,425mil) on Top Layer And Track (1495.118mil,411.024mil)(1495.118mil,438.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(275mil,240mil) on Top Layer And Track (252.362mil,227.204mil)(252.362mil,244.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(275mil,240mil) on Top Layer And Track (261.024mil,218.346mil)(288.976mil,218.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(275mil,240mil) on Top Layer And Track (297.638mil,227.204mil)(297.638mil,244.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(1545mil,548.268mil) on Top Layer And Track (1522.362mil,535.472mil)(1522.362mil,553.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(1545mil,548.268mil) on Top Layer And Track (1531.024mil,526.614mil)(1558.976mil,526.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(1545mil,548.268mil) on Top Layer And Track (1567.638mil,535.472mil)(1567.638mil,553.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(1545mil,581.732mil) on Top Layer And Track (1522.362mil,576.81mil)(1522.362mil,594.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(1545mil,581.732mil) on Top Layer And Track (1531.024mil,603.386mil)(1558.976mil,603.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(1545mil,581.732mil) on Top Layer And Track (1567.638mil,576.81mil)(1567.638mil,594.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(1600mil,548.268mil) on Top Layer And Track (1577.362mil,535.472mil)(1577.362mil,553.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(1600mil,548.268mil) on Top Layer And Track (1586.024mil,526.614mil)(1613.976mil,526.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(1600mil,548.268mil) on Top Layer And Track (1622.638mil,535.472mil)(1622.638mil,553.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(1600mil,581.732mil) on Top Layer And Track (1577.362mil,576.81mil)(1577.362mil,594.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(1600mil,581.732mil) on Top Layer And Track (1586.024mil,603.386mil)(1613.976mil,603.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(1600mil,581.732mil) on Top Layer And Track (1622.638mil,576.81mil)(1622.638mil,594.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(1238.268mil,310.653mil) on Top Layer And Track (1216.614mil,296.677mil)(1216.614mil,324.629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(1238.268mil,310.653mil) on Top Layer And Track (1225.472mil,288.015mil)(1243.19mil,288.015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(1238.268mil,310.653mil) on Top Layer And Track (1225.472mil,333.291mil)(1243.19mil,333.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(1271.732mil,310.653mil) on Top Layer And Track (1266.812mil,288.015mil)(1284.528mil,288.015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(1271.732mil,310.653mil) on Top Layer And Track (1266.812mil,333.291mil)(1284.528mil,333.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(1271.732mil,310.653mil) on Top Layer And Track (1293.386mil,296.677mil)(1293.386mil,324.629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(1035mil,310.653mil) on Top Layer And Track (1030.078mil,333.291mil)(1047.796mil,333.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(1035mil,310.653mil) on Top Layer And Track (1030.08mil,288.015mil)(1047.796mil,288.015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(1035mil,310.653mil) on Top Layer And Track (1056.654mil,296.677mil)(1056.654mil,324.629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(1001.536mil,310.653mil) on Top Layer And Track (979.882mil,296.677mil)(979.882mil,324.629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(1001.536mil,310.653mil) on Top Layer And Track (988.74mil,288.015mil)(1006.458mil,288.015mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(1001.536mil,310.653mil) on Top Layer And Track (988.74mil,333.291mil)(1006.458mil,333.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(2830mil,428.268mil) on Top Layer And Track (2807.362mil,415.472mil)(2807.362mil,433.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(2830mil,428.268mil) on Top Layer And Track (2816.024mil,406.614mil)(2843.976mil,406.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(2830mil,428.268mil) on Top Layer And Track (2852.638mil,415.472mil)(2852.638mil,433.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(2830mil,461.732mil) on Top Layer And Track (2807.362mil,456.812mil)(2807.362mil,474.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(2830mil,461.732mil) on Top Layer And Track (2816.024mil,483.386mil)(2843.976mil,483.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(2830mil,461.732mil) on Top Layer And Track (2852.638mil,456.812mil)(2852.638mil,474.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(2925mil,308.268mil) on Top Layer And Track (2902.362mil,295.472mil)(2902.362mil,313.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(2925mil,308.268mil) on Top Layer And Track (2911.024mil,286.614mil)(2938.976mil,286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-1(2925mil,308.268mil) on Top Layer And Track (2947.638mil,295.472mil)(2947.638mil,313.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(2925mil,341.732mil) on Top Layer And Track (2902.362mil,336.812mil)(2902.362mil,354.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(2925mil,341.732mil) on Top Layer And Track (2911.024mil,363.386mil)(2938.976mil,363.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C17-2(2925mil,341.732mil) on Top Layer And Track (2947.638mil,336.812mil)(2947.638mil,354.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(2925mil,576.732mil) on Top Layer And Track (2902.362mil,571.81mil)(2902.362mil,589.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(2925mil,576.732mil) on Top Layer And Track (2911.024mil,598.386mil)(2938.976mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-1(2925mil,576.732mil) on Top Layer And Track (2947.638mil,571.81mil)(2947.638mil,589.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(2925mil,543.268mil) on Top Layer And Track (2902.362mil,530.472mil)(2902.362mil,548.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(2925mil,543.268mil) on Top Layer And Track (2911.024mil,521.614mil)(2938.976mil,521.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C18-2(2925mil,543.268mil) on Top Layer And Track (2947.638mil,530.472mil)(2947.638mil,548.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(2205mil,543.268mil) on Top Layer And Track (2182.362mil,530.472mil)(2182.362mil,548.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(2205mil,543.268mil) on Top Layer And Track (2191.024mil,521.614mil)(2218.976mil,521.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-1(2205mil,543.268mil) on Top Layer And Track (2227.638mil,530.472mil)(2227.638mil,548.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(2205mil,576.732mil) on Top Layer And Track (2182.362mil,571.812mil)(2182.362mil,589.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(2205mil,576.732mil) on Top Layer And Track (2191.024mil,598.386mil)(2218.976mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C19-2(2205mil,576.732mil) on Top Layer And Track (2227.638mil,571.812mil)(2227.638mil,589.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(2200mil,346.732mil) on Top Layer And Track (2177.362mil,341.81mil)(2177.362mil,359.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(2200mil,346.732mil) on Top Layer And Track (2186.024mil,368.386mil)(2213.976mil,368.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-1(2200mil,346.732mil) on Top Layer And Track (2222.638mil,341.81mil)(2222.638mil,359.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(2200mil,313.268mil) on Top Layer And Track (2177.362mil,300.472mil)(2177.362mil,318.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(2200mil,313.268mil) on Top Layer And Track (2186.024mil,291.614mil)(2213.976mil,291.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C20-2(2200mil,313.268mil) on Top Layer And Track (2222.638mil,300.472mil)(2222.638mil,318.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(220mil,271.732mil) on Top Layer And Track (197.362mil,266.81mil)(197.362mil,284.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(220mil,271.732mil) on Top Layer And Track (206.024mil,293.386mil)(233.976mil,293.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-1(220mil,271.732mil) on Top Layer And Track (242.638mil,266.812mil)(242.638mil,284.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(3323.268mil,235mil) on Top Layer And Track (3301.614mil,221.024mil)(3301.614mil,248.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(3323.268mil,235mil) on Top Layer And Track (3310.472mil,212.362mil)(3328.19mil,212.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-1(3323.268mil,235mil) on Top Layer And Track (3310.472mil,257.638mil)(3328.19mil,257.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(3356.732mil,235mil) on Top Layer And Track (3351.812mil,212.362mil)(3369.528mil,212.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(3356.732mil,235mil) on Top Layer And Track (3351.812mil,257.638mil)(3369.528mil,257.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C21-2(3356.732mil,235mil) on Top Layer And Track (3378.386mil,221.024mil)(3378.386mil,248.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(220mil,238.268mil) on Top Layer And Track (197.362mil,225.472mil)(197.362mil,243.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(220mil,238.268mil) on Top Layer And Track (206.024mil,216.614mil)(233.976mil,216.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C2-2(220mil,238.268mil) on Top Layer And Track (242.638mil,225.472mil)(242.638mil,243.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(3323.268mil,500mil) on Top Layer And Track (3301.614mil,486.024mil)(3301.614mil,513.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(3323.268mil,500mil) on Top Layer And Track (3310.472mil,477.362mil)(3328.19mil,477.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-1(3323.268mil,500mil) on Top Layer And Track (3310.472mil,522.638mil)(3328.19mil,522.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(3356.732mil,500mil) on Top Layer And Track (3351.812mil,477.362mil)(3369.528mil,477.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(3356.732mil,500mil) on Top Layer And Track (3351.81mil,522.638mil)(3369.528mil,522.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C22-2(3356.732mil,500mil) on Top Layer And Track (3378.386mil,486.024mil)(3378.386mil,513.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(1996.732mil,610mil) on Top Layer And Track (1991.81mil,587.362mil)(2009.528mil,587.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(1996.732mil,610mil) on Top Layer And Track (1991.81mil,632.638mil)(2009.528mil,632.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(1996.732mil,610mil) on Top Layer And Track (2018.386mil,596.024mil)(2018.386mil,623.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(1963.268mil,610mil) on Top Layer And Track (1941.614mil,596.024mil)(1941.614mil,623.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(1963.268mil,610mil) on Top Layer And Track (1950.472mil,587.362mil)(1968.19mil,587.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(1963.268mil,610mil) on Top Layer And Track (1950.472mil,632.638mil)(1968.188mil,632.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(2006.732mil,340mil) on Top Layer And Track (2001.81mil,317.362mil)(2019.528mil,317.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(2006.732mil,340mil) on Top Layer And Track (2001.81mil,362.638mil)(2019.528mil,362.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(2006.732mil,340mil) on Top Layer And Track (2028.386mil,326.024mil)(2028.386mil,353.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(1973.268mil,340mil) on Top Layer And Track (1951.614mil,326.024mil)(1951.614mil,353.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(1973.268mil,340mil) on Top Layer And Track (1960.472mil,317.362mil)(1978.19mil,317.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(1973.268mil,340mil) on Top Layer And Track (1960.472mil,362.638mil)(1978.188mil,362.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(795mil,338.268mil) on Top Layer And Track (772.362mil,325.472mil)(772.362mil,343.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(795mil,338.268mil) on Top Layer And Track (781.024mil,316.614mil)(808.976mil,316.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-1(795mil,338.268mil) on Top Layer And Track (817.638mil,325.472mil)(817.638mil,343.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(795mil,371.732mil) on Top Layer And Track (772.362mil,366.81mil)(772.362mil,384.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(795mil,371.732mil) on Top Layer And Track (781.024mil,393.386mil)(808.976mil,393.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C25-2(795mil,371.732mil) on Top Layer And Track (817.638mil,366.81mil)(817.638mil,384.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(203.464mil,370mil) on Top Layer And Track (198.542mil,392.638mil)(216.26mil,392.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(203.464mil,370mil) on Top Layer And Track (198.544mil,347.362mil)(216.26mil,347.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-1(203.464mil,370mil) on Top Layer And Track (225.118mil,356.024mil)(225.118mil,383.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(170mil,370mil) on Top Layer And Track (148.346mil,356.024mil)(148.346mil,383.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(170mil,370mil) on Top Layer And Track (157.204mil,347.362mil)(174.922mil,347.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C26-2(170mil,370mil) on Top Layer And Track (157.204mil,392.638mil)(174.922mil,392.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(685mil,338.268mil) on Top Layer And Track (662.362mil,325.472mil)(662.362mil,343.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(685mil,338.268mil) on Top Layer And Track (671.024mil,316.614mil)(698.976mil,316.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-1(685mil,338.268mil) on Top Layer And Track (707.638mil,325.472mil)(707.638mil,343.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(685mil,371.732mil) on Top Layer And Track (662.362mil,366.81mil)(662.362mil,384.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(685mil,371.732mil) on Top Layer And Track (671.024mil,393.386mil)(698.976mil,393.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C27-2(685mil,371.732mil) on Top Layer And Track (707.638mil,366.812mil)(707.638mil,384.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-1(740mil,338.268mil) on Top Layer And Track (717.362mil,325.472mil)(717.362mil,343.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-1(740mil,338.268mil) on Top Layer And Track (726.024mil,316.614mil)(753.976mil,316.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-1(740mil,338.268mil) on Top Layer And Track (762.638mil,325.472mil)(762.638mil,343.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-2(740mil,371.732mil) on Top Layer And Track (717.362mil,366.81mil)(717.362mil,384.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-2(740mil,371.732mil) on Top Layer And Track (726.024mil,393.386mil)(753.976mil,393.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C28-2(740mil,371.732mil) on Top Layer And Track (762.638mil,366.812mil)(762.638mil,384.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-1(850mil,338.268mil) on Top Layer And Track (827.362mil,325.472mil)(827.362mil,343.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-1(850mil,338.268mil) on Top Layer And Track (836.024mil,316.614mil)(863.976mil,316.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-1(850mil,338.268mil) on Top Layer And Track (872.638mil,325.472mil)(872.638mil,343.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(850mil,371.732mil) on Top Layer And Track (827.362mil,366.81mil)(827.362mil,384.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(850mil,371.732mil) on Top Layer And Track (836.024mil,393.386mil)(863.976mil,393.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C29-2(850mil,371.732mil) on Top Layer And Track (872.638mil,366.81mil)(872.638mil,384.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(3201.732mil,860mil) on Top Layer And Track (3196.81mil,837.362mil)(3214.528mil,837.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(3201.732mil,860mil) on Top Layer And Track (3196.81mil,882.638mil)(3214.528mil,882.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-1(3201.732mil,860mil) on Top Layer And Track (3223.386mil,846.024mil)(3223.386mil,873.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(3168.268mil,860mil) on Top Layer And Track (3146.614mil,846.024mil)(3146.614mil,873.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(3168.268mil,860mil) on Top Layer And Track (3155.472mil,837.362mil)(3173.19mil,837.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C3-2(3168.268mil,860mil) on Top Layer And Track (3155.472mil,882.638mil)(3173.188mil,882.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(2776.732mil,860mil) on Top Layer And Track (2771.81mil,837.362mil)(2789.528mil,837.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(2776.732mil,860mil) on Top Layer And Track (2771.81mil,882.638mil)(2789.528mil,882.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-1(2776.732mil,860mil) on Top Layer And Track (2798.386mil,846.024mil)(2798.386mil,873.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(2743.268mil,860mil) on Top Layer And Track (2721.614mil,846.024mil)(2721.614mil,873.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(2743.268mil,860mil) on Top Layer And Track (2730.472mil,837.362mil)(2748.188mil,837.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C4-2(2743.268mil,860mil) on Top Layer And Track (2730.472mil,882.638mil)(2748.188mil,882.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(2356.732mil,860mil) on Top Layer And Track (2351.81mil,837.362mil)(2369.528mil,837.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(2356.732mil,860mil) on Top Layer And Track (2351.81mil,882.638mil)(2369.528mil,882.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(2356.732mil,860mil) on Top Layer And Track (2378.386mil,846.024mil)(2378.386mil,873.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(2323.268mil,860mil) on Top Layer And Track (2301.614mil,846.024mil)(2301.614mil,873.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(2323.268mil,860mil) on Top Layer And Track (2310.472mil,837.362mil)(2328.19mil,837.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(2323.268mil,860mil) on Top Layer And Track (2310.472mil,882.638mil)(2328.188mil,882.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(1971.732mil,860mil) on Top Layer And Track (1966.81mil,837.362mil)(1984.528mil,837.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(1971.732mil,860mil) on Top Layer And Track (1966.81mil,882.638mil)(1984.528mil,882.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(1971.732mil,860mil) on Top Layer And Track (1993.386mil,846.024mil)(1993.386mil,873.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1938.268mil,860mil) on Top Layer And Track (1916.614mil,846.024mil)(1916.614mil,873.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1938.268mil,860mil) on Top Layer And Track (1925.472mil,837.362mil)(1943.19mil,837.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1938.268mil,860mil) on Top Layer And Track (1925.472mil,882.638mil)(1943.188mil,882.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(1407.952mil,646.536mil) on Top Layer And Track (1385.314mil,633.74mil)(1385.314mil,651.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(1407.952mil,646.536mil) on Top Layer And Track (1393.976mil,624.882mil)(1421.928mil,624.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(1407.952mil,646.536mil) on Top Layer And Track (1430.59mil,633.74mil)(1430.59mil,651.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(1407.952mil,680mil) on Top Layer And Track (1385.314mil,675.078mil)(1385.314mil,692.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(1407.952mil,680mil) on Top Layer And Track (1393.976mil,701.654mil)(1421.928mil,701.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(1407.952mil,680mil) on Top Layer And Track (1430.59mil,675.078mil)(1430.59mil,692.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(1460mil,680mil) on Top Layer And Track (1437.362mil,675.078mil)(1437.362mil,692.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(1460mil,680mil) on Top Layer And Track (1446.024mil,701.654mil)(1473.976mil,701.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-1(1460mil,680mil) on Top Layer And Track (1482.638mil,675.078mil)(1482.638mil,692.796mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(1460mil,646.536mil) on Top Layer And Track (1437.362mil,633.74mil)(1437.362mil,651.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(1460mil,646.536mil) on Top Layer And Track (1446.024mil,624.882mil)(1473.976mil,624.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C8-2(1460mil,646.536mil) on Top Layer And Track (1482.638mil,633.74mil)(1482.638mil,651.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(1435mil,548.268mil) on Top Layer And Track (1412.362mil,535.472mil)(1412.362mil,553.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(1435mil,548.268mil) on Top Layer And Track (1421.024mil,526.614mil)(1448.976mil,526.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-1(1435mil,548.268mil) on Top Layer And Track (1457.638mil,535.472mil)(1457.638mil,553.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(1435mil,581.732mil) on Top Layer And Track (1412.362mil,576.81mil)(1412.362mil,594.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(1435mil,581.732mil) on Top Layer And Track (1421.024mil,603.386mil)(1448.976mil,603.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C9-2(1435mil,581.732mil) on Top Layer And Track (1457.638mil,576.81mil)(1457.638mil,594.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(297.558mil,120mil) on Top Layer And Track (267.44mil,151.102mil)(312.126mil,151.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(297.558mil,120mil) on Top Layer And Track (267.44mil,88.898mil)(267.44mil,151.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(297.558mil,120mil) on Top Layer And Track (267.44mil,88.898mil)(312.126mil,88.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(358.188mil,120mil) on Top Layer And Track (343.622mil,151.102mil)(379.056mil,151.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(358.188mil,120mil) on Top Layer And Track (343.622mil,88.898mil)(379.056mil,88.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D1-K(358.188mil,120mil) on Top Layer And Track (379.056mil,151.102mil)(386.93mil,143.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad D1-K(358.188mil,120mil) on Top Layer And Track (379.056mil,88.898mil)(386.93mil,96.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad D1-K(358.188mil,120mil) on Top Layer And Track (386.93mil,96.496mil)(386.93mil,143.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D2-1(648.37mil,735mil) on Top Layer And Track (652.794mil,700.898mil)(652.794mil,705.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.472mil < 10mil) Between Pad D2-1(648.37mil,735mil) on Top Layer And Track (652.794mil,700.898mil)(659.638mil,700.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D2-1(648.37mil,735mil) on Top Layer And Track (652.794mil,705.27mil)(659.638mil,705.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D2-1(648.37mil,735mil) on Top Layer And Track (652.794mil,764.73mil)(652.794mil,769.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D2-1(648.37mil,735mil) on Top Layer And Track (652.794mil,764.73mil)(659.638mil,764.73mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.472mil < 10mil) Between Pad D2-1(648.37mil,735mil) on Top Layer And Track (652.794mil,769.102mil)(659.638mil,769.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D2-1(648.37mil,735mil) on Top Layer And Track (659.638mil,700.898mil)(659.638mil,705.27mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.464mil < 10mil) Between Pad D2-1(648.37mil,735mil) on Top Layer And Track (659.638mil,700.898mil)(770.36mil,700.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.1mil < 10mil) Between Pad D2-1(648.37mil,735mil) on Top Layer And Track (659.638mil,764.73mil)(659.638mil,769.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.464mil < 10mil) Between Pad D2-1(648.37mil,735mil) on Top Layer And Track (659.638mil,769.102mil)(770.36mil,769.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.739mil < 10mil) Between Pad D2-1(648.37mil,735mil) on Top Layer And Track (676.81mil,700.898mil)(676.81mil,769.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.739mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.464mil < 10mil) Between Pad D2-2(781.63mil,735mil) on Top Layer And Track (659.638mil,700.898mil)(770.36mil,700.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.464mil < 10mil) Between Pad D2-2(781.63mil,735mil) on Top Layer And Track (659.638mil,769.102mil)(770.36mil,769.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.464mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.85mil < 10mil) Between Pad D2-2(781.63mil,735mil) on Top Layer And Track (770.36mil,700.898mil)(770.36mil,707.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.85mil < 10mil) Between Pad D2-2(781.63mil,735mil) on Top Layer And Track (770.36mil,762.488mil)(770.36mil,769.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.85mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-1(575mil,735mil) on Top Layer And Track (550.02mil,775mil)(600.02mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-1(575mil,735mil) on Top Layer And Track (551.462mil,695mil)(600.02mil,695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.343mil < 10mil) Between Pad F1-1(575mil,735mil) on Top Layer And Track (602.02mil,706mil)(602.02mil,766mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.343mil < 10mil) Between Pad F1-2(485.04mil,735mil) on Top Layer And Track (457.02mil,704mil)(457.02mil,764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-2(485.04mil,735mil) on Top Layer And Track (460.02mil,695mil)(510.02mil,695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad F1-2(485.04mil,735mil) on Top Layer And Track (460.02mil,775mil)(510.02mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(1535mil,660mil) on Top Layer And Track (1494.252mil,625.354mil)(1494.252mil,764.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(1535mil,660mil) on Top Layer And Track (1494.252mil,625.354mil)(1575.748mil,625.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(1535mil,660mil) on Top Layer And Track (1575.748mil,625.354mil)(1575.748mil,764.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(1535mil,730.078mil) on Top Layer And Track (1494.252mil,625.354mil)(1494.252mil,764.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(1535mil,730.078mil) on Top Layer And Track (1494.252mil,764.724mil)(1575.748mil,764.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(1535mil,730.078mil) on Top Layer And Track (1575.748mil,625.354mil)(1575.748mil,764.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad P1-1(3396mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad P1-1(3396mil,975mil) on Multi-Layer And Track (3376mil,1020mil)(3446mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-10(2496mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-11(2396mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-12(2296mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-13(2196mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-14(2096mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-15(1996mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-16(1896mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-2(3296mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-3(3196mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-4(3096mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-5(2996mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-6(2896mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-7(2796mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-8(2696mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P1-9(2596mil,975mil) on Multi-Layer And Track (1846mil,1020mil)(3376mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad P2-1(1620mil,975mil) on Multi-Layer And Track (1600mil,1020mil)(1670mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.598mil < 10mil) Between Pad P2-1(1620mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-10(720mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-11(620mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-12(520mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-13(420mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-14(320mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-15(220mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-16(120mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-2(1520mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-3(1420mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-4(1320mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-5(1220mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-6(1120mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-7(1020mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-8(920mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.583mil < 10mil) Between Pad P2-9(820mil,975mil) on Multi-Layer And Track (70mil,1020mil)(1600mil,1020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(2875mil,576.732mil) on Top Layer And Track (2852.362mil,571.81mil)(2852.362mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(2875mil,576.732mil) on Top Layer And Track (2852.362mil,598.386mil)(2897.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-1(2875mil,576.732mil) on Top Layer And Track (2897.638mil,571.81mil)(2897.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(2875mil,543.268mil) on Top Layer And Track (2852.362mil,521.614mil)(2852.362mil,548.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(2875mil,543.268mil) on Top Layer And Track (2852.362mil,521.614mil)(2897.638mil,521.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R10-2(2875mil,543.268mil) on Top Layer And Track (2897.638mil,521.614mil)(2897.638mil,548.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(533.268mil,115mil) on Top Layer And Track (511.614mil,137.638mil)(538.19mil,137.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(533.268mil,115mil) on Top Layer And Track (511.614mil,92.362mil)(511.614mil,137.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-1(533.268mil,115mil) on Top Layer And Track (511.614mil,92.362mil)(538.19mil,92.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2305mil,543.268mil) on Top Layer And Track (2282.362mil,521.614mil)(2282.362mil,548.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2305mil,543.268mil) on Top Layer And Track (2282.362mil,521.614mil)(2327.638mil,521.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-1(2305mil,543.268mil) on Top Layer And Track (2327.638mil,521.614mil)(2327.638mil,548.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2305mil,576.732mil) on Top Layer And Track (2282.362mil,571.81mil)(2282.362mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2305mil,576.732mil) on Top Layer And Track (2282.362mil,598.386mil)(2327.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R11-2(2305mil,576.732mil) on Top Layer And Track (2327.638mil,571.81mil)(2327.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(566.732mil,115mil) on Top Layer And Track (561.812mil,137.638mil)(588.386mil,137.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(566.732mil,115mil) on Top Layer And Track (561.812mil,92.362mil)(588.386mil,92.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R1-2(566.732mil,115mil) on Top Layer And Track (588.386mil,92.362mil)(588.386mil,137.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2305mil,346.732mil) on Top Layer And Track (2282.362mil,341.81mil)(2282.362mil,368.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2305mil,346.732mil) on Top Layer And Track (2282.362mil,368.386mil)(2327.638mil,368.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-1(2305mil,346.732mil) on Top Layer And Track (2327.638mil,341.81mil)(2327.638mil,368.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2305mil,313.268mil) on Top Layer And Track (2282.362mil,291.614mil)(2282.362mil,318.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2305mil,313.268mil) on Top Layer And Track (2282.362mil,291.614mil)(2327.638mil,291.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R12-2(2305mil,313.268mil) on Top Layer And Track (2327.638mil,291.614mil)(2327.638mil,318.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2355mil,543.268mil) on Top Layer And Track (2332.362mil,521.614mil)(2332.362mil,548.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2355mil,543.268mil) on Top Layer And Track (2332.362mil,521.614mil)(2377.638mil,521.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-1(2355mil,543.268mil) on Top Layer And Track (2377.638mil,521.614mil)(2377.638mil,548.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2355mil,576.732mil) on Top Layer And Track (2332.362mil,571.812mil)(2332.362mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2355mil,576.732mil) on Top Layer And Track (2332.362mil,598.386mil)(2377.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R13-2(2355mil,576.732mil) on Top Layer And Track (2377.638mil,571.812mil)(2377.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(2355mil,346.732mil) on Top Layer And Track (2332.362mil,341.81mil)(2332.362mil,368.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(2355mil,346.732mil) on Top Layer And Track (2332.362mil,368.386mil)(2377.638mil,368.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-1(2355mil,346.732mil) on Top Layer And Track (2377.638mil,341.81mil)(2377.638mil,368.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(2355mil,313.268mil) on Top Layer And Track (2332.362mil,291.614mil)(2332.362mil,318.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(2355mil,313.268mil) on Top Layer And Track (2332.362mil,291.614mil)(2377.638mil,291.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R14-2(2355mil,313.268mil) on Top Layer And Track (2377.638mil,291.614mil)(2377.638mil,318.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2255mil,543.268mil) on Top Layer And Track (2232.362mil,521.614mil)(2232.362mil,548.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2255mil,543.268mil) on Top Layer And Track (2232.362mil,521.614mil)(2277.638mil,521.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-1(2255mil,543.268mil) on Top Layer And Track (2277.638mil,521.614mil)(2277.638mil,548.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2255mil,576.732mil) on Top Layer And Track (2232.362mil,571.812mil)(2232.362mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2255mil,576.732mil) on Top Layer And Track (2232.362mil,598.386mil)(2277.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R15-2(2255mil,576.732mil) on Top Layer And Track (2277.638mil,571.812mil)(2277.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2255mil,313.268mil) on Top Layer And Track (2232.362mil,291.614mil)(2232.362mil,318.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2255mil,313.268mil) on Top Layer And Track (2232.362mil,291.614mil)(2277.638mil,291.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(2255mil,313.268mil) on Top Layer And Track (2277.638mil,291.614mil)(2277.638mil,318.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2255mil,346.732mil) on Top Layer And Track (2232.362mil,341.812mil)(2232.362mil,368.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2255mil,346.732mil) on Top Layer And Track (2232.362mil,368.386mil)(2277.638mil,368.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(2255mil,346.732mil) on Top Layer And Track (2277.638mil,341.812mil)(2277.638mil,368.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(2279.962mil,445mil) on Top Layer And Track (2245.316mil,404.252mil)(2245.316mil,485.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(2279.962mil,445mil) on Top Layer And Track (2245.316mil,404.252mil)(2384.686mil,404.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(2279.962mil,445mil) on Top Layer And Track (2245.316mil,485.748mil)(2384.686mil,485.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(2350.04mil,445mil) on Top Layer And Track (2245.316mil,404.252mil)(2384.686mil,404.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(2350.04mil,445mil) on Top Layer And Track (2245.316mil,485.748mil)(2384.686mil,485.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(2350.04mil,445mil) on Top Layer And Track (2384.686mil,404.252mil)(2384.686mil,485.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(3356.732mil,300mil) on Top Layer And Track (3351.812mil,277.362mil)(3378.386mil,277.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(3356.732mil,300mil) on Top Layer And Track (3351.812mil,322.638mil)(3378.386mil,322.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(3356.732mil,300mil) on Top Layer And Track (3378.386mil,277.362mil)(3378.386mil,322.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(3323.268mil,300mil) on Top Layer And Track (3301.614mil,277.362mil)(3301.614mil,322.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(3323.268mil,300mil) on Top Layer And Track (3301.614mil,277.362mil)(3328.19mil,277.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(3323.268mil,300mil) on Top Layer And Track (3301.614mil,322.638mil)(3328.19mil,322.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(3356.732mil,550mil) on Top Layer And Track (3351.812mil,527.362mil)(3378.386mil,527.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(3356.732mil,550mil) on Top Layer And Track (3351.812mil,572.638mil)(3378.386mil,572.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-1(3356.732mil,550mil) on Top Layer And Track (3378.386mil,527.362mil)(3378.386mil,572.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(3323.268mil,550mil) on Top Layer And Track (3301.614mil,527.362mil)(3301.614mil,572.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(3323.268mil,550mil) on Top Layer And Track (3301.614mil,527.362mil)(3328.19mil,527.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R19-2(3323.268mil,550mil) on Top Layer And Track (3301.614mil,572.638mil)(3328.19mil,572.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(1788.268mil,610mil) on Top Layer And Track (1766.614mil,587.362mil)(1766.614mil,632.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(1788.268mil,610mil) on Top Layer And Track (1766.614mil,587.362mil)(1793.188mil,587.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-1(1788.268mil,610mil) on Top Layer And Track (1766.614mil,632.638mil)(1793.188mil,632.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(1821.732mil,610mil) on Top Layer And Track (1816.81mil,587.362mil)(1843.386mil,587.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(1821.732mil,610mil) on Top Layer And Track (1816.81mil,632.638mil)(1843.386mil,632.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R20-2(1821.732mil,610mil) on Top Layer And Track (1843.386mil,587.362mil)(1843.386mil,632.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1440mil,485mil) on Top Layer And Track (1418.346mil,462.362mil)(1418.346mil,507.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1440mil,485mil) on Top Layer And Track (1418.346mil,462.362mil)(1444.922mil,462.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-1(1440mil,485mil) on Top Layer And Track (1418.346mil,507.638mil)(1444.922mil,507.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(1788.268mil,345mil) on Top Layer And Track (1766.614mil,322.362mil)(1766.614mil,367.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(1788.268mil,345mil) on Top Layer And Track (1766.614mil,322.362mil)(1793.19mil,322.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-1(1788.268mil,345mil) on Top Layer And Track (1766.614mil,367.638mil)(1793.19mil,367.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(1821.732mil,345mil) on Top Layer And Track (1816.812mil,322.362mil)(1843.386mil,322.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(1821.732mil,345mil) on Top Layer And Track (1816.812mil,367.638mil)(1843.386mil,367.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R21-2(1821.732mil,345mil) on Top Layer And Track (1843.386mil,322.362mil)(1843.386mil,367.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1473.464mil,485mil) on Top Layer And Track (1468.544mil,462.362mil)(1495.118mil,462.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1473.464mil,485mil) on Top Layer And Track (1468.544mil,507.638mil)(1495.118mil,507.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R2-2(1473.464mil,485mil) on Top Layer And Track (1495.118mil,462.362mil)(1495.118mil,507.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(3323.268mil,350mil) on Top Layer And Track (3301.614mil,327.362mil)(3301.614mil,372.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(3323.268mil,350mil) on Top Layer And Track (3301.614mil,327.362mil)(3328.19mil,327.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-1(3323.268mil,350mil) on Top Layer And Track (3301.614mil,372.638mil)(3328.19mil,372.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(3356.732mil,350mil) on Top Layer And Track (3351.812mil,327.362mil)(3378.386mil,327.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(3356.732mil,350mil) on Top Layer And Track (3351.812mil,372.638mil)(3378.386mil,372.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R22-2(3356.732mil,350mil) on Top Layer And Track (3378.386mil,327.362mil)(3378.386mil,372.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(3323.268mil,600mil) on Top Layer And Track (3301.614mil,577.362mil)(3301.614mil,622.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(3323.268mil,600mil) on Top Layer And Track (3301.614mil,577.362mil)(3328.188mil,577.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-1(3323.268mil,600mil) on Top Layer And Track (3301.614mil,622.638mil)(3328.188mil,622.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(3356.732mil,600mil) on Top Layer And Track (3351.81mil,577.362mil)(3378.386mil,577.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(3356.732mil,600mil) on Top Layer And Track (3351.81mil,622.638mil)(3378.386mil,622.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R23-2(3356.732mil,600mil) on Top Layer And Track (3378.386mil,577.362mil)(3378.386mil,622.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1821.732mil,560mil) on Top Layer And Track (1816.812mil,537.362mil)(1843.386mil,537.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1821.732mil,560mil) on Top Layer And Track (1816.812mil,582.638mil)(1843.386mil,582.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-1(1821.732mil,560mil) on Top Layer And Track (1843.386mil,537.362mil)(1843.386mil,582.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1788.268mil,560mil) on Top Layer And Track (1766.614mil,537.362mil)(1766.614mil,582.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1788.268mil,560mil) on Top Layer And Track (1766.614mil,537.362mil)(1793.19mil,537.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R24-2(1788.268mil,560mil) on Top Layer And Track (1766.614mil,582.638mil)(1793.19mil,582.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(1821.732mil,290mil) on Top Layer And Track (1816.812mil,267.362mil)(1843.386mil,267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(1821.732mil,290mil) on Top Layer And Track (1816.812mil,312.638mil)(1843.386mil,312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-1(1821.732mil,290mil) on Top Layer And Track (1843.386mil,267.362mil)(1843.386mil,312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(1788.268mil,290mil) on Top Layer And Track (1766.614mil,267.362mil)(1766.614mil,312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(1788.268mil,290mil) on Top Layer And Track (1766.614mil,267.362mil)(1793.19mil,267.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R25-2(1788.268mil,290mil) on Top Layer And Track (1766.614mil,312.638mil)(1793.19mil,312.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3323.268mil,400mil) on Top Layer And Track (3301.614mil,377.362mil)(3301.614mil,422.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3323.268mil,400mil) on Top Layer And Track (3301.614mil,377.362mil)(3328.19mil,377.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-1(3323.268mil,400mil) on Top Layer And Track (3301.614mil,422.638mil)(3328.19mil,422.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3356.732mil,400mil) on Top Layer And Track (3351.812mil,377.362mil)(3378.386mil,377.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3356.732mil,400mil) on Top Layer And Track (3351.812mil,422.638mil)(3378.386mil,422.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R26-2(3356.732mil,400mil) on Top Layer And Track (3378.386mil,377.362mil)(3378.386mil,422.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(3323.268mil,650mil) on Top Layer And Track (3301.614mil,627.362mil)(3301.614mil,672.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(3323.268mil,650mil) on Top Layer And Track (3301.614mil,627.362mil)(3328.188mil,627.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-1(3323.268mil,650mil) on Top Layer And Track (3301.614mil,672.638mil)(3328.188mil,672.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(3356.732mil,650mil) on Top Layer And Track (3351.81mil,627.362mil)(3378.386mil,627.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(3356.732mil,650mil) on Top Layer And Track (3351.81mil,672.638mil)(3378.386mil,672.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R27-2(3356.732mil,650mil) on Top Layer And Track (3378.386mil,627.362mil)(3378.386mil,672.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(1821.732mil,510mil) on Top Layer And Track (1816.81mil,487.362mil)(1843.386mil,487.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(1821.732mil,510mil) on Top Layer And Track (1816.81mil,532.638mil)(1843.386mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-1(1821.732mil,510mil) on Top Layer And Track (1843.386mil,487.362mil)(1843.386mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(1788.268mil,510mil) on Top Layer And Track (1766.614mil,487.362mil)(1766.614mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(1788.268mil,510mil) on Top Layer And Track (1766.614mil,487.362mil)(1793.188mil,487.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R28-2(1788.268mil,510mil) on Top Layer And Track (1766.614mil,532.638mil)(1793.188mil,532.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(1821.732mil,235mil) on Top Layer And Track (1816.812mil,212.362mil)(1843.386mil,212.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(1821.732mil,235mil) on Top Layer And Track (1816.812mil,257.638mil)(1843.386mil,257.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-1(1821.732mil,235mil) on Top Layer And Track (1843.386mil,212.362mil)(1843.386mil,257.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(1788.268mil,235mil) on Top Layer And Track (1766.614mil,212.362mil)(1766.614mil,257.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(1788.268mil,235mil) on Top Layer And Track (1766.614mil,212.362mil)(1793.19mil,212.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R29-2(1788.268mil,235mil) on Top Layer And Track (1766.614mil,257.638mil)(1793.19mil,257.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3141.536mil,270mil) on Top Layer And Track (3119.882mil,247.362mil)(3119.882mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3141.536mil,270mil) on Top Layer And Track (3119.882mil,247.362mil)(3146.458mil,247.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-1(3141.536mil,270mil) on Top Layer And Track (3119.882mil,292.638mil)(3146.458mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3175mil,270mil) on Top Layer And Track (3170.08mil,247.362mil)(3196.654mil,247.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3175mil,270mil) on Top Layer And Track (3170.08mil,292.638mil)(3196.654mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R30-2(3175mil,270mil) on Top Layer And Track (3196.654mil,247.362mil)(3196.654mil,292.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(191.536mil,120mil) on Top Layer And Track (169.882mil,142.638mil)(196.456mil,142.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(191.536mil,120mil) on Top Layer And Track (169.882mil,97.362mil)(169.882mil,142.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-1(191.536mil,120mil) on Top Layer And Track (169.882mil,97.362mil)(196.456mil,97.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(3143.268mil,480mil) on Top Layer And Track (3121.614mil,457.362mil)(3121.614mil,502.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(3143.268mil,480mil) on Top Layer And Track (3121.614mil,457.362mil)(3148.188mil,457.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-1(3143.268mil,480mil) on Top Layer And Track (3121.614mil,502.638mil)(3148.188mil,502.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(3176.732mil,480mil) on Top Layer And Track (3171.81mil,457.362mil)(3198.386mil,457.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(3176.732mil,480mil) on Top Layer And Track (3171.81mil,502.638mil)(3198.386mil,502.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R31-2(3176.732mil,480mil) on Top Layer And Track (3198.386mil,457.362mil)(3198.386mil,502.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(225mil,120mil) on Top Layer And Track (220.078mil,142.638mil)(246.654mil,142.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(225mil,120mil) on Top Layer And Track (220.078mil,97.362mil)(246.654mil,97.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R3-2(225mil,120mil) on Top Layer And Track (246.654mil,97.362mil)(246.654mil,142.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(1821.732mil,450mil) on Top Layer And Track (1816.812mil,427.362mil)(1843.386mil,427.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(1821.732mil,450mil) on Top Layer And Track (1816.812mil,472.638mil)(1843.386mil,472.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-1(1821.732mil,450mil) on Top Layer And Track (1843.386mil,427.362mil)(1843.386mil,472.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(1788.268mil,450mil) on Top Layer And Track (1766.614mil,427.362mil)(1766.614mil,472.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(1788.268mil,450mil) on Top Layer And Track (1766.614mil,427.362mil)(1793.19mil,427.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R32-2(1788.268mil,450mil) on Top Layer And Track (1766.614mil,472.638mil)(1793.19mil,472.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(1821.732mil,170mil) on Top Layer And Track (1816.812mil,147.362mil)(1843.386mil,147.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(1821.732mil,170mil) on Top Layer And Track (1816.812mil,192.638mil)(1843.386mil,192.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-1(1821.732mil,170mil) on Top Layer And Track (1843.386mil,147.362mil)(1843.386mil,192.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(1788.268mil,170mil) on Top Layer And Track (1766.614mil,147.362mil)(1766.614mil,192.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(1788.268mil,170mil) on Top Layer And Track (1766.614mil,147.362mil)(1793.19mil,147.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R33-2(1788.268mil,170mil) on Top Layer And Track (1766.614mil,192.638mil)(1793.19mil,192.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-1(371.536mil,685mil) on Top Layer And Track (349.882mil,662.362mil)(349.882mil,707.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-1(371.536mil,685mil) on Top Layer And Track (349.882mil,662.362mil)(376.456mil,662.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-1(371.536mil,685mil) on Top Layer And Track (349.882mil,707.638mil)(376.456mil,707.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-2(405mil,685mil) on Top Layer And Track (400.078mil,662.362mil)(426.654mil,662.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-2(405mil,685mil) on Top Layer And Track (400.078mil,707.638mil)(426.654mil,707.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R37-2(405mil,685mil) on Top Layer And Track (426.654mil,662.362mil)(426.654mil,707.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-1(810mil,598.268mil) on Top Layer And Track (787.362mil,576.614mil)(787.362mil,603.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-1(810mil,598.268mil) on Top Layer And Track (787.362mil,576.614mil)(832.638mil,576.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-1(810mil,598.268mil) on Top Layer And Track (832.638mil,576.614mil)(832.638mil,603.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-2(810mil,631.732mil) on Top Layer And Track (787.362mil,626.81mil)(787.362mil,653.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-2(810mil,631.732mil) on Top Layer And Track (787.362mil,653.386mil)(832.638mil,653.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R38-2(810mil,631.732mil) on Top Layer And Track (832.638mil,626.81mil)(832.638mil,653.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-1(810mil,491.536mil) on Top Layer And Track (787.362mil,469.882mil)(787.362mil,496.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-1(810mil,491.536mil) on Top Layer And Track (787.362mil,469.882mil)(832.638mil,469.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-1(810mil,491.536mil) on Top Layer And Track (832.638mil,469.882mil)(832.638mil,496.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-2(810mil,525mil) on Top Layer And Track (787.362mil,520.078mil)(787.362mil,546.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-2(810mil,525mil) on Top Layer And Track (787.362mil,546.654mil)(832.638mil,546.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R39-2(810mil,525mil) on Top Layer And Track (832.638mil,520.078mil)(832.638mil,546.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(371.536mil,520mil) on Top Layer And Track (349.882mil,497.362mil)(349.882mil,542.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(371.536mil,520mil) on Top Layer And Track (349.882mil,497.362mil)(376.456mil,497.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-1(371.536mil,520mil) on Top Layer And Track (349.882mil,542.638mil)(376.456mil,542.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(405mil,520mil) on Top Layer And Track (400.078mil,497.362mil)(426.654mil,497.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(405mil,520mil) on Top Layer And Track (400.078mil,542.638mil)(426.654mil,542.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R40-2(405mil,520mil) on Top Layer And Track (426.654mil,497.362mil)(426.654mil,542.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(2780mil,461.732mil) on Top Layer And Track (2757.362mil,456.812mil)(2757.362mil,483.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(2780mil,461.732mil) on Top Layer And Track (2757.362mil,483.386mil)(2802.638mil,483.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(2780mil,461.732mil) on Top Layer And Track (2802.638mil,456.812mil)(2802.638mil,483.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-1(405mil,630mil) on Top Layer And Track (400.08mil,607.362mil)(426.654mil,607.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-1(405mil,630mil) on Top Layer And Track (400.08mil,652.638mil)(426.654mil,652.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-1(405mil,630mil) on Top Layer And Track (426.654mil,607.362mil)(426.654mil,652.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-2(371.536mil,630mil) on Top Layer And Track (349.882mil,607.362mil)(349.882mil,652.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-2(371.536mil,630mil) on Top Layer And Track (349.882mil,607.362mil)(376.458mil,607.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R41-2(371.536mil,630mil) on Top Layer And Track (349.882mil,652.638mil)(376.458mil,652.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(2780mil,428.268mil) on Top Layer And Track (2757.362mil,406.614mil)(2757.362mil,433.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(2780mil,428.268mil) on Top Layer And Track (2757.362mil,406.614mil)(2802.638mil,406.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(2780mil,428.268mil) on Top Layer And Track (2802.638mil,406.614mil)(2802.638mil,433.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-1(405mil,575mil) on Top Layer And Track (400.08mil,552.362mil)(426.654mil,552.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-1(405mil,575mil) on Top Layer And Track (400.08mil,597.638mil)(426.654mil,597.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-1(405mil,575mil) on Top Layer And Track (426.654mil,552.362mil)(426.654mil,597.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-2(371.536mil,575mil) on Top Layer And Track (349.882mil,552.362mil)(349.882mil,597.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-2(371.536mil,575mil) on Top Layer And Track (349.882mil,552.362mil)(376.458mil,552.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R42-2(371.536mil,575mil) on Top Layer And Track (349.882mil,597.638mil)(376.458mil,597.638mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(2775mil,341.732mil) on Top Layer And Track (2752.362mil,336.812mil)(2752.362mil,363.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(2775mil,341.732mil) on Top Layer And Track (2752.362mil,363.386mil)(2797.638mil,363.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(2775mil,341.732mil) on Top Layer And Track (2797.638mil,336.812mil)(2797.638mil,363.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(2775mil,308.268mil) on Top Layer And Track (2752.362mil,286.614mil)(2752.362mil,313.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(2775mil,308.268mil) on Top Layer And Track (2752.362mil,286.614mil)(2797.638mil,286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(2775mil,308.268mil) on Top Layer And Track (2797.638mil,286.614mil)(2797.638mil,313.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(2825mil,543.268mil) on Top Layer And Track (2802.362mil,521.614mil)(2802.362mil,548.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(2825mil,543.268mil) on Top Layer And Track (2802.362mil,521.614mil)(2847.638mil,521.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-1(2825mil,543.268mil) on Top Layer And Track (2847.638mil,521.614mil)(2847.638mil,548.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(2825mil,576.732mil) on Top Layer And Track (2802.362mil,571.81mil)(2802.362mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(2825mil,576.732mil) on Top Layer And Track (2802.362mil,598.386mil)(2847.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R6-2(2825mil,576.732mil) on Top Layer And Track (2847.638mil,571.81mil)(2847.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(2825mil,308.268mil) on Top Layer And Track (2802.362mil,286.614mil)(2802.362mil,313.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(2825mil,308.268mil) on Top Layer And Track (2802.362mil,286.614mil)(2847.638mil,286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-1(2825mil,308.268mil) on Top Layer And Track (2847.638mil,286.614mil)(2847.638mil,313.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(2825mil,341.732mil) on Top Layer And Track (2802.362mil,336.812mil)(2802.362mil,363.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(2825mil,341.732mil) on Top Layer And Track (2802.362mil,363.386mil)(2847.638mil,363.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R7-2(2825mil,341.732mil) on Top Layer And Track (2847.638mil,336.812mil)(2847.638mil,363.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2875mil,308.268mil) on Top Layer And Track (2852.362mil,286.614mil)(2852.362mil,313.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2875mil,308.268mil) on Top Layer And Track (2852.362mil,286.614mil)(2897.638mil,286.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-1(2875mil,308.268mil) on Top Layer And Track (2897.638mil,286.614mil)(2897.638mil,313.19mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2875mil,341.732mil) on Top Layer And Track (2852.362mil,336.812mil)(2852.362mil,363.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2875mil,341.732mil) on Top Layer And Track (2852.362mil,363.386mil)(2897.638mil,363.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R8-2(2875mil,341.732mil) on Top Layer And Track (2897.638mil,336.812mil)(2897.638mil,363.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(2775mil,576.732mil) on Top Layer And Track (2752.362mil,571.81mil)(2752.362mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(2775mil,576.732mil) on Top Layer And Track (2752.362mil,598.386mil)(2797.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-1(2775mil,576.732mil) on Top Layer And Track (2797.638mil,571.81mil)(2797.638mil,598.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(2775mil,543.268mil) on Top Layer And Track (2752.362mil,521.614mil)(2752.362mil,548.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(2775mil,543.268mil) on Top Layer And Track (2752.362mil,521.614mil)(2797.638mil,521.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R9-2(2775mil,543.268mil) on Top Layer And Track (2797.638mil,521.614mil)(2797.638mil,548.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.731mil < 10mil) Between Pad TP2-1(170mil,315mil) on Top Layer And Track (157.204mil,347.362mil)(174.922mil,347.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.731mil < 10mil) Between Pad TP4-1(1430mil,370mil) on Top Layer And Track (1427.204mil,402.362mil)(1444.922mil,402.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.731mil < 10mil) Between Pad TP5-1(1485mil,370mil) on Top Layer And Track (1468.544mil,402.362mil)(1486.26mil,402.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.731mil < 10mil) Between Pad TP9-1(2150mil,310mil) on Top Layer And Track (2177.362mil,300.472mil)(2177.362mil,318.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U10-1(3241.368mil,535.6mil) on Top Layer And Track (3200.468mil,512.9mil)(3200.468mil,637.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U10-10(3075.168mil,535.6mil) on Top Layer And Track (3116.068mil,512.9mil)(3116.068mil,637.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U10-2(3241.368mil,555.3mil) on Top Layer And Track (3200.468mil,512.9mil)(3200.468mil,637.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U10-3(3241.368mil,575mil) on Top Layer And Track (3200.468mil,512.9mil)(3200.468mil,637.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U10-4(3241.368mil,594.7mil) on Top Layer And Track (3200.468mil,512.9mil)(3200.468mil,637.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U10-5(3241.368mil,614.4mil) on Top Layer And Track (3200.468mil,512.9mil)(3200.468mil,637.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U10-6(3075.168mil,614.4mil) on Top Layer And Track (3116.068mil,512.9mil)(3116.068mil,637.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U10-7(3075.168mil,594.7mil) on Top Layer And Track (3116.068mil,512.9mil)(3116.068mil,637.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U10-8(3075.168mil,575mil) on Top Layer And Track (3116.068mil,512.9mil)(3116.068mil,637.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U10-9(3075.168mil,555.3mil) on Top Layer And Track (3116.068mil,512.9mil)(3116.068mil,637.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.723mil < 10mil) Between Pad U1-1(586.926mil,199.45mil) on Top Layer And Track (523.99mil,159.048mil)(523.99mil,420.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U11-1(1896.9mil,559.4mil) on Top Layer And Track (1937.8mil,457.9mil)(1937.8mil,582.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U11-10(2063.1mil,559.4mil) on Top Layer And Track (2022.2mil,457.9mil)(2022.2mil,582.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U11-2(1896.9mil,539.7mil) on Top Layer And Track (1937.8mil,457.9mil)(1937.8mil,582.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U11-3(1896.9mil,520mil) on Top Layer And Track (1937.8mil,457.9mil)(1937.8mil,582.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U11-4(1896.9mil,500.3mil) on Top Layer And Track (1937.8mil,457.9mil)(1937.8mil,582.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U11-5(1896.9mil,480.6mil) on Top Layer And Track (1937.8mil,457.9mil)(1937.8mil,582.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U11-6(2063.1mil,480.6mil) on Top Layer And Track (2022.2mil,457.9mil)(2022.2mil,582.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U11-7(2063.1mil,500.3mil) on Top Layer And Track (2022.2mil,457.9mil)(2022.2mil,582.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U11-8(2063.1mil,520mil) on Top Layer And Track (2022.2mil,457.9mil)(2022.2mil,582.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U11-9(2063.1mil,539.7mil) on Top Layer And Track (2022.2mil,457.9mil)(2022.2mil,582.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.723mil < 10mil) Between Pad U1-2(586.926mil,290mil) on Top Layer And Track (523.99mil,159.048mil)(523.99mil,420.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-1(1906.9mil,274.4mil) on Top Layer And Track (1947.8mil,172.9mil)(1947.8mil,297.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-10(2073.1mil,274.4mil) on Top Layer And Track (2032.2mil,172.9mil)(2032.2mil,297.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-2(1906.9mil,254.7mil) on Top Layer And Track (1947.8mil,172.9mil)(1947.8mil,297.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-3(1906.9mil,235mil) on Top Layer And Track (1947.8mil,172.9mil)(1947.8mil,297.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-4(1906.9mil,215.3mil) on Top Layer And Track (1947.8mil,172.9mil)(1947.8mil,297.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-5(1906.9mil,195.6mil) on Top Layer And Track (1947.8mil,172.9mil)(1947.8mil,297.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-6(2073.1mil,195.6mil) on Top Layer And Track (2032.2mil,172.9mil)(2032.2mil,297.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-7(2073.1mil,215.3mil) on Top Layer And Track (2032.2mil,172.9mil)(2032.2mil,297.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-8(2073.1mil,235mil) on Top Layer And Track (2032.2mil,172.9mil)(2032.2mil,297.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U12-9(2073.1mil,254.7mil) on Top Layer And Track (2032.2mil,172.9mil)(2032.2mil,297.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.723mil < 10mil) Between Pad U1-3(586.926mil,380.55mil) on Top Layer And Track (523.99mil,159.048mil)(523.99mil,420.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.434mil < 10mil) Between Pad U1-4(353.072mil,290mil) on Top Layer And Track (297.638mil,227.204mil)(297.638mil,244.922mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.434mil < 10mil) Between Pad U1-4(353.072mil,290mil) on Top Layer And Track (297.638mil,268.544mil)(297.638mil,286.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.434mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.997mil < 10mil) Between Pad U1-4(353.072mil,290mil) on Top Layer And Track (408.132mil,159.048mil)(408.132mil,420.954mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U14-1(516.034mil,630mil) on Top Layer And Track (565.102mil,455.544mil)(565.102mil,654.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U14-2(516.034mil,580mil) on Top Layer And Track (565.102mil,455.544mil)(565.102mil,654.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U14-3(516.034mil,530mil) on Top Layer And Track (565.102mil,455.544mil)(565.102mil,654.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.994mil < 10mil) Between Pad U14-4(516.034mil,480mil) on Top Layer And Track (565.102mil,455.544mil)(565.102mil,654.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.994mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U14-5(733.968mil,480mil) on Top Layer And Track (684.898mil,455.544mil)(684.898mil,654.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.383mil < 10mil) Between Pad U14-5(733.968mil,480mil) on Top Layer And Track (787.362mil,469.882mil)(787.362mil,496.456mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U14-6(733.968mil,530mil) on Top Layer And Track (684.898mil,455.544mil)(684.898mil,654.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.383mil < 10mil) Between Pad U14-6(733.968mil,530mil) on Top Layer And Track (787.362mil,520.078mil)(787.362mil,546.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U14-7(733.968mil,580mil) on Top Layer And Track (684.898mil,455.544mil)(684.898mil,654.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.383mil < 10mil) Between Pad U14-7(733.968mil,580mil) on Top Layer And Track (787.362mil,576.614mil)(787.362mil,603.188mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.617mil < 10mil) Between Pad U14-7(733.968mil,580mil) on Top Layer And Track (787.362mil,576.614mil)(832.638mil,576.614mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U14-8(733.968mil,630mil) on Top Layer And Track (684.898mil,455.544mil)(684.898mil,654.458mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.383mil < 10mil) Between Pad U14-8(733.968mil,630mil) on Top Layer And Track (787.362mil,626.81mil)(787.362mil,653.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.383mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-1(3101.9mil,804.4mil) on Top Layer And Track (3142.8mil,702.9mil)(3142.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-10(3268.1mil,804.4mil) on Top Layer And Track (3227.2mil,702.9mil)(3227.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-2(3101.9mil,784.7mil) on Top Layer And Track (3142.8mil,702.9mil)(3142.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-3(3101.9mil,765mil) on Top Layer And Track (3142.8mil,702.9mil)(3142.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-4(3101.9mil,745.3mil) on Top Layer And Track (3142.8mil,702.9mil)(3142.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-5(3101.9mil,725.6mil) on Top Layer And Track (3142.8mil,702.9mil)(3142.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-6(3268.1mil,725.6mil) on Top Layer And Track (3227.2mil,702.9mil)(3227.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-7(3268.1mil,745.3mil) on Top Layer And Track (3227.2mil,702.9mil)(3227.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-8(3268.1mil,765mil) on Top Layer And Track (3227.2mil,702.9mil)(3227.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U3-9(3268.1mil,784.7mil) on Top Layer And Track (3227.2mil,702.9mil)(3227.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U4-1(2676.9mil,804.4mil) on Top Layer And Track (2717.8mil,702.9mil)(2717.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U4-10(2843.1mil,804.4mil) on Top Layer And Track (2802.2mil,702.9mil)(2802.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U4-2(2676.9mil,784.7mil) on Top Layer And Track (2717.8mil,702.9mil)(2717.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U4-3(2676.9mil,765mil) on Top Layer And Track (2717.8mil,702.9mil)(2717.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U4-4(2676.9mil,745.3mil) on Top Layer And Track (2717.8mil,702.9mil)(2717.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U4-5(2676.9mil,725.6mil) on Top Layer And Track (2717.8mil,702.9mil)(2717.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U4-6(2843.1mil,725.6mil) on Top Layer And Track (2802.2mil,702.9mil)(2802.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U4-7(2843.1mil,745.3mil) on Top Layer And Track (2802.2mil,702.9mil)(2802.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U4-8(2843.1mil,765mil) on Top Layer And Track (2802.2mil,702.9mil)(2802.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U4-9(2843.1mil,784.7mil) on Top Layer And Track (2802.2mil,702.9mil)(2802.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U5-1(2256.9mil,804.4mil) on Top Layer And Track (2297.8mil,702.9mil)(2297.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U5-10(2423.1mil,804.4mil) on Top Layer And Track (2382.2mil,702.9mil)(2382.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U5-2(2256.9mil,784.7mil) on Top Layer And Track (2297.8mil,702.9mil)(2297.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U5-3(2256.9mil,765mil) on Top Layer And Track (2297.8mil,702.9mil)(2297.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U5-4(2256.9mil,745.3mil) on Top Layer And Track (2297.8mil,702.9mil)(2297.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U5-5(2256.9mil,725.6mil) on Top Layer And Track (2297.8mil,702.9mil)(2297.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U5-6(2423.1mil,725.6mil) on Top Layer And Track (2382.2mil,702.9mil)(2382.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U5-7(2423.1mil,745.3mil) on Top Layer And Track (2382.2mil,702.9mil)(2382.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U5-8(2423.1mil,765mil) on Top Layer And Track (2382.2mil,702.9mil)(2382.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U5-9(2423.1mil,784.7mil) on Top Layer And Track (2382.2mil,702.9mil)(2382.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U6-1(1866.9mil,804.4mil) on Top Layer And Track (1907.8mil,702.9mil)(1907.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U6-10(2033.1mil,804.4mil) on Top Layer And Track (1992.2mil,702.9mil)(1992.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U6-2(1866.9mil,784.7mil) on Top Layer And Track (1907.8mil,702.9mil)(1907.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U6-3(1866.9mil,765mil) on Top Layer And Track (1907.8mil,702.9mil)(1907.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U6-4(1866.9mil,745.3mil) on Top Layer And Track (1907.8mil,702.9mil)(1907.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U6-5(1866.9mil,725.6mil) on Top Layer And Track (1907.8mil,702.9mil)(1907.8mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U6-6(2033.1mil,725.6mil) on Top Layer And Track (1992.2mil,702.9mil)(1992.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U6-7(2033.1mil,745.3mil) on Top Layer And Track (1992.2mil,702.9mil)(1992.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U6-8(2033.1mil,765mil) on Top Layer And Track (1992.2mil,702.9mil)(1992.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U6-9(2033.1mil,784.7mil) on Top Layer And Track (1992.2mil,702.9mil)(1992.2mil,827.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-1(2672.63mil,290mil) on Top Layer And Track (2624.898mil,266.724mil)(2624.898mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-10(2457.37mil,490mil) on Top Layer And Track (2505.102mil,266.724mil)(2505.102mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-11(2457.37mil,440mil) on Top Layer And Track (2505.102mil,266.724mil)(2505.102mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-12(2457.37mil,390mil) on Top Layer And Track (2505.102mil,266.724mil)(2505.102mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-13(2457.37mil,340mil) on Top Layer And Track (2505.102mil,266.724mil)(2505.102mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-14(2457.37mil,290mil) on Top Layer And Track (2505.102mil,266.724mil)(2505.102mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-2(2672.63mil,340mil) on Top Layer And Track (2624.898mil,266.724mil)(2624.898mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-3(2672.63mil,390mil) on Top Layer And Track (2624.898mil,266.724mil)(2624.898mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-4(2672.63mil,440mil) on Top Layer And Track (2624.898mil,266.724mil)(2624.898mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-5(2672.63mil,490mil) on Top Layer And Track (2624.898mil,266.724mil)(2624.898mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-6(2672.63mil,540mil) on Top Layer And Track (2624.898mil,266.724mil)(2624.898mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-7(2672.63mil,590mil) on Top Layer And Track (2624.898mil,266.724mil)(2624.898mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-8(2457.37mil,590mil) on Top Layer And Track (2505.102mil,266.724mil)(2505.102mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U8-9(2457.37mil,540mil) on Top Layer And Track (2505.102mil,266.724mil)(2505.102mil,613.276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U9-1(3241.368mil,320.6mil) on Top Layer And Track (3200.468mil,297.9mil)(3200.468mil,422.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U9-10(3075.168mil,320.6mil) on Top Layer And Track (3116.068mil,297.9mil)(3116.068mil,422.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U9-2(3241.368mil,340.3mil) on Top Layer And Track (3200.468mil,297.9mil)(3200.468mil,422.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U9-3(3241.368mil,360mil) on Top Layer And Track (3200.468mil,297.9mil)(3200.468mil,422.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U9-4(3241.368mil,379.7mil) on Top Layer And Track (3200.468mil,297.9mil)(3200.468mil,422.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U9-5(3241.368mil,399.4mil) on Top Layer And Track (3200.468mil,297.9mil)(3200.468mil,422.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U9-6(3075.168mil,399.4mil) on Top Layer And Track (3116.068mil,297.9mil)(3116.068mil,422.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U9-7(3075.168mil,379.7mil) on Top Layer And Track (3116.068mil,297.9mil)(3116.068mil,422.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U9-8(3075.168mil,360mil) on Top Layer And Track (3116.068mil,297.9mil)(3116.068mil,422.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.996mil < 10mil) Between Pad U9-9(3075.168mil,340.3mil) on Top Layer And Track (3116.068mil,297.9mil)(3116.068mil,422.1mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-1(1093.386mil,267.008mil) on Top Layer And Track (1073.702mil,292.598mil)(1073.702mil,304.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad Y1-1(1093.386mil,267.008mil) on Top Layer And Track (1120.946mil,249.29mil)(1152.442mil,249.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad Y1-2(1180mil,267.008mil) on Top Layer And Track (1120.946mil,249.29mil)(1152.442mil,249.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-2(1180mil,267.008mil) on Top Layer And Track (1199.686mil,292.598mil)(1199.686mil,304.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.936mil < 10mil) Between Pad Y1-3(1180mil,330mil) on Top Layer And Track (1120.946mil,347.716mil)(1152.442mil,347.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-3(1180mil,330mil) on Top Layer And Track (1199.686mil,292.598mil)(1199.686mil,304.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad Y1-4(1093.386mil,330mil) on Top Layer And Track (1073.702mil,292.598mil)(1073.702mil,304.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad Y1-4(1093.386mil,330mil) on Top Layer And Track (1120.946mil,347.716mil)(1152.442mil,347.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
Rule Violations :734

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (2323.976mil,375mil)(2334.839mil,385.862mil) on Top Layer 
Rule Violations :1

Processing Rule : Matched Lengths(Tolerance=10mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1000mil) (InDifferentialPairClass('90OM'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=10mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1000mil) (InDifferentialPair ('USB'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 911
Waived Violations : 0
Time Elapsed        : 00:00:02