<stg><name>fftStageKernelS2S<64, 2, 1, 0, 0, 2, complex<ap_fixed<27, 13, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<16, 3, 5, 3, 0> >, complex<ap_fixed<27, 12, 5, 3, 0> >, complex<ap_fixed<27, 13, 5, 3, 0> > ></name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="6" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln149 = br void %.split

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.split:0 %f_032 = phi i4 0, void, i4 %f, void

]]></Node>
<StgValue><ssdm name="f_032"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:1 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln149"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:3 %f = add i4 %f_032, i4 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln151 = br void

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %k1 = phi i32 0, void %.split, i32 %k, void

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2 %specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln136"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:3 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %fftOutData_local2, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln153 = br i1 %tmp, void, void

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %k_7 = add i32 %k1, i32 4294967295

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln155 = br void

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:0 %fftOutData_local2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local2

]]></Node>
<StgValue><ssdm name="fftOutData_local2_read"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="27" op_0_bw="128">
<![CDATA[
:1 %X_of_ns_M_real_V_0 = trunc i128 %fftOutData_local2_read

]]></Node>
<StgValue><ssdm name="X_of_ns_M_real_V_0"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="27" op_0_bw="27" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %X_of_ns_M_imag_V_0 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local2_read, i32 32, i32 58

]]></Node>
<StgValue><ssdm name="X_of_ns_M_imag_V_0"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="27" op_0_bw="27" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %X_of_ns_M_real_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local2_read, i32 64, i32 90

]]></Node>
<StgValue><ssdm name="X_of_ns_M_real_V_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="27" op_0_bw="27" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %X_of_ns_M_imag_V_1 = partselect i27 @_ssdm_op_PartSelect.i27.i128.i32.i32, i128 %fftOutData_local2_read, i32 96, i32 122

]]></Node>
<StgValue><ssdm name="X_of_ns_M_imag_V_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:5 %add_ln712 = add i27 %X_of_ns_M_real_V_1, i27 %X_of_ns_M_real_V_0

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:6 %add_ln712_17 = add i27 %X_of_ns_M_imag_V_1, i27 %X_of_ns_M_imag_V_0

]]></Node>
<StgValue><ssdm name="add_ln712_17"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="26" op_0_bw="26" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %complexExpMulOut_M_real_V_0 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712, i32 1, i32 26

]]></Node>
<StgValue><ssdm name="complexExpMulOut_M_real_V_0"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="26" op_0_bw="26" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %bflyOutData_M_imag_V_0 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_17, i32 1, i32 26

]]></Node>
<StgValue><ssdm name="bflyOutData_M_imag_V_0"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="40" op_0_bw="40" op_1_bw="27" op_2_bw="13">
<![CDATA[
:10 %shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i27.i13, i27 %X_of_ns_M_real_V_1, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:11 %r_V = sub i40 0, i40 %shl_ln

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="27" op_0_bw="27" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %real1_V_20 = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %r_V, i32 13, i32 39

]]></Node>
<StgValue><ssdm name="real1_V_20"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="40" op_0_bw="40" op_1_bw="27" op_2_bw="13">
<![CDATA[
:13 %shl_ln1171_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i27.i13, i27 %X_of_ns_M_imag_V_1, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln1171_5"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:14 %r_V_23 = sub i40 0, i40 %shl_ln1171_5

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="27" op_0_bw="27" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %imag2_V_25 = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %r_V_23, i32 13, i32 39

]]></Node>
<StgValue><ssdm name="imag2_V_25"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:16 %add_ln712_18 = add i27 %real1_V_20, i27 %X_of_ns_M_real_V_0

]]></Node>
<StgValue><ssdm name="add_ln712_18"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:17 %add_ln712_19 = add i27 %imag2_V_25, i27 %X_of_ns_M_imag_V_0

]]></Node>
<StgValue><ssdm name="add_ln712_19"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="26" op_0_bw="26" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18 %r_V_24 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_18, i32 1, i32 26

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="26" op_0_bw="26" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
:19 %r_V_1 = partselect i26 @_ssdm_op_PartSelect.i26.i27.i32.i32, i27 %add_ln712_19, i32 1, i32 26

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="32">
<![CDATA[
:20 %trunc_ln177 = trunc i32 %k1

]]></Node>
<StgValue><ssdm name="trunc_ln177"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
:21 %index_V = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln177, i4 0

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:22 %index_cos_V = add i6 %index_V, i6 48

]]></Node>
<StgValue><ssdm name="index_cos_V"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23 %output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k1, i32 1

]]></Node>
<StgValue><ssdm name="output_negate_control_imag"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:24 %icmp_ln1049 = icmp_eq  i2 %trunc_ln177, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln1049"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:25 %icmp_ln1049_13 = icmp_eq  i2 %trunc_ln177, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1049_13"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26 %output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_13

]]></Node>
<StgValue><ssdm name="output_saturation_control_imag"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:27 %select_ln122 = select i1 %output_saturation_control_imag, i15 24576, i15 0

]]></Node>
<StgValue><ssdm name="select_ln122"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:28 %select_ln122_1 = select i1 %output_saturation_control_imag, i15 8192, i15 0

]]></Node>
<StgValue><ssdm name="select_ln122_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:29 %p_Val2_s = select i1 %output_negate_control_imag, i15 %select_ln122_1, i15 %select_ln122

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:30 %output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 5

]]></Node>
<StgValue><ssdm name="output_negate_control_real_V"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:31 %icmp_ln1049_14 = icmp_eq  i6 %index_cos_V, i6 16

]]></Node>
<StgValue><ssdm name="icmp_ln1049_14"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:32 %icmp_ln1049_15 = icmp_eq  i2 %trunc_ln177, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln1049_15"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:33 %output_saturation_control_real_V = or i1 %icmp_ln1049_14, i1 %icmp_ln1049_15

]]></Node>
<StgValue><ssdm name="output_saturation_control_real_V"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:34 %select_ln755 = select i1 %output_saturation_control_real_V, i15 24576, i15 0

]]></Node>
<StgValue><ssdm name="select_ln755"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:35 %select_ln138 = select i1 %output_saturation_control_real_V, i15 8192, i15 0

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:36 %p_Val2_25 = select i1 %output_negate_control_real_V, i15 %select_ln138, i15 %select_ln755

]]></Node>
<StgValue><ssdm name="p_Val2_25"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="40" op_0_bw="26">
<![CDATA[
:37 %sext_ln1171 = sext i26 %r_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="40" op_0_bw="15">
<![CDATA[
:38 %sext_ln1171_13 = sext i15 %p_Val2_25

]]></Node>
<StgValue><ssdm name="sext_ln1171_13"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:39 %mul_ln1168 = mul i40 %sext_ln1171, i40 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="40" op_0_bw="26">
<![CDATA[
:41 %sext_ln1171_14 = sext i26 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1171_14"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="40" op_0_bw="15">
<![CDATA[
:42 %sext_ln1171_15 = sext i15 %p_Val2_s

]]></Node>
<StgValue><ssdm name="sext_ln1171_15"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:43 %mul_ln1168_13 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1168_13"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:46 %mul_ln1168_14 = mul i40 %sext_ln1171, i40 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1168_14"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:48 %mul_ln1168_15 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1168_15"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:56 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %k_1 = phi i32 %k1, void, i32 %k_7, void

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %k = add i32 %k_1, i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_49 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %k, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln151 = icmp_slt  i31 %tmp_49, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln151 = br i1 %icmp_ln151, void, void

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:39 %mul_ln1168 = mul i40 %sext_ln1171, i40 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:43 %mul_ln1168_13 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1168_13"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:46 %mul_ln1168_14 = mul i40 %sext_ln1171, i40 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1168_14"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:48 %mul_ln1168_15 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1168_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:39 %mul_ln1168 = mul i40 %sext_ln1171, i40 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:43 %mul_ln1168_13 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1168_13"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:46 %mul_ln1168_14 = mul i40 %sext_ln1171, i40 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1168_14"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:48 %mul_ln1168_15 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1168_15"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="27" op_0_bw="26">
<![CDATA[
:8 %sext_ln717 = sext i26 %complexExpMulOut_M_real_V_0

]]></Node>
<StgValue><ssdm name="sext_ln717"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:39 %mul_ln1168 = mul i40 %sext_ln1171, i40 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1168"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="27" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:40 %real1_V = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %mul_ln1168, i32 13, i32 39

]]></Node>
<StgValue><ssdm name="real1_V"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:43 %mul_ln1168_13 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1168_13"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="27" op_0_bw="27" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:44 %real2_V = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %mul_ln1168_13, i32 13, i32 39

]]></Node>
<StgValue><ssdm name="real2_V"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:45 %real_out_V = sub i27 %real1_V, i27 %real2_V

]]></Node>
<StgValue><ssdm name="real_out_V"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:46 %mul_ln1168_14 = mul i40 %sext_ln1171, i40 %sext_ln1171_15

]]></Node>
<StgValue><ssdm name="mul_ln1168_14"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="27" op_0_bw="27" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:47 %imag1_V = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %mul_ln1168_14, i32 13, i32 39

]]></Node>
<StgValue><ssdm name="imag1_V"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
:48 %mul_ln1168_15 = mul i40 %sext_ln1171_14, i40 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1168_15"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="27" op_0_bw="27" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49 %imag2_V = partselect i27 @_ssdm_op_PartSelect.i27.i40.i32.i32, i40 %mul_ln1168_15, i32 13, i32 39

]]></Node>
<StgValue><ssdm name="imag2_V"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:50 %imag_out_V = add i27 %imag2_V, i27 %imag1_V

]]></Node>
<StgValue><ssdm name="imag_out_V"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="27" op_0_bw="26">
<![CDATA[
:51 %sext_ln174 = sext i26 %bflyOutData_M_imag_V_0

]]></Node>
<StgValue><ssdm name="sext_ln174"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="27">
<![CDATA[
:52 %zext_ln174 = zext i27 %sext_ln174

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="123" op_0_bw="123" op_1_bw="27" op_2_bw="5" op_3_bw="27" op_4_bw="32" op_5_bw="5" op_6_bw="27">
<![CDATA[
:53 %tmp_6 = bitconcatenate i123 @_ssdm_op_BitConcatenate.i123.i27.i5.i27.i32.i5.i27, i27 %imag_out_V, i5 0, i27 %real_out_V, i32 %zext_ln174, i5 0, i27 %sext_ln717

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="128" op_0_bw="123">
<![CDATA[
:54 %zext_ln174_5 = zext i123 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln174_5"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:55 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local, i128 %zext_ln174_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln149 = icmp_eq  i4 %f_032, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln149 = br i1 %icmp_ln149, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0">
<![CDATA[
:0 %ret_ln189 = ret

]]></Node>
<StgValue><ssdm name="ret_ln189"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
