<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Hello-FPGA</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>cxp_host_cxp_bursting_axi2ava_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>master</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="master"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>master_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.FREQ_HZ">125000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.HAS_PROT">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.SUPPORTS_NARROW_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.NUM_READ_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.NUM_WRITE_OUTSTANDING">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.CLK_DOMAIN">cxp_host_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.MASTER.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.MASTER.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">master</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">resetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">125000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">cxp_host_clk_wiz_0_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axi_to_control</spirit:name>
      <spirit:displayName>axi_to_control</spirit:displayName>
      <spirit:description>axi_to_control</spirit:description>
      <spirit:busType spirit:vendor="visn.intranet" spirit:library="user" spirit:name="hello_fpga_cxp_control" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="visn.intranet" spirit:library="user" spirit:name="hello_fpga_cxp_control_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>control_writedata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slave_writedata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>control_waitrequest</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slave_waitrequest</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>control_write</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slave_write</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>control_readdatavalid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slave_readdatavalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>control_address</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slave_address</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>control_byteenable</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slave_byteenable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>control_read</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slave_read</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>control_readdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slave_readdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>control_burstcount</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slave_burstcount</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>master</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>state</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ERRORCODESIZE&apos;)) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ERRORCODESIZE&apos;)) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>master_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slave_waitrequest</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slave_readdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATASIZE&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slave_readdatavalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slave_address</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ADDRSIZE&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slave_read</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slave_write</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slave_byteenable</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BYTESIZE&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slave_writedata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATASIZE&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slave_burstcount</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.BURSTSIZE&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_BURST_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Burst Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_BURST_WIDTH">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ADDRSIZE</spirit:name>
        <spirit:displayName>Addrsize</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.ADDRSIZE" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;))">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATASIZE</spirit:name>
        <spirit:displayName>Datasize</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.DATASIZE" spirit:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;))">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BYTESIZE</spirit:name>
        <spirit:displayName>Bytesize</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.BYTESIZE" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8)">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>BURSTSIZE</spirit:name>
        <spirit:displayName>Burstsize</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.BURSTSIZE">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ERRORCODESIZE</spirit:name>
        <spirit:displayName>Errorcodesize</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ERRORCODESIZE">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="string">
        <spirit:name>DEVICE</spirit:name>
        <spirit:displayName>Device</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE">KINTEX7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:description>cxp_bursting_axi2control_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_BURST_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Burst Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_BURST_WIDTH">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ADDRSIZE</spirit:name>
      <spirit:displayName>Addrsize</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ADDRSIZE">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATASIZE</spirit:name>
      <spirit:displayName>Datasize</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATASIZE">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BYTESIZE</spirit:name>
      <spirit:displayName>Bytesize</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BYTESIZE">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>BURSTSIZE</spirit:name>
      <spirit:displayName>Burstsize</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.BURSTSIZE">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ERRORCODESIZE</spirit:name>
      <spirit:displayName>Errorcodesize</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ERRORCODESIZE">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DEVICE</spirit:name>
      <spirit:displayName>Device</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE">KINTEX7</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">cxp_host_cxp_bursting_axi2ava_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>cxp_bursting_axi2control_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="visn.intranet:user:hello_fpga_cxp_bursting_axi2avalon:1.0_ARCHIVE_LOCATION">d:/others_prj/CXP1.1/fw/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70bb9f1c_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c3365d_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4c1218_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b51a1df_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66958f8e_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9d9bb1_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23045453_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9e6054_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce909ed_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e7c516_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4ee69e_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e41c147_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ab46334_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6db51bbd_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582a24bc_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b028e8_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@311ea309_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed9796c_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9d13c7_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458a6f77_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b547c61_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7a4eda_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33de70f8_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@344fa6dc_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e792dde_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1997be90_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37202119_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d94ad0a_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e6d26c2_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0a7c4c_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6ba47_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b0359_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3663b585_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4482b05d_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb873df_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ba84018_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4699cbbd_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8347ba_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539ec3ef_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f6772a_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1f801d_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0f001a_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@626b90b_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a08295_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9b390a_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2047187c_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cc13a_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@767630b4_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73bed455_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7fe651_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739568e5_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14d58763_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17edce72_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7004559a_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64454e64_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38582d56_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f67337_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7240ddf2_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609ae220_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7533903b_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cc0bb5_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adc6b0e_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7567b45_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@104b1954_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_ZYNQ/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ce92e1_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54207e26_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c360097_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f050c6d_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc4ab95_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0679d4_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f1826c_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62741aec_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8b3525_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c31eb6d_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76bce840_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e8d56e_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b15f647_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c5bb5fe_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615061c5_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5725d5_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14586df1_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60c0f050_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78508b80_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b447347_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7603c4cf_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1b9664_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b107b4_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa567df_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@194c077b_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565b0015_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7becb21d_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4babaf06_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afc8571_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe6cbd7_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379d9069_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492d6900_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a01b89_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6ca2e9_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583ca0b4_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321d55ec_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d65e060_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb0cae3_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f568636_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5760e411_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5005367a_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763bd0af_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39e7295_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d9bd77_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1239e1_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9feecd_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aae37d8_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10190da6_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e032bba_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f9049e_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d38862c_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21564f18_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6caafd1e_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2cb1c1_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542f6c74_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dddd4e2_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492569f4_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4a7a83_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69cdc6b1_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb7f596_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7372f5f8_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d546f1b_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b38756c_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a2d103_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1c6de7_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e89809a_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7978df_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49528251_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa643b1_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e79413_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ced5b29_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1140c247_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ef90e8c_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65b79c15_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@217d92e7_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c2f96c_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7951ccb6_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c277f9_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594aa42b_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e3cf6f5_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d3fd12_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@363985f2_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ceb3c0_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f75a4c3_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b56b133_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c1f652_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cbf9fac_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74a572db_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab9fdf4_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686fbac1_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4021bdb5_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3618daa7_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40243cf2_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5e5c93_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c83a02b_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f819ad2_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27096e3a_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f965a1_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c427aa9_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cae5458_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15bbe199_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453fa975_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bf9174_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9d5d78_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d6bb76_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ceeff57_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/Demo/Z19/IPs/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b3ed61_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b44f6dc_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ca3602e_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70729428_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cfc4119_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b08a6a_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79fd7952_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5998b44_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1534b150_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fba493_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd65a19_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7817ed4c_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4268a89c_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4157a3dc_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c16f5e_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@702a1ade_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ca49b3b_ARCHIVE_LOCATION">d:/others_prj/CXP_Embeded/CXP_HOST/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
        <xilinx:tag xilinx:name="Hello-FPGA:CXP:cxp_bursting_axi2control:1.0_ARCHIVE_LOCATION">/home/yxshi/Git/Hello_FPGA/cxp_host/IP/hello_fpga_cxp_axi4_to_avalon</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.MAX_BURST_LENGTH" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.NUM_READ_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.NUM_WRITE_OUTSTANDING" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.SUPPORTS_NARROW_BURST" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.MASTER.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.ADDRSIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.BURSTSIZE" xilinx:valueSource="user"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_S_AXI_BURST_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2017.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6ad8be84"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="d5ea5ffd"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="141fdd72"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="41ffa3d4"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="7d10f349"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="de0e95b6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
