(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "top_0")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "top_0")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/C  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/C  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/C  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/C  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[1\]/A  COREUART_1/make_RX/receive_count_RNO\[1\]/Y  COREUART_1/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/C  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/C  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[3\]/A  COREUART_1/make_RX/receive_count_RNO\[3\]/Y  COREUART_1/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/C  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/C  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/C  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/C  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[3\]/A  COREUART_0/make_RX/receive_count_RNO\[3\]/Y  COREUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[0\]/CLK  COREUART_1/make_RX/rx_state\[0\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/A  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/C  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/C  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[0\]/CLK  COREUART_0/make_RX/rx_state\[0\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/A  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/C  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/C  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI54B41\[4\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI54B41\[4\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI9RJB1\[5\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI9RJB1\[5\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0GND2\[4\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0GND2\[4\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI339T2\[5\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI339T2\[5\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI7DHE\[4\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI7DHE\[4\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI553V\[4\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI553V\[4\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/A  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_31/A  LED_blink_0/un3_CLK_5Hz_1_I_31/Y  LED_blink_0/un3_CLK_5Hz_1_I_32/A  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/samples_RNINO5E1\[0\]/A  COREUART_1/make_RX/samples_RNINO5E1\[0\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/A  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/samples_RNIIN5V1\[0\]/A  COREUART_0/make_RX/samples_RNIIN5V1\[0\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/A  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[2\]/CLK  LED_blink_0/CLK_5Hz\[2\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/C  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/A  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_31/A  LED_blink_0/un3_CLK_5Hz_1_I_31/Y  LED_blink_0/un3_CLK_5Hz_1_I_32/A  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI7DHE\[4\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI7DHE\[4\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI553V\[4\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI553V\[4\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[0\]/CLK  LED_blink_0/CLK_5Hz\[0\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/A  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/A  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_31/A  LED_blink_0/un3_CLK_5Hz_1_I_31/Y  LED_blink_0/un3_CLK_5Hz_1_I_32/A  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[0\]/CLK  LED_blink_0/CLK_5Hz\[0\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/A  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/A  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_39/A  LED_blink_0/un3_CLK_5Hz_1_I_39/Y  LED_blink_0/un3_CLK_5Hz_1_I_40/A  LED_blink_0/un3_CLK_5Hz_1_I_40/Y  LED_blink_0/CLK_5Hz_RNO\[14\]/C  LED_blink_0/CLK_5Hz_RNO\[14\]/Y  LED_blink_0/CLK_5Hz\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI7DHE\[4\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI7DHE\[4\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI553V\[4\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI553V\[4\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_18/A  LED_blink_0/un3_CLK_5Hz_1_I_18/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/B  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_31/A  LED_blink_0/un3_CLK_5Hz_1_I_31/Y  LED_blink_0/un3_CLK_5Hz_1_I_32/A  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[4\]/CLK  LED_blink_0/CLK_5Hz\[4\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_18/B  LED_blink_0/un3_CLK_5Hz_1_I_18/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/B  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_31/A  LED_blink_0/un3_CLK_5Hz_1_I_31/Y  LED_blink_0/un3_CLK_5Hz_1_I_32/A  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_51/A  LED_blink_0/un3_CLK_5Hz_1_I_51/Y  LED_blink_0/un3_CLK_5Hz_1_I_52/A  LED_blink_0/un3_CLK_5Hz_1_I_52/Y  LED_blink_0/un3_CLK_5Hz_1_I_53/A  LED_blink_0/un3_CLK_5Hz_1_I_53/Y  LED_blink_0/CLK_5Hz_RNO\[18\]/C  LED_blink_0/CLK_5Hz_RNO\[18\]/Y  LED_blink_0/CLK_5Hz\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI1VBU\[12\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI1VBU\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2F0U1\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2F0U1\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUH201\[12\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUH201\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITN021\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITN021\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[5\]/CLK  LED_blink_0/CLK_5Hz\[5\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_18/C  LED_blink_0/un3_CLK_5Hz_1_I_18/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/B  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_31/A  LED_blink_0/un3_CLK_5Hz_1_I_31/Y  LED_blink_0/un3_CLK_5Hz_1_I_32/A  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_18/A  LED_blink_0/un3_CLK_5Hz_1_I_18/Y  LED_blink_0/un3_CLK_5Hz_1_I_51/B  LED_blink_0/un3_CLK_5Hz_1_I_51/Y  LED_blink_0/un3_CLK_5Hz_1_I_52/A  LED_blink_0/un3_CLK_5Hz_1_I_52/Y  LED_blink_0/un3_CLK_5Hz_1_I_53/A  LED_blink_0/un3_CLK_5Hz_1_I_53/Y  LED_blink_0/CLK_5Hz_RNO\[18\]/C  LED_blink_0/CLK_5Hz_RNO\[18\]/Y  LED_blink_0/CLK_5Hz\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_18/A  LED_blink_0/un3_CLK_5Hz_1_I_18/Y  LED_blink_0/un3_CLK_5Hz_1_I_51/B  LED_blink_0/un3_CLK_5Hz_1_I_51/Y  LED_blink_0/un3_CLK_5Hz_1_I_64/A  LED_blink_0/un3_CLK_5Hz_1_I_64/Y  LED_blink_0/un3_CLK_5Hz_1_I_65/A  LED_blink_0/un3_CLK_5Hz_1_I_65/Y  LED_blink_0/CLK_5Hz_RNO\[22\]/C  LED_blink_0/CLK_5Hz_RNO\[22\]/Y  LED_blink_0/CLK_5Hz\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/A  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_34/B  LED_blink_0/un3_CLK_5Hz_1_I_34/Y  LED_blink_0/un3_CLK_5Hz_1_I_35/A  LED_blink_0/un3_CLK_5Hz_1_I_35/Y  LED_blink_0/CLK_5Hz\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/B  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/A  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_55/B  LED_blink_0/un3_CLK_5Hz_1_I_55/Y  LED_blink_0/un3_CLK_5Hz_1_I_56/A  LED_blink_0/un3_CLK_5Hz_1_I_56/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/C  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[9\]/CLK  LED_blink_0/CLK_5Hz\[9\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/A  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/A  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_55/B  LED_blink_0/un3_CLK_5Hz_1_I_55/Y  LED_blink_0/un3_CLK_5Hz_1_I_56/A  LED_blink_0/un3_CLK_5Hz_1_I_56/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/C  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/A  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_36/A  LED_blink_0/un3_CLK_5Hz_1_I_36/Y  LED_blink_0/un3_CLK_5Hz_1_I_37/A  LED_blink_0/un3_CLK_5Hz_1_I_37/Y  LED_blink_0/CLK_5Hz\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/A  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_42/A  LED_blink_0/un3_CLK_5Hz_1_I_42/Y  LED_blink_0/un3_CLK_5Hz_1_I_43/A  LED_blink_0/un3_CLK_5Hz_1_I_43/Y  LED_blink_0/CLK_5Hz\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/A  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_45/A  LED_blink_0/un3_CLK_5Hz_1_I_45/Y  LED_blink_0/un3_CLK_5Hz_1_I_46/A  LED_blink_0/un3_CLK_5Hz_1_I_46/Y  LED_blink_0/CLK_5Hz\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/A  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_48/A  LED_blink_0/un3_CLK_5Hz_1_I_48/Y  LED_blink_0/un3_CLK_5Hz_1_I_49/A  LED_blink_0/un3_CLK_5Hz_1_I_49/Y  LED_blink_0/CLK_5Hz\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[8\]/CLK  LED_blink_0/CLK_5Hz\[8\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_29/C  LED_blink_0/un3_CLK_5Hz_1_I_29/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/C  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_31/A  LED_blink_0/un3_CLK_5Hz_1_I_31/Y  LED_blink_0/un3_CLK_5Hz_1_I_32/A  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/C  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_bit_cnt\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_bit_cnt\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_bit_cnt\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/B  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_bit_cnt\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_bit_cnt\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_bit_cnt\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_bit_cnt\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/B  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_bit_cnt\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_51/A  LED_blink_0/un3_CLK_5Hz_1_I_51/Y  LED_blink_0/un3_CLK_5Hz_1_I_58/A  LED_blink_0/un3_CLK_5Hz_1_I_58/Y  LED_blink_0/un3_CLK_5Hz_1_I_59/A  LED_blink_0/un3_CLK_5Hz_1_I_59/Y  LED_blink_0/CLK_5Hz\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_51/A  LED_blink_0/un3_CLK_5Hz_1_I_51/Y  LED_blink_0/un3_CLK_5Hz_1_I_61/A  LED_blink_0/un3_CLK_5Hz_1_I_61/Y  LED_blink_0/un3_CLK_5Hz_1_I_62/A  LED_blink_0/un3_CLK_5Hz_1_I_62/Y  LED_blink_0/CLK_5Hz\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[7\]/CLK  LED_blink_0/CLK_5Hz\[7\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_29/B  LED_blink_0/un3_CLK_5Hz_1_I_29/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/C  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_31/A  LED_blink_0/un3_CLK_5Hz_1_I_31/Y  LED_blink_0/un3_CLK_5Hz_1_I_32/A  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI1VBU\[12\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI1VBU\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2F0U1\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2F0U1\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUH201\[12\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUH201\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITN021\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITN021\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[11\]/CLK  LED_blink_0/CLK_5Hz\[11\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/C  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/A  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_55/B  LED_blink_0/un3_CLK_5Hz_1_I_55/Y  LED_blink_0/un3_CLK_5Hz_1_I_56/A  LED_blink_0/un3_CLK_5Hz_1_I_56/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/C  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_29/A  LED_blink_0/un3_CLK_5Hz_1_I_29/Y  LED_blink_0/un3_CLK_5Hz_1_I_30/C  LED_blink_0/un3_CLK_5Hz_1_I_30/Y  LED_blink_0/un3_CLK_5Hz_1_I_31/A  LED_blink_0/un3_CLK_5Hz_1_I_31/Y  LED_blink_0/un3_CLK_5Hz_1_I_32/A  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[1\]/CLK  COREUART_1/make_RX/receive_count\[1\]/Q  COREUART_1/make_RX/receive_count_RNINLJ2\[1\]/A  COREUART_1/make_RX/receive_count_RNINLJ2\[1\]/Y  COREUART_1/make_RX/rx_state_RNI7HCC\[0\]/B  COREUART_1/make_RX/rx_state_RNI7HCC\[0\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/B  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[1\]/CLK  COREUART_0/make_RX/receive_count\[1\]/Q  COREUART_0/make_RX/receive_count_RNIL3QN\[1\]/A  COREUART_0/make_RX/receive_count_RNIL3QN\[1\]/Y  COREUART_0/make_RX/rx_state_RNI15S22\[0\]/B  COREUART_0/make_RX/rx_state_RNI15S22\[0\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/B  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_24/A  LED_blink_0/un3_CLK_5Hz_1_I_24/Y  LED_blink_0/un3_CLK_5Hz_1_I_25/B  LED_blink_0/un3_CLK_5Hz_1_I_25/Y  LED_blink_0/un3_CLK_5Hz_1_I_26/A  LED_blink_0/un3_CLK_5Hz_1_I_26/Y  LED_blink_0/CLK_5Hz_RNO\[9\]/C  LED_blink_0/CLK_5Hz_RNO\[9\]/Y  LED_blink_0/CLK_5Hz\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/B  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_44/A  LED_blink_0/un3_CLK_5Hz_1_I_44/Y  LED_blink_0/un3_CLK_5Hz_1_I_52/B  LED_blink_0/un3_CLK_5Hz_1_I_52/Y  LED_blink_0/un3_CLK_5Hz_1_I_53/A  LED_blink_0/un3_CLK_5Hz_1_I_53/Y  LED_blink_0/CLK_5Hz_RNO\[18\]/C  LED_blink_0/CLK_5Hz_RNO\[18\]/Y  LED_blink_0/CLK_5Hz\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI54B41\[4\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI54B41\[4\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI9RJB1\[5\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI9RJB1\[5\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0GND2\[4\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0GND2\[4\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI339T2\[5\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI339T2\[5\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[1\]/CLK  COREUART_1/make_RX/receive_count\[1\]/Q  COREUART_1/make_RX/receive_count_RNINLJ2\[1\]/A  COREUART_1/make_RX/receive_count_RNINLJ2\[1\]/Y  COREUART_1/make_RX/samples_RNI7M7I\[0\]/A  COREUART_1/make_RX/samples_RNI7M7I\[0\]/Y  COREUART_1/make_RX/samples_RNISTFU1\[0\]/B  COREUART_1/make_RX/samples_RNISTFU1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_1\[0\]/B  COREUART_1/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/B  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[1\]/CLK  COREUART_0/make_RX/receive_count\[1\]/Q  COREUART_0/make_RX/receive_count_RNIL3QN\[1\]/A  COREUART_0/make_RX/receive_count_RNIL3QN\[1\]/Y  COREUART_0/make_RX/samples_RNI2V8U1\[0\]/A  COREUART_0/make_RX/samples_RNI2V8U1\[0\]/Y  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/B  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_1\[0\]/B  COREUART_0/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/B  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[8\]/CLK  LED_blink_0/CLK_5Hz\[8\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_29/C  LED_blink_0/un3_CLK_5Hz_1_I_29/Y  LED_blink_0/un3_CLK_5Hz_1_I_51/C  LED_blink_0/un3_CLK_5Hz_1_I_51/Y  LED_blink_0/un3_CLK_5Hz_1_I_52/A  LED_blink_0/un3_CLK_5Hz_1_I_52/Y  LED_blink_0/un3_CLK_5Hz_1_I_53/A  LED_blink_0/un3_CLK_5Hz_1_I_53/Y  LED_blink_0/CLK_5Hz_RNO\[18\]/C  LED_blink_0/CLK_5Hz_RNO\[18\]/Y  LED_blink_0/CLK_5Hz\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/B  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/Y  COREUART_1/make_TX/tx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/B  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/Y  COREUART_0/make_TX/tx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/B  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/Y  COREUART_1/make_TX/tx_byte\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/B  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/Y  COREUART_1/make_TX/tx_byte\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/B  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/Y  COREUART_1/make_TX/tx_byte\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/B  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/Y  COREUART_1/make_TX/tx_byte\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/B  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/Y  COREUART_1/make_TX/tx_byte\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/B  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/Y  COREUART_1/make_TX/tx_byte\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/B  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/Y  COREUART_1/make_TX/tx_byte\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/B  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/Y  COREUART_0/make_TX/tx_byte\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/B  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/Y  COREUART_0/make_TX/tx_byte\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/B  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/Y  COREUART_0/make_TX/tx_byte\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/B  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/Y  COREUART_0/make_TX/tx_byte\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/B  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/Y  COREUART_0/make_TX/tx_byte\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/B  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/Y  COREUART_0/make_TX/tx_byte\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/B  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/Y  COREUART_0/make_TX/tx_byte\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[1\]/CLK  COREUART_1/make_RX/receive_count\[1\]/Q  COREUART_1/make_RX/receive_count_RNINLJ2\[1\]/A  COREUART_1/make_RX/receive_count_RNINLJ2\[1\]/Y  COREUART_1/make_RX/samples_RNI8N7I\[1\]/A  COREUART_1/make_RX/samples_RNI8N7I\[1\]/Y  COREUART_1/make_RX/samples_RNISTFU1\[0\]/A  COREUART_1/make_RX/samples_RNISTFU1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_1\[0\]/B  COREUART_1/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/B  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[1\]/CLK  COREUART_0/make_RX/receive_count\[1\]/Q  COREUART_0/make_RX/receive_count_RNIL3QN\[1\]/A  COREUART_0/make_RX/receive_count_RNIL3QN\[1\]/Y  COREUART_0/make_RX/samples_RNI309U1\[1\]/A  COREUART_0/make_RX/samples_RNI309U1\[1\]/Y  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/A  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_1\[0\]/B  COREUART_0/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/B  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[13\]/CLK  LED_blink_0/CLK_5Hz\[13\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_41/B  LED_blink_0/un3_CLK_5Hz_1_I_41/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/B  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_55/B  LED_blink_0/un3_CLK_5Hz_1_I_55/Y  LED_blink_0/un3_CLK_5Hz_1_I_56/A  LED_blink_0/un3_CLK_5Hz_1_I_56/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/C  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[2\]/CLK  COREUART_1/make_RX/receive_count\[2\]/Q  COREUART_1/make_RX/receive_count_RNIRPJ2_0\[2\]/A  COREUART_1/make_RX/receive_count_RNIRPJ2_0\[2\]/Y  COREUART_1/make_RX/samples_RNI7M7I\[0\]/B  COREUART_1/make_RX/samples_RNI7M7I\[0\]/Y  COREUART_1/make_RX/samples_RNISTFU1\[0\]/B  COREUART_1/make_RX/samples_RNISTFU1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_1\[0\]/B  COREUART_1/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/B  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[2\]/CLK  COREUART_0/make_RX/receive_count\[2\]/Q  COREUART_0/make_RX/receive_count_RNIP7QN_0\[2\]/A  COREUART_0/make_RX/receive_count_RNIP7QN_0\[2\]/Y  COREUART_0/make_RX/samples_RNI2V8U1\[0\]/B  COREUART_0/make_RX/samples_RNI2V8U1\[0\]/Y  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/B  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_1\[0\]/B  COREUART_0/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/B  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[12\]/CLK  LED_blink_0/CLK_5Hz\[12\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_41/A  LED_blink_0/un3_CLK_5Hz_1_I_41/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/B  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_55/B  LED_blink_0/un3_CLK_5Hz_1_I_55/Y  LED_blink_0/un3_CLK_5Hz_1_I_56/A  LED_blink_0/un3_CLK_5Hz_1_I_56/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/C  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[2\]/CLK  COREUART_1/make_RX/receive_count\[2\]/Q  COREUART_1/make_RX/receive_count_RNIRPJ2_0\[2\]/A  COREUART_1/make_RX/receive_count_RNIRPJ2_0\[2\]/Y  COREUART_1/make_RX/samples_RNI8N7I\[1\]/B  COREUART_1/make_RX/samples_RNI8N7I\[1\]/Y  COREUART_1/make_RX/samples_RNISTFU1\[0\]/A  COREUART_1/make_RX/samples_RNISTFU1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_1\[0\]/B  COREUART_1/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/B  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[2\]/CLK  COREUART_0/make_RX/receive_count\[2\]/Q  COREUART_0/make_RX/receive_count_RNIP7QN_0\[2\]/A  COREUART_0/make_RX/receive_count_RNIP7QN_0\[2\]/Y  COREUART_0/make_RX/samples_RNI309U1\[1\]/B  COREUART_0/make_RX/samples_RNI309U1\[1\]/Y  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/A  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_1\[0\]/B  COREUART_0/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/B  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI1VBU\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI1VBU\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2F0U1\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2F0U1\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUH201\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUH201\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITN021\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITN021\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[0\]/CLK  COREUART_1/make_RX/receive_count\[0\]/Q  COREUART_1/make_RX/receive_count_RNINLJ2\[1\]/B  COREUART_1/make_RX/receive_count_RNINLJ2\[1\]/Y  COREUART_1/make_RX/rx_state_RNI7HCC\[0\]/B  COREUART_1/make_RX/rx_state_RNI7HCC\[0\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/B  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[0\]/CLK  COREUART_0/make_RX/receive_count\[0\]/Q  COREUART_0/make_RX/receive_count_RNIL3QN\[1\]/B  COREUART_0/make_RX/receive_count_RNIL3QN\[1\]/Y  COREUART_0/make_RX/rx_state_RNI15S22\[0\]/B  COREUART_0/make_RX/rx_state_RNI15S22\[0\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/B  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/C  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/A  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/C  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/CLK_5Hz_RNO\[14\]/A  LED_blink_0/CLK_5Hz_RNO\[14\]/Y  LED_blink_0/CLK_5Hz\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/C  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/CLK_5Hz_RNO\[22\]/A  LED_blink_0/CLK_5Hz_RNO\[22\]/Y  LED_blink_0/CLK_5Hz\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/C  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/CLK_5Hz_RNO\[8\]/A  LED_blink_0/CLK_5Hz_RNO\[8\]/Y  LED_blink_0/CLK_5Hz\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/C  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/CLK_5Hz_RNO\[9\]/A  LED_blink_0/CLK_5Hz_RNO\[9\]/Y  LED_blink_0/CLK_5Hz\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/C  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/CLK_5Hz_RNO\[18\]/A  LED_blink_0/CLK_5Hz_RNO\[18\]/Y  LED_blink_0/CLK_5Hz\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/C  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/A  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/C  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/CLK_5Hz_RNO\[6\]/A  LED_blink_0/CLK_5Hz_RNO\[6\]/Y  LED_blink_0/CLK_5Hz\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_18/A  LED_blink_0/un3_CLK_5Hz_1_I_18/Y  LED_blink_0/un3_CLK_5Hz_1_I_24/B  LED_blink_0/un3_CLK_5Hz_1_I_24/Y  LED_blink_0/un3_CLK_5Hz_1_I_25/B  LED_blink_0/un3_CLK_5Hz_1_I_25/Y  LED_blink_0/un3_CLK_5Hz_1_I_26/A  LED_blink_0/un3_CLK_5Hz_1_I_26/Y  LED_blink_0/CLK_5Hz_RNO\[9\]/C  LED_blink_0/CLK_5Hz_RNO\[9\]/Y  LED_blink_0/CLK_5Hz\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/C  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/CLK_5Hz_RNO\[0\]/A  LED_blink_0/CLK_5Hz_RNO\[0\]/Y  LED_blink_0/CLK_5Hz\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/A  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/Y  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/C  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/LED_1_RNO/A  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/A  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/Y  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/C  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/B  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/A  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/Y  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/C  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/CLK_5Hz_RNO\[14\]/B  LED_blink_0/CLK_5Hz_RNO\[14\]/Y  LED_blink_0/CLK_5Hz\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/A  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/Y  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/C  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/CLK_5Hz_RNO\[22\]/B  LED_blink_0/CLK_5Hz_RNO\[22\]/Y  LED_blink_0/CLK_5Hz\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/A  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/Y  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/C  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/CLK_5Hz_RNO\[8\]/B  LED_blink_0/CLK_5Hz_RNO\[8\]/Y  LED_blink_0/CLK_5Hz\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/A  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/Y  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/C  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/CLK_5Hz_RNO\[9\]/B  LED_blink_0/CLK_5Hz_RNO\[9\]/Y  LED_blink_0/CLK_5Hz\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/A  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/Y  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/C  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/CLK_5Hz_RNO\[18\]/B  LED_blink_0/CLK_5Hz_RNO\[18\]/Y  LED_blink_0/CLK_5Hz\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/A  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/Y  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/C  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/B  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/B  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/Y  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/C  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/LED_1_RNO/A  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[2\]/CLK  COREUART_1/make_RX/receive_count\[2\]/Q  COREUART_1/make_RX/receive_count_RNIRPJ2_0\[2\]/A  COREUART_1/make_RX/receive_count_RNIRPJ2_0\[2\]/Y  COREUART_1/make_RX/rx_state_RNI7HCC\[0\]/A  COREUART_1/make_RX/rx_state_RNI7HCC\[0\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/B  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[2\]/CLK  COREUART_0/make_RX/receive_count\[2\]/Q  COREUART_0/make_RX/receive_count_RNIP7QN_0\[2\]/A  COREUART_0/make_RX/receive_count_RNIP7QN_0\[2\]/Y  COREUART_0/make_RX/rx_state_RNI15S22\[0\]/A  COREUART_0/make_RX/rx_state_RNI15S22\[0\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/B  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/B  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/A  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_58/B  LED_blink_0/un3_CLK_5Hz_1_I_58/Y  LED_blink_0/un3_CLK_5Hz_1_I_59/A  LED_blink_0/un3_CLK_5Hz_1_I_59/Y  LED_blink_0/CLK_5Hz\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/B  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/A  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_61/B  LED_blink_0/un3_CLK_5Hz_1_I_61/Y  LED_blink_0/un3_CLK_5Hz_1_I_62/A  LED_blink_0/un3_CLK_5Hz_1_I_62/Y  LED_blink_0/CLK_5Hz\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/B  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/A  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_69/B  LED_blink_0/un3_CLK_5Hz_1_I_69/Y  LED_blink_0/un3_CLK_5Hz_1_I_70/A  LED_blink_0/un3_CLK_5Hz_1_I_70/Y  LED_blink_0/CLK_5Hz\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/B  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/Y  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/C  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/CLK_5Hz_RNO\[0\]/B  LED_blink_0/CLK_5Hz_RNO\[0\]/Y  LED_blink_0/CLK_5Hz\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/CLK_5Hz_RNINTG1\[10\]/B  LED_blink_0/CLK_5Hz_RNINTG1\[10\]/Y  LED_blink_0/CLK_5Hz_RNIJ133\[16\]/A  LED_blink_0/CLK_5Hz_RNIJ133\[16\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/B  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/B  LED_blink_0/CLK_5Hz_RNIP2MB\[6\]/Y  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/C  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/CLK_5Hz_RNO\[6\]/B  LED_blink_0/CLK_5Hz_RNO\[6\]/Y  LED_blink_0/CLK_5Hz\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[13\]/CLK  LED_blink_0/CLK_5Hz\[13\]/Q  LED_blink_0/CLK_5Hz_RNINTG1\[10\]/A  LED_blink_0/CLK_5Hz_RNINTG1\[10\]/Y  LED_blink_0/CLK_5Hz_RNIJ133\[16\]/A  LED_blink_0/CLK_5Hz_RNIJ133\[16\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/B  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/A  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/Y  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/B  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/A  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/A  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/Y  COREUART_0/make_RX/rx_state_RNI88821\[0\]/B  COREUART_0/make_RX/rx_state_RNI88821\[0\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/A  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/A  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/Y  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/B  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/A  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/A  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/Y  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/B  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/A  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/A  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/Y  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/B  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/A  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/A  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/Y  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/B  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/A  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/A  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/Y  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/B  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/A  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/A  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/Y  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/B  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/A  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/A  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/Y  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/B  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/A  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/A  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/Y  COREUART_0/make_RX/rx_state_RNI88821\[0\]/B  COREUART_0/make_RX/rx_state_RNI88821\[0\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/A  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/A  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/Y  COREUART_0/make_RX/rx_state_RNI88821\[0\]/B  COREUART_0/make_RX/rx_state_RNI88821\[0\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/A  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/A  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/Y  COREUART_0/make_RX/rx_state_RNI88821\[0\]/B  COREUART_0/make_RX/rx_state_RNI88821\[0\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/A  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/A  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/Y  COREUART_0/make_RX/rx_state_RNI88821\[0\]/B  COREUART_0/make_RX/rx_state_RNI88821\[0\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/A  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/A  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/Y  COREUART_0/make_RX/rx_state_RNI88821\[0\]/B  COREUART_0/make_RX/rx_state_RNI88821\[0\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/A  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/A  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/Y  COREUART_0/make_RX/rx_state_RNI88821\[0\]/B  COREUART_0/make_RX/rx_state_RNI88821\[0\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/A  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/A  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/Y  COREUART_0/make_RX/rx_state_RNI88821\[0\]/B  COREUART_0/make_RX/rx_state_RNI88821\[0\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/A  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[14\]/CLK  LED_blink_0/CLK_5Hz\[14\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_41/C  LED_blink_0/un3_CLK_5Hz_1_I_41/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/B  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_55/B  LED_blink_0/un3_CLK_5Hz_1_I_55/Y  LED_blink_0/un3_CLK_5Hz_1_I_56/A  LED_blink_0/un3_CLK_5Hz_1_I_56/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/C  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNO_0\[0\]/B  COREUART_1/make_TX/xmit_state_RNO_0\[0\]/Y  COREUART_1/make_TX/xmit_state_RNO\[0\]/C  COREUART_1/make_TX/xmit_state_RNO\[0\]/Y  COREUART_1/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNO_0\[0\]/B  COREUART_0/make_TX/xmit_state_RNO_0\[0\]/Y  COREUART_0/make_TX/xmit_state_RNO\[0\]/C  COREUART_0/make_TX/xmit_state_RNO\[0\]/Y  COREUART_0/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157\[0\]/Y  COREUART_1/make_RX/rx_state_RNI7HCC\[0\]/C  COREUART_1/make_RX/rx_state_RNI7HCC\[0\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/B  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J\[0\]/Y  COREUART_0/make_RX/rx_state_RNI15S22\[0\]/C  COREUART_0/make_RX/rx_state_RNI15S22\[0\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/B  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[3\]/CLK  COREUART_1/make_RX/receive_count\[3\]/Q  COREUART_1/make_RX/receive_count_RNIRPJ2_0\[2\]/B  COREUART_1/make_RX/receive_count_RNIRPJ2_0\[2\]/Y  COREUART_1/make_RX/samples_RNI7M7I\[0\]/B  COREUART_1/make_RX/samples_RNI7M7I\[0\]/Y  COREUART_1/make_RX/samples_RNISTFU1\[0\]/B  COREUART_1/make_RX/samples_RNISTFU1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_1\[0\]/B  COREUART_1/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/B  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[3\]/CLK  COREUART_0/make_RX/receive_count\[3\]/Q  COREUART_0/make_RX/receive_count_RNIP7QN_0\[2\]/B  COREUART_0/make_RX/receive_count_RNIP7QN_0\[2\]/Y  COREUART_0/make_RX/samples_RNI2V8U1\[0\]/B  COREUART_0/make_RX/samples_RNI2V8U1\[0\]/Y  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/B  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_1\[0\]/B  COREUART_0/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/B  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[19\]/CLK  LED_blink_0/CLK_5Hz\[19\]/Q  LED_blink_0/CLK_5Hz_RNI29H1\[19\]/A  LED_blink_0/CLK_5Hz_RNI29H1\[19\]/Y  LED_blink_0/CLK_5Hz_RNI0H7D\[5\]/A  LED_blink_0/CLK_5Hz_RNI0H7D\[5\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/A  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[16\]/CLK  LED_blink_0/CLK_5Hz\[16\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_50/B  LED_blink_0/un3_CLK_5Hz_1_I_50/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/C  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_55/B  LED_blink_0/un3_CLK_5Hz_1_I_55/Y  LED_blink_0/un3_CLK_5Hz_1_I_56/A  LED_blink_0/un3_CLK_5Hz_1_I_56/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/C  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[3\]/CLK  COREUART_1/make_RX/receive_count\[3\]/Q  COREUART_1/make_RX/receive_count_RNIRPJ2_1\[2\]/A  COREUART_1/make_RX/receive_count_RNIRPJ2_1\[2\]/Y  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/B  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/C  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[3\]/CLK  COREUART_0/make_RX/receive_count\[3\]/Q  COREUART_0/make_RX/receive_count_RNIP7QN_1\[2\]/A  COREUART_0/make_RX/receive_count_RNIP7QN_1\[2\]/Y  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/B  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/C  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[3\]/CLK  COREUART_0/make_RX/receive_count\[3\]/Q  COREUART_0/make_RX/receive_count_RNIP7QN_1\[2\]/A  COREUART_0/make_RX/receive_count_RNIP7QN_1\[2\]/Y  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/B  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/C  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[1\]/A  COREUART_0/make_RX/receive_count_RNO\[1\]/Y  COREUART_0/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[1\]/CLK  COREUART_1/make_RX/receive_count\[1\]/Q  COREUART_1/make_RX/receive_count_RNINLJ2_0\[1\]/B  COREUART_1/make_RX/receive_count_RNINLJ2_0\[1\]/Y  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/A  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/C  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[1\]/CLK  COREUART_0/make_RX/receive_count\[1\]/Q  COREUART_0/make_RX/receive_count_RNIL3QN_0\[1\]/B  COREUART_0/make_RX/receive_count_RNIL3QN_0\[1\]/Y  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/A  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/C  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[15\]/CLK  LED_blink_0/CLK_5Hz\[15\]/Q  LED_blink_0/CLK_5Hz_RNI29H1\[19\]/B  LED_blink_0/CLK_5Hz_RNI29H1\[19\]/Y  LED_blink_0/CLK_5Hz_RNI0H7D\[5\]/A  LED_blink_0/CLK_5Hz_RNI0H7D\[5\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/A  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[15\]/CLK  LED_blink_0/CLK_5Hz\[15\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_50/A  LED_blink_0/un3_CLK_5Hz_1_I_50/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/C  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_55/B  LED_blink_0/un3_CLK_5Hz_1_I_55/Y  LED_blink_0/un3_CLK_5Hz_1_I_56/A  LED_blink_0/un3_CLK_5Hz_1_I_56/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/C  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[13\]/CLK  LED_blink_0/CLK_5Hz\[13\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_41/B  LED_blink_0/un3_CLK_5Hz_1_I_41/Y  LED_blink_0/un3_CLK_5Hz_1_I_44/B  LED_blink_0/un3_CLK_5Hz_1_I_44/Y  LED_blink_0/un3_CLK_5Hz_1_I_52/B  LED_blink_0/un3_CLK_5Hz_1_I_52/Y  LED_blink_0/un3_CLK_5Hz_1_I_53/A  LED_blink_0/un3_CLK_5Hz_1_I_53/Y  LED_blink_0/CLK_5Hz_RNO\[18\]/C  LED_blink_0/CLK_5Hz_RNO\[18\]/Y  LED_blink_0/CLK_5Hz\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[0\]/CLK  COREUART_1/make_RX/receive_count\[0\]/Q  COREUART_1/make_RX/receive_count_RNINLJ2_0\[1\]/A  COREUART_1/make_RX/receive_count_RNINLJ2_0\[1\]/Y  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/A  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/C  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[0\]/CLK  COREUART_0/make_RX/receive_count\[0\]/Q  COREUART_0/make_RX/receive_count_RNIL3QN_0\[1\]/A  COREUART_0/make_RX/receive_count_RNIL3QN_0\[1\]/Y  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/A  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/C  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[0\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNIBH2P\[1\]/B  COREUART_1/make_TX/xmit_bit_sel_RNIBH2P\[1\]/Y  COREUART_1/make_TX/xmit_bit_sel_RNIIRJ51\[2\]/A  COREUART_1/make_TX/xmit_bit_sel_RNIIRJ51\[2\]/Y  COREUART_1/make_TX/xmit_bit_sel_RNIQ65I1\[3\]/A  COREUART_1/make_TX/xmit_bit_sel_RNIQ65I1\[3\]/Y  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/B  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_1/make_TX/xmit_state_RNO\[3\]/B  COREUART_1/make_TX/xmit_state_RNO\[3\]/Y  COREUART_1/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[0\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNI91PN\[1\]/B  COREUART_0/make_TX/xmit_bit_sel_RNI91PN\[1\]/Y  COREUART_0/make_TX/xmit_bit_sel_RNIFJL31\[2\]/A  COREUART_0/make_TX/xmit_bit_sel_RNIFJL31\[2\]/Y  COREUART_0/make_TX/xmit_bit_sel_RNIM6IF1\[3\]/A  COREUART_0/make_TX/xmit_bit_sel_RNIM6IF1\[3\]/Y  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/B  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_0/make_TX/xmit_state_RNO\[3\]/B  COREUART_0/make_TX/xmit_state_RNO\[3\]/Y  COREUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[0\]/CLK  COREUART_1/make_RX/rx_state\[0\]/Q  COREUART_1/make_RX/rx_state_RNIL157\[0\]/A  COREUART_1/make_RX/rx_state_RNIL157\[0\]/Y  COREUART_1/make_RX/rx_state_RNI7HCC\[0\]/C  COREUART_1/make_RX/rx_state_RNI7HCC\[0\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/B  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[0\]/CLK  COREUART_0/make_RX/rx_state\[0\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J\[0\]/A  COREUART_0/make_RX/rx_state_RNIJP7J\[0\]/Y  COREUART_0/make_RX/rx_state_RNI15S22\[0\]/C  COREUART_0/make_RX/rx_state_RNI15S22\[0\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/B  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[22\]/CLK  LED_blink_0/CLK_5Hz\[22\]/Q  LED_blink_0/CLK_5Hz_RNIU5I1\[17\]/A  LED_blink_0/CLK_5Hz_RNIU5I1\[17\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/B  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2F0U1\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2F0U1\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITN021\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITN021\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNIRI821\[1\]/B  COREUART_1/make_TX/xmit_state_RNIRI821\[1\]/Y  COREUART_1/make_TX/xmit_state_RNI95OQ1\[6\]/A  COREUART_1/make_TX/xmit_state_RNI95OQ1\[6\]/Y  COREUART_1/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNIOSQQ\[1\]/B  COREUART_0/make_TX/xmit_state_RNIOSQQ\[1\]/Y  COREUART_0/make_TX/xmit_state_RNI43RS\[6\]/A  COREUART_0/make_TX/xmit_state_RNI43RS\[6\]/Y  COREUART_0/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNIRI821\[1\]/B  COREUART_1/make_TX/xmit_state_RNIRI821\[1\]/Y  COREUART_1/make_TX/xmit_state_RNI95OQ1\[6\]/A  COREUART_1/make_TX/xmit_state_RNI95OQ1\[6\]/Y  COREUART_1/make_TX/fifo_read_en0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNIOSQQ\[1\]/B  COREUART_0/make_TX/xmit_state_RNIOSQQ\[1\]/Y  COREUART_0/make_TX/xmit_state_RNI43RS\[6\]/A  COREUART_0/make_TX/xmit_state_RNI43RS\[6\]/Y  COREUART_0/make_TX/fifo_read_en0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI54B41\[4\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI54B41\[4\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0GND2\[4\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0GND2\[4\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/B  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_44/A  LED_blink_0/un3_CLK_5Hz_1_I_44/Y  LED_blink_0/un3_CLK_5Hz_1_I_48/B  LED_blink_0/un3_CLK_5Hz_1_I_48/Y  LED_blink_0/un3_CLK_5Hz_1_I_49/A  LED_blink_0/un3_CLK_5Hz_1_I_49/Y  LED_blink_0/CLK_5Hz\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/B  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_44/A  LED_blink_0/un3_CLK_5Hz_1_I_44/Y  LED_blink_0/un3_CLK_5Hz_1_I_45/B  LED_blink_0/un3_CLK_5Hz_1_I_45/Y  LED_blink_0/un3_CLK_5Hz_1_I_46/A  LED_blink_0/un3_CLK_5Hz_1_I_46/Y  LED_blink_0/CLK_5Hz\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[2\]/CLK  COREUART_1/make_RX/receive_count\[2\]/Q  COREUART_1/make_RX/receive_count_RNIRPJ2_1\[2\]/B  COREUART_1/make_RX/receive_count_RNIRPJ2_1\[2\]/Y  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/B  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/C  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[2\]/CLK  COREUART_0/make_RX/receive_count\[2\]/Q  COREUART_0/make_RX/receive_count_RNIP7QN_1\[2\]/B  COREUART_0/make_RX/receive_count_RNIP7QN_1\[2\]/Y  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/B  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/C  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[20\]/CLK  LED_blink_0/CLK_5Hz\[20\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/A  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[17\]/CLK  LED_blink_0/CLK_5Hz\[17\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_50/C  LED_blink_0/un3_CLK_5Hz_1_I_50/Y  LED_blink_0/un3_CLK_5Hz_1_I_54/C  LED_blink_0/un3_CLK_5Hz_1_I_54/Y  LED_blink_0/un3_CLK_5Hz_1_I_55/B  LED_blink_0/un3_CLK_5Hz_1_I_55/Y  LED_blink_0/un3_CLK_5Hz_1_I_56/A  LED_blink_0/un3_CLK_5Hz_1_I_56/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/C  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_24/A  LED_blink_0/un3_CLK_5Hz_1_I_24/Y  LED_blink_0/un3_CLK_5Hz_1_I_27/A  LED_blink_0/un3_CLK_5Hz_1_I_27/Y  LED_blink_0/un3_CLK_5Hz_1_I_28/A  LED_blink_0/un3_CLK_5Hz_1_I_28/Y  LED_blink_0/CLK_5Hz\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[11\]/CLK  LED_blink_0/CLK_5Hz\[11\]/Q  LED_blink_0/CLK_5Hz_RNIPVG1\[11\]/B  LED_blink_0/CLK_5Hz_RNIPVG1\[11\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/A  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[17\]/CLK  LED_blink_0/CLK_5Hz\[17\]/Q  LED_blink_0/CLK_5Hz_RNIU5I1\[17\]/B  LED_blink_0/CLK_5Hz_RNIU5I1\[17\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/B  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[2\]/CLK  COREUART_1/make_RX/receive_count\[2\]/Q  COREUART_1/make_RX/receive_count_RNIRPJ2\[2\]/B  COREUART_1/make_RX/receive_count_RNIRPJ2\[2\]/Y  COREUART_1/make_RX/receive_count_RNIIF75\[1\]/C  COREUART_1/make_RX/receive_count_RNIIF75\[1\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/A  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[2\]/CLK  COREUART_0/make_RX/receive_count\[2\]/Q  COREUART_0/make_RX/receive_count_RNIP7QN\[2\]/B  COREUART_0/make_RX/receive_count_RNIP7QN\[2\]/Y  COREUART_0/make_RX/receive_count_RNIEBKF1\[1\]/C  COREUART_0/make_RX/receive_count_RNIEBKF1\[1\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/A  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/AFULL  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/A  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/Y  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/A  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/Y  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/C  COREUART_1/make_RX/receive_count_RNI7HCC\[1\]/Y  COREUART_1/make_RX/last_bit_RNO\[0\]/B  COREUART_1/make_RX/last_bit_RNO\[0\]/Y  COREUART_1/make_RX/last_bit\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/C  COREUART_0/make_RX/receive_count_RNI15S22\[1\]/Y  COREUART_0/make_RX/last_bit_RNO\[0\]/B  COREUART_0/make_RX/last_bit_RNO\[0\]/Y  COREUART_0/make_RX/last_bit\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2F0U1\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2F0U1\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIMR5O3\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITN021\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITN021\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[23\]/CLK  LED_blink_0/CLK_5Hz\[23\]/Q  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/B  LED_blink_0/CLK_5Hz_RNIL2E7\[23\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/C  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[14\]/CLK  LED_blink_0/CLK_5Hz\[14\]/Q  LED_blink_0/CLK_5Hz_RNIPVG1\[11\]/A  LED_blink_0/CLK_5Hz_RNIPVG1\[11\]/Y  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/A  LED_blink_0/CLK_5Hz_RNIC8HA\[11\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/C  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[1\]/CLK  COREUART_1/make_RX/receive_count\[1\]/Q  COREUART_1/make_RX/receive_count_RNINLJ2\[1\]/A  COREUART_1/make_RX/receive_count_RNINLJ2\[1\]/Y  COREUART_1/make_RX/samples_RNI7M7I\[0\]/A  COREUART_1/make_RX/samples_RNI7M7I\[0\]/Y  COREUART_1/make_RX/samples_RNISTFU1\[0\]/B  COREUART_1/make_RX/samples_RNISTFU1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[1\]/B  COREUART_1/make_RX/rx_state_RNO\[1\]/Y  COREUART_1/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[1\]/CLK  COREUART_0/make_RX/receive_count\[1\]/Q  COREUART_0/make_RX/receive_count_RNIL3QN\[1\]/A  COREUART_0/make_RX/receive_count_RNIL3QN\[1\]/Y  COREUART_0/make_RX/samples_RNI2V8U1\[0\]/A  COREUART_0/make_RX/samples_RNI2V8U1\[0\]/Y  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/B  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[1\]/B  COREUART_0/make_RX/rx_state_RNO\[1\]/Y  COREUART_0/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[3\]/CLK  COREUART_1/make_RX/receive_count\[3\]/Q  COREUART_1/make_RX/receive_count_RNIRPJ2\[2\]/A  COREUART_1/make_RX/receive_count_RNIRPJ2\[2\]/Y  COREUART_1/make_RX/receive_count_RNIIF75\[1\]/C  COREUART_1/make_RX/receive_count_RNIIF75\[1\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/A  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[3\]/CLK  COREUART_0/make_RX/receive_count\[3\]/Q  COREUART_0/make_RX/receive_count_RNIP7QN\[2\]/A  COREUART_0/make_RX/receive_count_RNIP7QN\[2\]/Y  COREUART_0/make_RX/receive_count_RNIEBKF1\[1\]/C  COREUART_0/make_RX/receive_count_RNIEBKF1\[1\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/A  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_22/A  LED_blink_0/un3_CLK_5Hz_1_I_22/Y  LED_blink_0/un3_CLK_5Hz_1_I_23/A  LED_blink_0/un3_CLK_5Hz_1_I_23/Y  LED_blink_0/CLK_5Hz_RNO\[8\]/C  LED_blink_0/CLK_5Hz_RNO\[8\]/Y  LED_blink_0/CLK_5Hz\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_16/A  LED_blink_0/un3_CLK_5Hz_1_I_16/Y  LED_blink_0/un3_CLK_5Hz_1_I_17/A  LED_blink_0/un3_CLK_5Hz_1_I_17/Y  LED_blink_0/CLK_5Hz_RNO\[6\]/C  LED_blink_0/CLK_5Hz_RNO\[6\]/Y  LED_blink_0/CLK_5Hz\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[0\]/Q  COREUART_1/make_RX/last_bit_RNIUD4M\[0\]/B  COREUART_1/make_RX/last_bit_RNIUD4M\[0\]/Y  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/B  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/B  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[0\]/Q  COREUART_0/make_RX/last_bit_RNIS3UG\[0\]/B  COREUART_0/make_RX/last_bit_RNIS3UG\[0\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/B  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/B  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[19\]/CLK  LED_blink_0/CLK_5Hz\[19\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_60/B  LED_blink_0/un3_CLK_5Hz_1_I_60/Y  LED_blink_0/un3_CLK_5Hz_1_I_63/A  LED_blink_0/un3_CLK_5Hz_1_I_63/Y  LED_blink_0/un3_CLK_5Hz_1_I_64/C  LED_blink_0/un3_CLK_5Hz_1_I_64/Y  LED_blink_0/un3_CLK_5Hz_1_I_65/A  LED_blink_0/un3_CLK_5Hz_1_I_65/Y  LED_blink_0/CLK_5Hz_RNO\[22\]/C  LED_blink_0/CLK_5Hz_RNO\[22\]/Y  LED_blink_0/CLK_5Hz\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_bit_sel_RNO\[0\]/B  COREUART_1/make_TX/xmit_bit_sel_RNO\[0\]/Y  COREUART_1/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_bit_sel_RNO\[0\]/B  COREUART_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  COREUART_0/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[1\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[1\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNIBH2P\[1\]/A  COREUART_1/make_TX/xmit_bit_sel_RNIBH2P\[1\]/Y  COREUART_1/make_TX/xmit_bit_sel_RNIIRJ51\[2\]/A  COREUART_1/make_TX/xmit_bit_sel_RNIIRJ51\[2\]/Y  COREUART_1/make_TX/xmit_bit_sel_RNIQ65I1\[3\]/A  COREUART_1/make_TX/xmit_bit_sel_RNIQ65I1\[3\]/Y  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/B  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_1/make_TX/xmit_state_RNO\[3\]/B  COREUART_1/make_TX/xmit_state_RNO\[3\]/Y  COREUART_1/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[1\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[1\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNI91PN\[1\]/A  COREUART_0/make_TX/xmit_bit_sel_RNI91PN\[1\]/Y  COREUART_0/make_TX/xmit_bit_sel_RNIFJL31\[2\]/A  COREUART_0/make_TX/xmit_bit_sel_RNIFJL31\[2\]/Y  COREUART_0/make_TX/xmit_bit_sel_RNIM6IF1\[3\]/A  COREUART_0/make_TX/xmit_bit_sel_RNIM6IF1\[3\]/Y  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/B  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_0/make_TX/xmit_state_RNO\[3\]/B  COREUART_0/make_TX/xmit_state_RNO\[3\]/Y  COREUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_18/A  LED_blink_0/un3_CLK_5Hz_1_I_18/Y  LED_blink_0/un3_CLK_5Hz_1_I_68/B  LED_blink_0/un3_CLK_5Hz_1_I_68/Y  LED_blink_0/un3_CLK_5Hz_1_I_69/A  LED_blink_0/un3_CLK_5Hz_1_I_69/Y  LED_blink_0/un3_CLK_5Hz_1_I_70/A  LED_blink_0/un3_CLK_5Hz_1_I_70/Y  LED_blink_0/CLK_5Hz\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/samples\[1\]/CLK  COREUART_1/make_RX/samples\[1\]/Q  COREUART_1/make_RX/samples_RNI2N071\[0\]/C  COREUART_1/make_RX/samples_RNI2N071\[0\]/Y  COREUART_1/make_RX/samples_RNINO5E1\[0\]/B  COREUART_1/make_RX/samples_RNINO5E1\[0\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/A  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/samples\[1\]/CLK  COREUART_0/make_RX/samples\[1\]/Q  COREUART_0/make_RX/samples_RNIVTTB1\[0\]/C  COREUART_0/make_RX/samples_RNIVTTB1\[0\]/Y  COREUART_0/make_RX/samples_RNIIN5V1\[0\]/B  COREUART_0/make_RX/samples_RNIIN5V1\[0\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/A  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[18\]/CLK  LED_blink_0/CLK_5Hz\[18\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_60/A  LED_blink_0/un3_CLK_5Hz_1_I_60/Y  LED_blink_0/un3_CLK_5Hz_1_I_63/A  LED_blink_0/un3_CLK_5Hz_1_I_63/Y  LED_blink_0/un3_CLK_5Hz_1_I_64/C  LED_blink_0/un3_CLK_5Hz_1_I_64/Y  LED_blink_0/un3_CLK_5Hz_1_I_65/A  LED_blink_0/un3_CLK_5Hz_1_I_65/Y  LED_blink_0/CLK_5Hz_RNO\[22\]/C  LED_blink_0/CLK_5Hz_RNO\[22\]/Y  LED_blink_0/CLK_5Hz\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[21\]/CLK  LED_blink_0/CLK_5Hz\[21\]/Q  LED_blink_0/CLK_5Hz_RNIJ133\[16\]/C  LED_blink_0/CLK_5Hz_RNIJ133\[16\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/B  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[4\]/CLK  LED_blink_0/CLK_5Hz\[4\]/Q  LED_blink_0/CLK_5Hz_RNI9HJ6\[12\]/B  LED_blink_0/CLK_5Hz_RNI9HJ6\[12\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/B  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/LED_1_RNO/A  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_18/A  LED_blink_0/un3_CLK_5Hz_1_I_18/Y  LED_blink_0/un3_CLK_5Hz_1_I_22/B  LED_blink_0/un3_CLK_5Hz_1_I_22/Y  LED_blink_0/un3_CLK_5Hz_1_I_23/A  LED_blink_0/un3_CLK_5Hz_1_I_23/Y  LED_blink_0/CLK_5Hz_RNO\[8\]/C  LED_blink_0/CLK_5Hz_RNO\[8\]/Y  LED_blink_0/CLK_5Hz\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[9\]/CLK  LED_blink_0/CLK_5Hz\[9\]/Q  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/B  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/LED_1_RNO/A  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[0\]/Q  COREUART_1/make_TX/tx_RNO_7/S  COREUART_1/make_TX/tx_RNO_7/Y  COREUART_1/make_TX/tx_RNO_3/B  COREUART_1/make_TX/tx_RNO_3/Y  COREUART_1/make_TX/tx_RNO_1/B  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[0\]/Q  COREUART_0/make_TX/tx_RNO_7/S  COREUART_0/make_TX/tx_RNO_7/Y  COREUART_0/make_TX/tx_RNO_3/B  COREUART_0/make_TX/tx_RNO_3/Y  COREUART_0/make_TX/tx_RNO_1/B  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIR6E12\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNII2UB4\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[0\]/Q  COREUART_1/make_TX/tx_RNO_6/S  COREUART_1/make_TX/tx_RNO_6/Y  COREUART_1/make_TX/tx_RNO_3/A  COREUART_1/make_TX/tx_RNO_3/Y  COREUART_1/make_TX/tx_RNO_1/B  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[0\]/Q  COREUART_1/make_TX/tx_RNO_5/S  COREUART_1/make_TX/tx_RNO_5/Y  COREUART_1/make_TX/tx_RNO_2/B  COREUART_1/make_TX/tx_RNO_2/Y  COREUART_1/make_TX/tx_RNO_1/A  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[0\]/Q  COREUART_0/make_TX/tx_RNO_6/S  COREUART_0/make_TX/tx_RNO_6/Y  COREUART_0/make_TX/tx_RNO_3/A  COREUART_0/make_TX/tx_RNO_3/Y  COREUART_0/make_TX/tx_RNO_1/B  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[0\]/Q  COREUART_0/make_TX/tx_RNO_5/S  COREUART_0/make_TX/tx_RNO_5/Y  COREUART_0/make_TX/tx_RNO_2/B  COREUART_0/make_TX/tx_RNO_2/Y  COREUART_0/make_TX/tx_RNO_1/A  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[0\]/Q  COREUART_1/make_RX/last_bit_RNIUD4M\[0\]/B  COREUART_1/make_RX/last_bit_RNIUD4M\[0\]/Y  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/B  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_1\[0\]/A  COREUART_1/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/B  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[0\]/Q  COREUART_0/make_RX/last_bit_RNIS3UG\[0\]/B  COREUART_0/make_RX/last_bit_RNIS3UG\[0\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/B  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/Y  COREUART_0/make_RX/rx_state_RNO_1\[0\]/A  COREUART_0/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/B  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[0\]/Q  COREUART_1/make_TX/tx_RNO_4/S  COREUART_1/make_TX/tx_RNO_4/Y  COREUART_1/make_TX/tx_RNO_2/A  COREUART_1/make_TX/tx_RNO_2/Y  COREUART_1/make_TX/tx_RNO_1/A  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[0\]/Q  COREUART_0/make_TX/tx_RNO_4/S  COREUART_0/make_TX/tx_RNO_4/Y  COREUART_0/make_TX/tx_RNO_2/A  COREUART_0/make_TX/tx_RNO_2/Y  COREUART_0/make_TX/tx_RNO_1/A  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[7\]/CLK  LED_blink_0/CLK_5Hz\[7\]/Q  LED_blink_0/CLK_5Hz_RNI0H7D\[5\]/C  LED_blink_0/CLK_5Hz_RNI0H7D\[5\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/A  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[12\]/CLK  LED_blink_0/CLK_5Hz\[12\]/Q  LED_blink_0/CLK_5Hz_RNI9HJ6\[12\]/A  LED_blink_0/CLK_5Hz_RNI9HJ6\[12\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/B  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/LED_1_RNO/A  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[7\]/CLK  LED_blink_0/CLK_5Hz\[7\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_21/B  LED_blink_0/un3_CLK_5Hz_1_I_21/Y  LED_blink_0/un3_CLK_5Hz_1_I_24/C  LED_blink_0/un3_CLK_5Hz_1_I_24/Y  LED_blink_0/un3_CLK_5Hz_1_I_25/B  LED_blink_0/un3_CLK_5Hz_1_I_25/Y  LED_blink_0/un3_CLK_5Hz_1_I_26/A  LED_blink_0/un3_CLK_5Hz_1_I_26/Y  LED_blink_0/CLK_5Hz_RNO\[9\]/C  LED_blink_0/CLK_5Hz_RNO\[9\]/Y  LED_blink_0/CLK_5Hz\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/B  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_39/B  LED_blink_0/un3_CLK_5Hz_1_I_39/Y  LED_blink_0/un3_CLK_5Hz_1_I_40/A  LED_blink_0/un3_CLK_5Hz_1_I_40/Y  LED_blink_0/CLK_5Hz_RNO\[14\]/C  LED_blink_0/CLK_5Hz_RNO\[14\]/Y  LED_blink_0/CLK_5Hz\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_21/A  LED_blink_0/un3_CLK_5Hz_1_I_21/Y  LED_blink_0/un3_CLK_5Hz_1_I_24/C  LED_blink_0/un3_CLK_5Hz_1_I_24/Y  LED_blink_0/un3_CLK_5Hz_1_I_25/B  LED_blink_0/un3_CLK_5Hz_1_I_25/Y  LED_blink_0/un3_CLK_5Hz_1_I_26/A  LED_blink_0/un3_CLK_5Hz_1_I_26/Y  LED_blink_0/CLK_5Hz_RNO\[9\]/C  LED_blink_0/CLK_5Hz_RNO\[9\]/Y  LED_blink_0/CLK_5Hz\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[8\]/CLK  LED_blink_0/CLK_5Hz\[8\]/Q  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/A  LED_blink_0/CLK_5Hz_RNISFCN\[8\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/C  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/LED_1_RNO/A  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[18\]/CLK  LED_blink_0/CLK_5Hz\[18\]/Q  LED_blink_0/CLK_5Hz_RNIDLJ6\[18\]/A  LED_blink_0/CLK_5Hz_RNIDLJ6\[18\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/A  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/LED_1_RNO/A  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[16\]/CLK  LED_blink_0/CLK_5Hz\[16\]/Q  LED_blink_0/CLK_5Hz_RNIJ133\[16\]/B  LED_blink_0/CLK_5Hz_RNIJ133\[16\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/B  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/B  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/Y  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/B  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/A  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/B  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/Y  COREUART_0/make_RX/rx_state_RNI88821\[0\]/B  COREUART_0/make_RX/rx_state_RNI88821\[0\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/A  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[20\]/CLK  LED_blink_0/CLK_5Hz\[20\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_60/C  LED_blink_0/un3_CLK_5Hz_1_I_60/Y  LED_blink_0/un3_CLK_5Hz_1_I_63/A  LED_blink_0/un3_CLK_5Hz_1_I_63/Y  LED_blink_0/un3_CLK_5Hz_1_I_64/C  LED_blink_0/un3_CLK_5Hz_1_I_64/Y  LED_blink_0/un3_CLK_5Hz_1_I_65/A  LED_blink_0/un3_CLK_5Hz_1_I_65/Y  LED_blink_0/CLK_5Hz_RNO\[22\]/C  LED_blink_0/CLK_5Hz_RNO\[22\]/Y  LED_blink_0/CLK_5Hz\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[5\]/CLK  LED_blink_0/CLK_5Hz\[5\]/Q  LED_blink_0/CLK_5Hz_RNI0H7D\[5\]/B  LED_blink_0/CLK_5Hz_RNI0H7D\[5\]/Y  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/A  LED_blink_0/CLK_5Hz_RNIVQRQ\[16\]/Y  LED_blink_0/LED_1_RNO/B  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[1\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[1\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNIALB71\[3\]/C  COREUART_1/make_RX/rx_bit_cnt_RNIALB71\[3\]/Y  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/A  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/B  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[1\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[1\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNI7JK5\[3\]/C  COREUART_0/make_RX/rx_bit_cnt_RNI7JK5\[3\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/A  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/B  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[2\]/CLK  LED_blink_0/CLK_5Hz\[2\]/Q  LED_blink_0/CLK_5Hz_RNIDLJ6\[18\]/B  LED_blink_0/CLK_5Hz_RNIDLJ6\[18\]/Y  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/A  LED_blink_0/CLK_5Hz_RNIIMJ41\[12\]/Y  LED_blink_0/LED_1_RNO/A  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/AFULL  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNI8HV9/A  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNI8HV9/Y  COREUART_1/make_TX/txrdy_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNI6S85/A  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNI6S85/Y  COREUART_0/make_TX/txrdy_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[2\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[2\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNIALB71\[3\]/B  COREUART_1/make_RX/rx_bit_cnt_RNIALB71\[3\]/Y  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/A  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/B  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[2\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[2\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNI7JK5\[3\]/B  COREUART_0/make_RX/rx_bit_cnt_RNI7JK5\[3\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/A  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/B  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNO\[3\]/S  COREUART_1/make_TX/xmit_state_RNO\[3\]/Y  COREUART_1/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNO\[3\]/S  COREUART_0/make_TX/xmit_state_RNO\[3\]/Y  COREUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_11/B  LED_blink_0/un3_CLK_5Hz_1_I_11/Y  LED_blink_0/un3_CLK_5Hz_1_I_12/A  LED_blink_0/un3_CLK_5Hz_1_I_12/Y  LED_blink_0/CLK_5Hz\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI7DHE\[4\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI7DHE\[4\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIIU2T\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI553V\[4\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI553V\[4\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIEE6U1\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI2E2T\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNIUT5U1\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNO\[2\]/A  COREUART_1/make_TX/xmit_state_RNO\[2\]/Y  COREUART_1/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNO\[2\]/A  COREUART_0/make_TX/xmit_state_RNO\[2\]/Y  COREUART_0/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/receive_count_RNIDAKB\[1\]/A  COREUART_1/make_RX/receive_count_RNIDAKB\[1\]/Y  COREUART_1/make_RX/receive_count_RNO_0\[3\]/A  COREUART_1/make_RX/receive_count_RNO_0\[3\]/Y  COREUART_1/make_RX/receive_count_RNO\[3\]/C  COREUART_1/make_RX/receive_count_RNO\[3\]/Y  COREUART_1/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/receive_count_RNIAIQ61\[1\]/A  COREUART_0/make_RX/receive_count_RNIAIQ61\[1\]/Y  COREUART_0/make_RX/receive_count_RNO_0\[3\]/A  COREUART_0/make_RX/receive_count_RNO_0\[3\]/Y  COREUART_0/make_RX/receive_count_RNO\[3\]/C  COREUART_0/make_RX/receive_count_RNO\[3\]/Y  COREUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[8\]/CLK  LED_blink_0/CLK_5Hz\[8\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_29/C  LED_blink_0/un3_CLK_5Hz_1_I_29/Y  LED_blink_0/un3_CLK_5Hz_1_I_68/C  LED_blink_0/un3_CLK_5Hz_1_I_68/Y  LED_blink_0/un3_CLK_5Hz_1_I_69/A  LED_blink_0/un3_CLK_5Hz_1_I_69/Y  LED_blink_0/un3_CLK_5Hz_1_I_70/A  LED_blink_0/un3_CLK_5Hz_1_I_70/Y  LED_blink_0/CLK_5Hz\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[0\]/CLK  COREUART_1/make_RX/receive_count\[0\]/Q  COREUART_1/make_RX/rx_state_RNO_5\[0\]/B  COREUART_1/make_RX/rx_state_RNO_5\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_3\[0\]/C  COREUART_1/make_RX/rx_state_RNO_3\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_0\[0\]/B  COREUART_1/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/A  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[0\]/CLK  COREUART_0/make_RX/receive_count\[0\]/Q  COREUART_0/make_RX/rx_state_RNO_5\[0\]/B  COREUART_0/make_RX/rx_state_RNO_5\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_3\[0\]/C  COREUART_0/make_RX/rx_state_RNO_3\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_0\[0\]/B  COREUART_0/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/A  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_13/A  LED_blink_0/un3_CLK_5Hz_1_I_13/Y  LED_blink_0/un3_CLK_5Hz_1_I_14/A  LED_blink_0/un3_CLK_5Hz_1_I_14/Y  LED_blink_0/CLK_5Hz\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_10/B  LED_blink_0/un3_CLK_5Hz_1_I_10/Y  LED_blink_0/un3_CLK_5Hz_1_I_19/A  LED_blink_0/un3_CLK_5Hz_1_I_19/Y  LED_blink_0/un3_CLK_5Hz_1_I_20/A  LED_blink_0/un3_CLK_5Hz_1_I_20/Y  LED_blink_0/CLK_5Hz\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[0\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNIBH2P\[1\]/B  COREUART_1/make_TX/xmit_bit_sel_RNIBH2P\[1\]/Y  COREUART_1/make_TX/xmit_bit_sel_RNIIRJ51\[2\]/A  COREUART_1/make_TX/xmit_bit_sel_RNIIRJ51\[2\]/Y  COREUART_1/make_TX/xmit_bit_sel_RNIQ65I1\[3\]/A  COREUART_1/make_TX/xmit_bit_sel_RNIQ65I1\[3\]/Y  COREUART_1/make_TX/xmit_state_RNO\[5\]/A  COREUART_1/make_TX/xmit_state_RNO\[5\]/Y  COREUART_1/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[0\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNI91PN\[1\]/B  COREUART_0/make_TX/xmit_bit_sel_RNI91PN\[1\]/Y  COREUART_0/make_TX/xmit_bit_sel_RNIFJL31\[2\]/A  COREUART_0/make_TX/xmit_bit_sel_RNIFJL31\[2\]/Y  COREUART_0/make_TX/xmit_bit_sel_RNIM6IF1\[3\]/A  COREUART_0/make_TX/xmit_bit_sel_RNIM6IF1\[3\]/Y  COREUART_0/make_TX/xmit_state_RNO\[5\]/A  COREUART_0/make_TX/xmit_state_RNO\[5\]/Y  COREUART_0/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[1\]/CLK  COREUART_1/make_RX/receive_count\[1\]/Q  COREUART_1/make_RX/receive_count_RNIIF75\[1\]/B  COREUART_1/make_RX/receive_count_RNIIF75\[1\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/A  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[1\]/CLK  COREUART_0/make_RX/receive_count\[1\]/Q  COREUART_0/make_RX/receive_count_RNIEBKF1\[1\]/B  COREUART_0/make_RX/receive_count_RNIEBKF1\[1\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/A  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[0\]/CLK  COREUART_1/make_RX/receive_count\[0\]/Q  COREUART_1/make_RX/receive_count_RNIIF75\[1\]/A  COREUART_1/make_RX/receive_count_RNIIF75\[1\]/Y  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/A  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[0\]/CLK  COREUART_0/make_RX/receive_count\[0\]/Q  COREUART_0/make_RX/receive_count_RNIEBKF1\[1\]/A  COREUART_0/make_RX/receive_count_RNIEBKF1\[1\]/Y  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/A  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/samples\[2\]/CLK  COREUART_1/make_RX/samples\[2\]/Q  COREUART_1/make_RX/samples_RNI2N071\[0\]/A  COREUART_1/make_RX/samples_RNI2N071\[0\]/Y  COREUART_1/make_RX/samples_RNINO5E1\[0\]/B  COREUART_1/make_RX/samples_RNINO5E1\[0\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/A  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/samples\[2\]/CLK  COREUART_0/make_RX/samples\[2\]/Q  COREUART_0/make_RX/samples_RNIVTTB1\[0\]/A  COREUART_0/make_RX/samples_RNIVTTB1\[0\]/Y  COREUART_0/make_RX/samples_RNIIN5V1\[0\]/B  COREUART_0/make_RX/samples_RNIIN5V1\[0\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/A  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[19\]/CLK  LED_blink_0/CLK_5Hz\[19\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_60/B  LED_blink_0/un3_CLK_5Hz_1_I_60/Y  LED_blink_0/un3_CLK_5Hz_1_I_66/A  LED_blink_0/un3_CLK_5Hz_1_I_66/Y  LED_blink_0/un3_CLK_5Hz_1_I_69/C  LED_blink_0/un3_CLK_5Hz_1_I_69/Y  LED_blink_0/un3_CLK_5Hz_1_I_70/A  LED_blink_0/un3_CLK_5Hz_1_I_70/Y  LED_blink_0/CLK_5Hz\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/samples\[0\]/CLK  COREUART_1/make_RX/samples\[0\]/Q  COREUART_1/make_RX/samples_RNI2N071\[0\]/B  COREUART_1/make_RX/samples_RNI2N071\[0\]/Y  COREUART_1/make_RX/samples_RNINO5E1\[0\]/B  COREUART_1/make_RX/samples_RNINO5E1\[0\]/Y  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/A  COREUART_1/make_RX/rx_state_RNI5RU62\[0\]/Y  COREUART_1/make_RX/receive_count_RNO\[0\]/A  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/samples\[0\]/CLK  COREUART_0/make_RX/samples\[0\]/Q  COREUART_0/make_RX/samples_RNIVTTB1\[0\]/B  COREUART_0/make_RX/samples_RNIVTTB1\[0\]/Y  COREUART_0/make_RX/samples_RNIIN5V1\[0\]/B  COREUART_0/make_RX/samples_RNIIN5V1\[0\]/Y  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/A  COREUART_0/make_RX/rx_state_RNIK1U46\[0\]/Y  COREUART_0/make_RX/receive_count_RNO\[0\]/A  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_18/A  LED_blink_0/un3_CLK_5Hz_1_I_18/Y  LED_blink_0/un3_CLK_5Hz_1_I_19/B  LED_blink_0/un3_CLK_5Hz_1_I_19/Y  LED_blink_0/un3_CLK_5Hz_1_I_20/A  LED_blink_0/un3_CLK_5Hz_1_I_20/Y  LED_blink_0/CLK_5Hz\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_shift_RNO\[7\]/B  COREUART_1/make_RX/rx_shift_RNO\[7\]/Y  COREUART_1/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_bit_cnt_RNO\[0\]/B  COREUART_1/make_RX/rx_bit_cnt_RNO\[0\]/Y  COREUART_1/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_shift_RNO\[7\]/B  COREUART_0/make_RX/rx_shift_RNO\[7\]/Y  COREUART_0/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNO\[0\]/B  COREUART_0/make_RX/rx_bit_cnt_RNO\[0\]/Y  COREUART_0/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[3\]/CLK  COREUART_1/make_RX/receive_count\[3\]/Q  COREUART_1/make_RX/rx_state_RNO_4\[0\]/A  COREUART_1/make_RX/rx_state_RNO_4\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_2\[0\]/A  COREUART_1/make_RX/rx_state_RNO_2\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_0\[0\]/A  COREUART_1/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/A  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[3\]/CLK  COREUART_0/make_RX/receive_count\[3\]/Q  COREUART_0/make_RX/rx_state_RNO_4\[0\]/A  COREUART_0/make_RX/rx_state_RNO_4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_2\[0\]/A  COREUART_0/make_RX/rx_state_RNO_2\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_0\[0\]/A  COREUART_0/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/A  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI54B41\[4\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI54B41\[4\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI9RJB1\[5\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI9RJB1\[5\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0GND2\[4\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI0GND2\[4\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI339T2\[5\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI339T2\[5\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/C  COREUART_1/make_RX/receive_count_RNIT5DL\[1\]/Y  COREUART_1/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/C  COREUART_0/make_RX/receive_count_RNIMJSH2\[1\]/Y  COREUART_0/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[1\]/CLK  COREUART_1/make_RX/receive_count\[1\]/Q  COREUART_1/make_RX/rx_state_RNO_4\[0\]/B  COREUART_1/make_RX/rx_state_RNO_4\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_2\[0\]/A  COREUART_1/make_RX/rx_state_RNO_2\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_0\[0\]/A  COREUART_1/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/A  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[1\]/CLK  COREUART_0/make_RX/receive_count\[1\]/Q  COREUART_0/make_RX/rx_state_RNO_4\[0\]/B  COREUART_0/make_RX/rx_state_RNO_4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_2\[0\]/A  COREUART_0/make_RX/rx_state_RNO_2\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_0\[0\]/A  COREUART_0/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/A  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_shift_RNO\[1\]/B  COREUART_1/make_RX/rx_shift_RNO\[1\]/Y  COREUART_1/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_shift_RNO\[2\]/B  COREUART_1/make_RX/rx_shift_RNO\[2\]/Y  COREUART_1/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_shift_RNO\[3\]/B  COREUART_1/make_RX/rx_shift_RNO\[3\]/Y  COREUART_1/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_shift_RNO\[4\]/B  COREUART_1/make_RX/rx_shift_RNO\[4\]/Y  COREUART_1/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_shift_RNO\[5\]/B  COREUART_1/make_RX/rx_shift_RNO\[5\]/Y  COREUART_1/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_shift_RNO\[6\]/B  COREUART_1/make_RX/rx_shift_RNO\[6\]/Y  COREUART_1/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_shift_RNO\[0\]/B  COREUART_1/make_RX/rx_shift_RNO\[0\]/Y  COREUART_1/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_shift_RNO\[1\]/B  COREUART_0/make_RX/rx_shift_RNO\[1\]/Y  COREUART_0/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_shift_RNO\[2\]/B  COREUART_0/make_RX/rx_shift_RNO\[2\]/Y  COREUART_0/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_shift_RNO\[3\]/B  COREUART_0/make_RX/rx_shift_RNO\[3\]/Y  COREUART_0/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_shift_RNO\[4\]/B  COREUART_0/make_RX/rx_shift_RNO\[4\]/Y  COREUART_0/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_shift_RNO\[5\]/B  COREUART_0/make_RX/rx_shift_RNO\[5\]/Y  COREUART_0/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_shift_RNO\[6\]/B  COREUART_0/make_RX/rx_shift_RNO\[6\]/Y  COREUART_0/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_shift_RNO\[0\]/B  COREUART_0/make_RX/rx_shift_RNO\[0\]/Y  COREUART_0/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[3\]/CLK  COREUART_1/make_RX/receive_count\[3\]/Q  COREUART_1/make_RX/rx_state_RNO_5\[0\]/A  COREUART_1/make_RX/rx_state_RNO_5\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_3\[0\]/C  COREUART_1/make_RX/rx_state_RNO_3\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_0\[0\]/B  COREUART_1/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/A  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[3\]/CLK  COREUART_0/make_RX/receive_count\[3\]/Q  COREUART_0/make_RX/rx_state_RNO_5\[0\]/A  COREUART_0/make_RX/rx_state_RNO_5\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_3\[0\]/C  COREUART_0/make_RX/rx_state_RNO_3\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_0\[0\]/B  COREUART_0/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/A  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/B  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_36/B  LED_blink_0/un3_CLK_5Hz_1_I_36/Y  LED_blink_0/un3_CLK_5Hz_1_I_37/A  LED_blink_0/un3_CLK_5Hz_1_I_37/Y  LED_blink_0/CLK_5Hz\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/B  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_42/B  LED_blink_0/un3_CLK_5Hz_1_I_42/Y  LED_blink_0/un3_CLK_5Hz_1_I_43/A  LED_blink_0/un3_CLK_5Hz_1_I_43/Y  LED_blink_0/CLK_5Hz\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_bit_cnt_RNO\[3\]/C  COREUART_1/make_RX/rx_bit_cnt_RNO\[3\]/Y  COREUART_1/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_bit_cnt_RNO\[2\]/C  COREUART_1/make_RX/rx_bit_cnt_RNO\[2\]/Y  COREUART_1/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/B  COREUART_1/make_RX/rx_state_RNIL157_0\[0\]/Y  COREUART_1/make_RX/rx_bit_cnt_RNO\[1\]/C  COREUART_1/make_RX/rx_bit_cnt_RNO\[1\]/Y  COREUART_1/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNO\[3\]/C  COREUART_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  COREUART_0/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNO\[2\]/C  COREUART_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  COREUART_0/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/B  COREUART_0/make_RX/rx_state_RNIJP7J_0\[0\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNO\[1\]/C  COREUART_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  COREUART_0/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNIQ4KD/B  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNIQ4KD/Y  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO/A  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNINT3K/B  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNINT3K/Y  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/A  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_clock/CLK  COREUART_1/make_CLOCK_GEN/xmit_clock/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/A  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/B  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/Y  COREUART_1/make_TX/tx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_clock/CLK  COREUART_0/make_CLOCK_GEN/xmit_clock/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/A  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/B  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/Y  COREUART_0/make_TX/tx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_33/B  LED_blink_0/un3_CLK_5Hz_1_I_33/Y  LED_blink_0/un3_CLK_5Hz_1_I_34/A  LED_blink_0/un3_CLK_5Hz_1_I_34/Y  LED_blink_0/un3_CLK_5Hz_1_I_35/A  LED_blink_0/un3_CLK_5Hz_1_I_35/Y  LED_blink_0/CLK_5Hz\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[3\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[3\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNIALB71\[3\]/A  COREUART_1/make_RX/rx_bit_cnt_RNIALB71\[3\]/Y  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/A  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/B  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[3\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[3\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNI7JK5\[3\]/A  COREUART_0/make_RX/rx_bit_cnt_RNI7JK5\[3\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/A  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/B  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[0\]/Q  COREUART_1/make_RX/last_bit_RNIUD4M\[0\]/B  COREUART_1/make_RX/last_bit_RNIUD4M\[0\]/Y  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/B  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[1\]/A  COREUART_1/make_RX/rx_state_RNO\[1\]/Y  COREUART_1/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[0\]/Q  COREUART_0/make_RX/last_bit_RNIS3UG\[0\]/B  COREUART_0/make_RX/last_bit_RNIS3UG\[0\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/B  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/Y  COREUART_0/make_RX/rx_state_RNO\[1\]/A  COREUART_0/make_RX/rx_state_RNO\[1\]/Y  COREUART_0/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/samples\[1\]/CLK  COREUART_1/make_RX/samples\[1\]/Q  COREUART_1/make_RX/samples_RNI8N7I\[1\]/C  COREUART_1/make_RX/samples_RNI8N7I\[1\]/Y  COREUART_1/make_RX/samples_RNISTFU1\[0\]/A  COREUART_1/make_RX/samples_RNISTFU1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_1\[0\]/B  COREUART_1/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/B  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/samples\[1\]/CLK  COREUART_0/make_RX/samples\[1\]/Q  COREUART_0/make_RX/samples_RNI309U1\[1\]/C  COREUART_0/make_RX/samples_RNI309U1\[1\]/Y  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/A  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_1\[0\]/B  COREUART_0/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/B  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[0\]/CLK  COREUART_1/make_RX/receive_count\[0\]/Q  COREUART_1/make_RX/receive_count_RNIDAKB\[1\]/B  COREUART_1/make_RX/receive_count_RNIDAKB\[1\]/Y  COREUART_1/make_RX/receive_count_RNO_0\[3\]/A  COREUART_1/make_RX/receive_count_RNO_0\[3\]/Y  COREUART_1/make_RX/receive_count_RNO\[3\]/C  COREUART_1/make_RX/receive_count_RNO\[3\]/Y  COREUART_1/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[0\]/CLK  COREUART_0/make_RX/receive_count\[0\]/Q  COREUART_0/make_RX/receive_count_RNIAIQ61\[1\]/B  COREUART_0/make_RX/receive_count_RNIAIQ61\[1\]/Y  COREUART_0/make_RX/receive_count_RNO_0\[3\]/A  COREUART_0/make_RX/receive_count_RNO_0\[3\]/Y  COREUART_0/make_RX/receive_count_RNO\[3\]/C  COREUART_0/make_RX/receive_count_RNO\[3\]/Y  COREUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[0\]/CLK  COREUART_1/make_RX/receive_count\[0\]/Q  COREUART_1/make_RX/receive_count_RNIDAKB\[1\]/B  COREUART_1/make_RX/receive_count_RNIDAKB\[1\]/Y  COREUART_1/make_RX/receive_count_RNO_0\[2\]/B  COREUART_1/make_RX/receive_count_RNO_0\[2\]/Y  COREUART_1/make_RX/receive_count_RNO\[2\]/C  COREUART_1/make_RX/receive_count_RNO\[2\]/Y  COREUART_1/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[0\]/CLK  COREUART_0/make_RX/receive_count\[0\]/Q  COREUART_0/make_RX/receive_count_RNIAIQ61\[1\]/B  COREUART_0/make_RX/receive_count_RNIAIQ61\[1\]/Y  COREUART_0/make_RX/receive_count_RNO_0\[2\]/B  COREUART_0/make_RX/receive_count_RNO_0\[2\]/Y  COREUART_0/make_RX/receive_count_RNO\[2\]/C  COREUART_0/make_RX/receive_count_RNO\[2\]/Y  COREUART_0/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[2\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[2\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNIIRJ51\[2\]/B  COREUART_1/make_TX/xmit_bit_sel_RNIIRJ51\[2\]/Y  COREUART_1/make_TX/xmit_bit_sel_RNIQ65I1\[3\]/A  COREUART_1/make_TX/xmit_bit_sel_RNIQ65I1\[3\]/Y  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/B  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_1/make_TX/xmit_state_RNO\[3\]/B  COREUART_1/make_TX/xmit_state_RNO\[3\]/Y  COREUART_1/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[2\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[2\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNIFJL31\[2\]/B  COREUART_0/make_TX/xmit_bit_sel_RNIFJL31\[2\]/Y  COREUART_0/make_TX/xmit_bit_sel_RNIM6IF1\[3\]/A  COREUART_0/make_TX/xmit_bit_sel_RNIM6IF1\[3\]/Y  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/B  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_0/make_TX/xmit_state_RNO\[3\]/B  COREUART_0/make_TX/xmit_state_RNO\[3\]/Y  COREUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_67/B  LED_blink_0/un3_CLK_5Hz_1_I_67/Y  LED_blink_0/un3_CLK_5Hz_1_I_68/A  LED_blink_0/un3_CLK_5Hz_1_I_68/Y  LED_blink_0/un3_CLK_5Hz_1_I_69/A  LED_blink_0/un3_CLK_5Hz_1_I_69/Y  LED_blink_0/un3_CLK_5Hz_1_I_70/A  LED_blink_0/un3_CLK_5Hz_1_I_70/Y  LED_blink_0/CLK_5Hz\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_15/A  LED_blink_0/un3_CLK_5Hz_1_I_15/Y  LED_blink_0/un3_CLK_5Hz_1_I_16/B  LED_blink_0/un3_CLK_5Hz_1_I_16/Y  LED_blink_0/un3_CLK_5Hz_1_I_17/A  LED_blink_0/un3_CLK_5Hz_1_I_17/Y  LED_blink_0/CLK_5Hz_RNO\[6\]/C  LED_blink_0/CLK_5Hz_RNO\[6\]/Y  LED_blink_0/CLK_5Hz\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_bit_sel\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_bit_sel\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_state\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNIMR0M/Y  COREUART_1/make_TX/xmit_bit_sel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_bit_sel\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_bit_sel\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_state\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP/Y  COREUART_0/make_TX/xmit_bit_sel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[0\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNIBH2P\[1\]/B  COREUART_1/make_TX/xmit_bit_sel_RNIBH2P\[1\]/Y  COREUART_1/make_TX/xmit_bit_sel_RNIIRJ51\[2\]/A  COREUART_1/make_TX/xmit_bit_sel_RNIIRJ51\[2\]/Y  COREUART_1/make_TX/xmit_bit_sel_RNO\[3\]/B  COREUART_1/make_TX/xmit_bit_sel_RNO\[3\]/Y  COREUART_1/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[0\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNI91PN\[1\]/B  COREUART_0/make_TX/xmit_bit_sel_RNI91PN\[1\]/Y  COREUART_0/make_TX/xmit_bit_sel_RNIFJL31\[2\]/A  COREUART_0/make_TX/xmit_bit_sel_RNIFJL31\[2\]/Y  COREUART_0/make_TX/xmit_bit_sel_RNO\[3\]/B  COREUART_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  COREUART_0/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[1\]/CLK  COREUART_1/make_RX/receive_count\[1\]/Q  COREUART_1/make_RX/receive_count_RNIDAKB\[1\]/C  COREUART_1/make_RX/receive_count_RNIDAKB\[1\]/Y  COREUART_1/make_RX/receive_count_RNO_0\[3\]/A  COREUART_1/make_RX/receive_count_RNO_0\[3\]/Y  COREUART_1/make_RX/receive_count_RNO\[3\]/C  COREUART_1/make_RX/receive_count_RNO\[3\]/Y  COREUART_1/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[1\]/CLK  COREUART_0/make_RX/receive_count\[1\]/Q  COREUART_0/make_RX/receive_count_RNIAIQ61\[1\]/C  COREUART_0/make_RX/receive_count_RNIAIQ61\[1\]/Y  COREUART_0/make_RX/receive_count_RNO_0\[3\]/A  COREUART_0/make_RX/receive_count_RNO_0\[3\]/Y  COREUART_0/make_RX/receive_count_RNO\[3\]/C  COREUART_0/make_RX/receive_count_RNO\[3\]/Y  COREUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[7\]/CLK  LED_blink_0/CLK_5Hz\[7\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_21/B  LED_blink_0/un3_CLK_5Hz_1_I_21/Y  LED_blink_0/un3_CLK_5Hz_1_I_22/C  LED_blink_0/un3_CLK_5Hz_1_I_22/Y  LED_blink_0/un3_CLK_5Hz_1_I_23/A  LED_blink_0/un3_CLK_5Hz_1_I_23/Y  LED_blink_0/CLK_5Hz_RNO\[8\]/C  LED_blink_0/CLK_5Hz_RNO\[8\]/Y  LED_blink_0/CLK_5Hz\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/tx_byte\[6\]/CLK  COREUART_1/make_TX/tx_byte\[6\]/Q  COREUART_1/make_TX/tx_RNO_7/A  COREUART_1/make_TX/tx_RNO_7/Y  COREUART_1/make_TX/tx_RNO_3/B  COREUART_1/make_TX/tx_RNO_3/Y  COREUART_1/make_TX/tx_RNO_1/B  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/tx_byte\[6\]/CLK  COREUART_0/make_TX/tx_byte\[6\]/Q  COREUART_0/make_TX/tx_RNO_7/A  COREUART_0/make_TX/tx_RNO_7/Y  COREUART_0/make_TX/tx_RNO_3/B  COREUART_0/make_TX/tx_RNO_3/Y  COREUART_0/make_TX/tx_RNO_1/B  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[4\]/CLK  LED_blink_0/CLK_5Hz\[4\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_15/B  LED_blink_0/un3_CLK_5Hz_1_I_15/Y  LED_blink_0/un3_CLK_5Hz_1_I_16/B  LED_blink_0/un3_CLK_5Hz_1_I_16/Y  LED_blink_0/un3_CLK_5Hz_1_I_17/A  LED_blink_0/un3_CLK_5Hz_1_I_17/Y  LED_blink_0/CLK_5Hz_RNO\[6\]/C  LED_blink_0/CLK_5Hz_RNO\[6\]/Y  LED_blink_0/CLK_5Hz\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[16\]/CLK  LED_blink_0/CLK_5Hz\[16\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_50/B  LED_blink_0/un3_CLK_5Hz_1_I_50/Y  LED_blink_0/un3_CLK_5Hz_1_I_52/C  LED_blink_0/un3_CLK_5Hz_1_I_52/Y  LED_blink_0/un3_CLK_5Hz_1_I_53/A  LED_blink_0/un3_CLK_5Hz_1_I_53/Y  LED_blink_0/CLK_5Hz_RNO\[18\]/C  LED_blink_0/CLK_5Hz_RNO\[18\]/Y  LED_blink_0/CLK_5Hz\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/tx_byte\[7\]/CLK  COREUART_1/make_TX/tx_byte\[7\]/Q  COREUART_1/make_TX/tx_RNO_7/B  COREUART_1/make_TX/tx_RNO_7/Y  COREUART_1/make_TX/tx_RNO_3/B  COREUART_1/make_TX/tx_RNO_3/Y  COREUART_1/make_TX/tx_RNO_1/B  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/tx_byte\[7\]/CLK  COREUART_0/make_TX/tx_byte\[7\]/Q  COREUART_0/make_TX/tx_RNO_7/B  COREUART_0/make_TX/tx_RNO_7/Y  COREUART_0/make_TX/tx_RNO_3/B  COREUART_0/make_TX/tx_RNO_3/Y  COREUART_0/make_TX/tx_RNO_1/B  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/samples\[2\]/CLK  COREUART_1/make_RX/samples\[2\]/Q  COREUART_1/make_RX/samples_RNIDG0Q\[2\]/B  COREUART_1/make_RX/samples_RNIDG0Q\[2\]/Y  COREUART_1/make_RX/samples_RNISTFU1\[0\]/S  COREUART_1/make_RX/samples_RNISTFU1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_1\[0\]/B  COREUART_1/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/B  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/samples\[2\]/CLK  COREUART_0/make_RX/samples\[2\]/Q  COREUART_0/make_RX/samples_RNIBA9T\[2\]/B  COREUART_0/make_RX/samples_RNIBA9T\[2\]/Y  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/S  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_1\[0\]/B  COREUART_0/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/B  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/tx_byte\[2\]/CLK  COREUART_1/make_TX/tx_byte\[2\]/Q  COREUART_1/make_TX/tx_RNO_5/A  COREUART_1/make_TX/tx_RNO_5/Y  COREUART_1/make_TX/tx_RNO_2/B  COREUART_1/make_TX/tx_RNO_2/Y  COREUART_1/make_TX/tx_RNO_1/A  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/tx_byte\[4\]/CLK  COREUART_1/make_TX/tx_byte\[4\]/Q  COREUART_1/make_TX/tx_RNO_6/A  COREUART_1/make_TX/tx_RNO_6/Y  COREUART_1/make_TX/tx_RNO_3/A  COREUART_1/make_TX/tx_RNO_3/Y  COREUART_1/make_TX/tx_RNO_1/B  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/tx_byte\[2\]/CLK  COREUART_0/make_TX/tx_byte\[2\]/Q  COREUART_0/make_TX/tx_RNO_5/A  COREUART_0/make_TX/tx_RNO_5/Y  COREUART_0/make_TX/tx_RNO_2/B  COREUART_0/make_TX/tx_RNO_2/Y  COREUART_0/make_TX/tx_RNO_1/A  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/tx_byte\[4\]/CLK  COREUART_0/make_TX/tx_byte\[4\]/Q  COREUART_0/make_TX/tx_RNO_6/A  COREUART_0/make_TX/tx_RNO_6/Y  COREUART_0/make_TX/tx_RNO_3/A  COREUART_0/make_TX/tx_RNO_3/Y  COREUART_0/make_TX/tx_RNO_1/B  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/tx_byte\[3\]/CLK  COREUART_1/make_TX/tx_byte\[3\]/Q  COREUART_1/make_TX/tx_RNO_5/B  COREUART_1/make_TX/tx_RNO_5/Y  COREUART_1/make_TX/tx_RNO_2/B  COREUART_1/make_TX/tx_RNO_2/Y  COREUART_1/make_TX/tx_RNO_1/A  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/tx_byte\[5\]/CLK  COREUART_1/make_TX/tx_byte\[5\]/Q  COREUART_1/make_TX/tx_RNO_6/B  COREUART_1/make_TX/tx_RNO_6/Y  COREUART_1/make_TX/tx_RNO_3/A  COREUART_1/make_TX/tx_RNO_3/Y  COREUART_1/make_TX/tx_RNO_1/B  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/tx_byte\[3\]/CLK  COREUART_0/make_TX/tx_byte\[3\]/Q  COREUART_0/make_TX/tx_RNO_5/B  COREUART_0/make_TX/tx_RNO_5/Y  COREUART_0/make_TX/tx_RNO_2/B  COREUART_0/make_TX/tx_RNO_2/Y  COREUART_0/make_TX/tx_RNO_1/A  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/tx_byte\[5\]/CLK  COREUART_0/make_TX/tx_byte\[5\]/Q  COREUART_0/make_TX/tx_RNO_6/B  COREUART_0/make_TX/tx_RNO_6/Y  COREUART_0/make_TX/tx_RNO_3/A  COREUART_0/make_TX/tx_RNO_3/Y  COREUART_0/make_TX/tx_RNO_1/B  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/tx_byte\[0\]/CLK  COREUART_1/make_TX/tx_byte\[0\]/Q  COREUART_1/make_TX/tx_RNO_4/A  COREUART_1/make_TX/tx_RNO_4/Y  COREUART_1/make_TX/tx_RNO_2/A  COREUART_1/make_TX/tx_RNO_2/Y  COREUART_1/make_TX/tx_RNO_1/A  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/tx_byte\[0\]/CLK  COREUART_0/make_TX/tx_byte\[0\]/Q  COREUART_0/make_TX/tx_RNO_4/A  COREUART_0/make_TX/tx_RNO_4/Y  COREUART_0/make_TX/tx_RNO_2/A  COREUART_0/make_TX/tx_RNO_2/Y  COREUART_0/make_TX/tx_RNO_1/A  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/tx_byte\[1\]/CLK  COREUART_1/make_TX/tx_byte\[1\]/Q  COREUART_1/make_TX/tx_RNO_4/B  COREUART_1/make_TX/tx_RNO_4/Y  COREUART_1/make_TX/tx_RNO_2/A  COREUART_1/make_TX/tx_RNO_2/Y  COREUART_1/make_TX/tx_RNO_1/A  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/tx_byte\[1\]/CLK  COREUART_0/make_TX/tx_byte\[1\]/Q  COREUART_0/make_TX/tx_RNO_4/B  COREUART_0/make_TX/tx_RNO_4/Y  COREUART_0/make_TX/tx_RNO_2/A  COREUART_0/make_TX/tx_RNO_2/Y  COREUART_0/make_TX/tx_RNO_1/A  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[13\]/CLK  LED_blink_0/CLK_5Hz\[13\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_38/B  LED_blink_0/un3_CLK_5Hz_1_I_38/Y  LED_blink_0/un3_CLK_5Hz_1_I_39/C  LED_blink_0/un3_CLK_5Hz_1_I_39/Y  LED_blink_0/un3_CLK_5Hz_1_I_40/A  LED_blink_0/un3_CLK_5Hz_1_I_40/Y  LED_blink_0/CLK_5Hz_RNO\[14\]/C  LED_blink_0/CLK_5Hz_RNO\[14\]/Y  LED_blink_0/CLK_5Hz\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[21\]/CLK  LED_blink_0/CLK_5Hz\[21\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_63/B  LED_blink_0/un3_CLK_5Hz_1_I_63/Y  LED_blink_0/un3_CLK_5Hz_1_I_64/C  LED_blink_0/un3_CLK_5Hz_1_I_64/Y  LED_blink_0/un3_CLK_5Hz_1_I_65/A  LED_blink_0/un3_CLK_5Hz_1_I_65/Y  LED_blink_0/CLK_5Hz_RNO\[22\]/C  LED_blink_0/CLK_5Hz_RNO\[22\]/Y  LED_blink_0/CLK_5Hz\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[2\]/CLK  LED_blink_0/CLK_5Hz\[2\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_67/C  LED_blink_0/un3_CLK_5Hz_1_I_67/Y  LED_blink_0/un3_CLK_5Hz_1_I_68/A  LED_blink_0/un3_CLK_5Hz_1_I_68/Y  LED_blink_0/un3_CLK_5Hz_1_I_69/A  LED_blink_0/un3_CLK_5Hz_1_I_69/Y  LED_blink_0/un3_CLK_5Hz_1_I_70/A  LED_blink_0/un3_CLK_5Hz_1_I_70/Y  LED_blink_0/CLK_5Hz\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[0\]/CLK  LED_blink_0/CLK_5Hz\[0\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_67/A  LED_blink_0/un3_CLK_5Hz_1_I_67/Y  LED_blink_0/un3_CLK_5Hz_1_I_68/A  LED_blink_0/un3_CLK_5Hz_1_I_68/Y  LED_blink_0/un3_CLK_5Hz_1_I_69/A  LED_blink_0/un3_CLK_5Hz_1_I_69/Y  LED_blink_0/un3_CLK_5Hz_1_I_70/A  LED_blink_0/un3_CLK_5Hz_1_I_70/Y  LED_blink_0/CLK_5Hz\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/last_bit\[0\]/CLK  COREUART_1/make_RX/last_bit\[0\]/Q  COREUART_1/make_RX/last_bit_RNIUD4M\[0\]/A  COREUART_1/make_RX/last_bit_RNIUD4M\[0\]/Y  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/B  COREUART_1/make_RX/last_bit_RNI83GT1\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/B  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/last_bit\[0\]/CLK  COREUART_0/make_RX/last_bit\[0\]/Q  COREUART_0/make_RX/last_bit_RNIS3UG\[0\]/A  COREUART_0/make_RX/last_bit_RNIS3UG\[0\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/B  COREUART_0/make_RX/rx_bit_cnt_RNI3NIM\[3\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/B  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[12\]/CLK  LED_blink_0/CLK_5Hz\[12\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_38/A  LED_blink_0/un3_CLK_5Hz_1_I_38/Y  LED_blink_0/un3_CLK_5Hz_1_I_39/C  LED_blink_0/un3_CLK_5Hz_1_I_39/Y  LED_blink_0/un3_CLK_5Hz_1_I_40/A  LED_blink_0/un3_CLK_5Hz_1_I_40/Y  LED_blink_0/CLK_5Hz_RNO\[14\]/C  LED_blink_0/CLK_5Hz_RNO\[14\]/Y  LED_blink_0/CLK_5Hz\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/samples\[1\]/CLK  COREUART_1/make_RX/samples\[1\]/Q  COREUART_1/make_RX/samples_RNIDG0Q\[2\]/A  COREUART_1/make_RX/samples_RNIDG0Q\[2\]/Y  COREUART_1/make_RX/samples_RNISTFU1\[0\]/S  COREUART_1/make_RX/samples_RNISTFU1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_1\[0\]/B  COREUART_1/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/B  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/samples\[1\]/CLK  COREUART_0/make_RX/samples\[1\]/Q  COREUART_0/make_RX/samples_RNIBA9T\[2\]/A  COREUART_0/make_RX/samples_RNIBA9T\[2\]/Y  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/S  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_1\[0\]/B  COREUART_0/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/B  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[0\]/CLK  COREUART_1/make_RX/rx_state\[0\]/Q  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/A  COREUART_1/make_RX/rx_state_RNIBM5G\[0\]/Y  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/A  COREUART_1/make_RX/rx_state_RNIJPLD2\[0\]/Y  COREUART_1/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[0\]/CLK  COREUART_0/make_RX/rx_state\[0\]/Q  COREUART_0/make_RX/rx_state_RNI88821\[0\]/A  COREUART_0/make_RX/rx_state_RNI88821\[0\]/Y  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/A  COREUART_0/make_RX/rx_state_RNIBVQO1\[0\]/Y  COREUART_0/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[1\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[1\]/Q  COREUART_1/make_TX/tx_RNO_3/S  COREUART_1/make_TX/tx_RNO_3/Y  COREUART_1/make_TX/tx_RNO_1/B  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[1\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[1\]/Q  COREUART_0/make_TX/tx_RNO_3/S  COREUART_0/make_TX/tx_RNO_3/Y  COREUART_0/make_TX/tx_RNO_1/B  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[1\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[1\]/Q  COREUART_1/make_TX/tx_RNO_2/S  COREUART_1/make_TX/tx_RNO_2/Y  COREUART_1/make_TX/tx_RNO_1/A  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[1\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[1\]/Q  COREUART_0/make_TX/tx_RNO_2/S  COREUART_0/make_TX/tx_RNO_2/Y  COREUART_0/make_TX/tx_RNO_1/A  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/txrdy_int/CLK  COREUART_0/make_TX/txrdy_int/Q  MAGA_control_0/TX6_0/B  MAGA_control_0/TX6_0/Y  MAGA_control_0/count_RNI58461\[1\]/B  MAGA_control_0/count_RNI58461\[1\]/Y  MAGA_control_0/TX_RNO\[0\]/A  MAGA_control_0/TX_RNO\[0\]/Y  MAGA_control_0/TX\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/txrdy_int/CLK  COREUART_0/make_TX/txrdy_int/Q  MAGA_control_0/TX6_0/B  MAGA_control_0/TX6_0/Y  MAGA_control_0/count_RNI58461\[1\]/B  MAGA_control_0/count_RNI58461\[1\]/Y  MAGA_control_0/TX_RNO\[1\]/A  MAGA_control_0/TX_RNO\[1\]/Y  MAGA_control_0/TX\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/txrdy_int/CLK  COREUART_0/make_TX/txrdy_int/Q  MAGA_control_0/TX6_0/B  MAGA_control_0/TX6_0/Y  MAGA_control_0/count_RNI58461\[1\]/B  MAGA_control_0/count_RNI58461\[1\]/Y  MAGA_control_0/TX_RNO\[2\]/A  MAGA_control_0/TX_RNO\[2\]/Y  MAGA_control_0/TX\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/txrdy_int/CLK  COREUART_0/make_TX/txrdy_int/Q  MAGA_control_0/TX6_0/B  MAGA_control_0/TX6_0/Y  MAGA_control_0/count_RNI58461\[1\]/B  MAGA_control_0/count_RNI58461\[1\]/Y  MAGA_control_0/TX_RNO\[3\]/A  MAGA_control_0/TX_RNO\[3\]/Y  MAGA_control_0/TX\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/txrdy_int/CLK  COREUART_0/make_TX/txrdy_int/Q  MAGA_control_0/TX6_0/B  MAGA_control_0/TX6_0/Y  MAGA_control_0/count_RNI58461\[1\]/B  MAGA_control_0/count_RNI58461\[1\]/Y  MAGA_control_0/TX_RNO\[4\]/A  MAGA_control_0/TX_RNO\[4\]/Y  MAGA_control_0/TX\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/txrdy_int/CLK  COREUART_0/make_TX/txrdy_int/Q  MAGA_control_0/TX6_0/B  MAGA_control_0/TX6_0/Y  MAGA_control_0/count_RNI58461\[1\]/B  MAGA_control_0/count_RNI58461\[1\]/Y  MAGA_control_0/TX_RNO\[5\]/A  MAGA_control_0/TX_RNO\[5\]/Y  MAGA_control_0/TX\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/txrdy_int/CLK  COREUART_0/make_TX/txrdy_int/Q  MAGA_control_0/TX6_0/B  MAGA_control_0/TX6_0/Y  MAGA_control_0/count_RNI58461\[1\]/B  MAGA_control_0/count_RNI58461\[1\]/Y  MAGA_control_0/TX_RNO\[6\]/A  MAGA_control_0/TX_RNO\[6\]/Y  MAGA_control_0/TX\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/txrdy_int/CLK  COREUART_0/make_TX/txrdy_int/Q  MAGA_control_0/TX6_0/B  MAGA_control_0/TX6_0/Y  MAGA_control_0/count_RNI58461\[1\]/B  MAGA_control_0/count_RNI58461\[1\]/Y  MAGA_control_0/TX_RNO\[7\]/A  MAGA_control_0/TX_RNO\[7\]/Y  MAGA_control_0/TX\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/count\[0\]/CLK  MAGA_control_0/count\[0\]/Q  MAGA_control_0/count_RNI9JRN\[1\]/B  MAGA_control_0/count_RNI9JRN\[1\]/Y  MAGA_control_0/count_RNI58461\[1\]/A  MAGA_control_0/count_RNI58461\[1\]/Y  MAGA_control_0/TX_RNO\[0\]/A  MAGA_control_0/TX_RNO\[0\]/Y  MAGA_control_0/TX\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[0\]/CLK  COREUART_1/make_RX/receive_count\[0\]/Q  COREUART_1/make_RX/rx_state_RNO_2\[0\]/C  COREUART_1/make_RX/rx_state_RNO_2\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_0\[0\]/A  COREUART_1/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/A  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[0\]/CLK  COREUART_0/make_RX/receive_count\[0\]/Q  COREUART_0/make_RX/rx_state_RNO_2\[0\]/C  COREUART_0/make_RX/rx_state_RNO_2\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_0\[0\]/A  COREUART_0/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/A  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/receive_count_RNO_0\[1\]/A  COREUART_1/make_RX/receive_count_RNO_0\[1\]/Y  COREUART_1/make_RX/receive_count_RNO\[1\]/C  COREUART_1/make_RX/receive_count_RNO\[1\]/Y  COREUART_1/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/receive_count_RNO_0\[1\]/A  COREUART_0/make_RX/receive_count_RNO_0\[1\]/Y  COREUART_0/make_RX/receive_count_RNO\[1\]/C  COREUART_0/make_RX/receive_count_RNO\[1\]/Y  COREUART_0/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/count\[1\]/CLK  MAGA_control_0/count\[1\]/Q  MAGA_control_0/count_RNI9JRN\[1\]/A  MAGA_control_0/count_RNI9JRN\[1\]/Y  MAGA_control_0/count_RNI58461\[1\]/A  MAGA_control_0/count_RNI58461\[1\]/Y  MAGA_control_0/TX_RNO\[0\]/A  MAGA_control_0/TX_RNO\[0\]/Y  MAGA_control_0/TX\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[13\]/CLK  LED_blink_0/CLK_5Hz\[13\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_41/B  LED_blink_0/un3_CLK_5Hz_1_I_41/Y  LED_blink_0/un3_CLK_5Hz_1_I_42/C  LED_blink_0/un3_CLK_5Hz_1_I_42/Y  LED_blink_0/un3_CLK_5Hz_1_I_43/A  LED_blink_0/un3_CLK_5Hz_1_I_43/Y  LED_blink_0/CLK_5Hz\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[19\]/CLK  LED_blink_0/CLK_5Hz\[19\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_60/B  LED_blink_0/un3_CLK_5Hz_1_I_60/Y  LED_blink_0/un3_CLK_5Hz_1_I_61/C  LED_blink_0/un3_CLK_5Hz_1_I_61/Y  LED_blink_0/un3_CLK_5Hz_1_I_62/A  LED_blink_0/un3_CLK_5Hz_1_I_62/Y  LED_blink_0/CLK_5Hz\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/A  COREUART_1/make_RX/rx_state_RNI16JC\[1\]/Y  COREUART_1/make_RX/fifo_write_RNO/C  COREUART_1/make_RX/fifo_write_RNO/Y  COREUART_1/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/A  COREUART_0/make_RX/rx_state_RNIVBKO\[1\]/Y  COREUART_0/make_RX/fifo_write_RNO/C  COREUART_0/make_RX/fifo_write_RNO/Y  COREUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNI9K81\[0\]/B  COREUART_0/rx_state_RNI9K81\[0\]/Y  COREUART_0/rx_dout_reg_empty_RNO/A  COREUART_0/rx_dout_reg_empty_RNO/Y  COREUART_0/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNIJ9HO2\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI8SES4\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_state\[0\]/CLK  COREUART_0/rx_state\[0\]/Q  COREUART_0/rx_state_RNI9K81\[0\]/A  COREUART_0/rx_state_RNI9K81\[0\]/Y  COREUART_0/rx_dout_reg_empty_RNO/A  COREUART_0/rx_dout_reg_empty_RNO/Y  COREUART_0/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[1\]/CLK  COREUART_1/make_RX/receive_count\[1\]/Q  COREUART_1/make_RX/rx_state_RNO_3\[0\]/B  COREUART_1/make_RX/rx_state_RNO_3\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_0\[0\]/B  COREUART_1/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/A  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[1\]/CLK  COREUART_0/make_RX/receive_count\[1\]/Q  COREUART_0/make_RX/rx_state_RNO_3\[0\]/B  COREUART_0/make_RX/rx_state_RNO_3\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_0\[0\]/B  COREUART_0/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/A  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI9RJB1\[5\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI9RJB1\[5\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI339T2\[5\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI339T2\[5\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNIBCDT\[0\]/B  COREUART_1/rx_state_RNIBCDT\[0\]/Y  COREUART_1/rx_dout_reg_empty_RNO/C  COREUART_1/rx_dout_reg_empty_RNO/Y  COREUART_1/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNO_2\[0\]/B  COREUART_1/make_RX/rx_state_RNO_2\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_0\[0\]/A  COREUART_1/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/A  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNO_2\[0\]/B  COREUART_0/make_RX/rx_state_RNO_2\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_0\[0\]/A  COREUART_0/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/A  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNO_3\[0\]/A  COREUART_1/make_RX/rx_state_RNO_3\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_0\[0\]/B  COREUART_1/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/A  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNO_3\[0\]/A  COREUART_0/make_RX/rx_state_RNO_3\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_0\[0\]/B  COREUART_0/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/A  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[0\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNIPL7Q\[1\]/B  COREUART_1/make_RX/rx_bit_cnt_RNIPL7Q\[1\]/Y  COREUART_1/make_RX/rx_bit_cnt_RNO_0\[3\]/B  COREUART_1/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  COREUART_1/make_RX/rx_bit_cnt_RNO\[3\]/B  COREUART_1/make_RX/rx_bit_cnt_RNO\[3\]/Y  COREUART_1/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[0\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNIN9O3\[1\]/B  COREUART_0/make_RX/rx_bit_cnt_RNIN9O3\[1\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNO_0\[3\]/B  COREUART_0/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNO\[3\]/B  COREUART_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  COREUART_0/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_state\[0\]/CLK  COREUART_1/rx_state\[0\]/Q  COREUART_1/rx_state_RNIBCDT\[0\]/A  COREUART_1/rx_state_RNIBCDT\[0\]/Y  COREUART_1/rx_dout_reg_empty_RNO/C  COREUART_1/rx_dout_reg_empty_RNO/Y  COREUART_1/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[19\]/CLK  LED_blink_0/CLK_5Hz\[19\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_57/B  LED_blink_0/un3_CLK_5Hz_1_I_57/Y  LED_blink_0/un3_CLK_5Hz_1_I_58/C  LED_blink_0/un3_CLK_5Hz_1_I_58/Y  LED_blink_0/un3_CLK_5Hz_1_I_59/A  LED_blink_0/un3_CLK_5Hz_1_I_59/Y  LED_blink_0/CLK_5Hz\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[16\]/CLK  LED_blink_0/CLK_5Hz\[16\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_47/B  LED_blink_0/un3_CLK_5Hz_1_I_47/Y  LED_blink_0/un3_CLK_5Hz_1_I_48/C  LED_blink_0/un3_CLK_5Hz_1_I_48/Y  LED_blink_0/un3_CLK_5Hz_1_I_49/A  LED_blink_0/un3_CLK_5Hz_1_I_49/Y  LED_blink_0/CLK_5Hz\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[15\]/CLK  LED_blink_0/CLK_5Hz\[15\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_47/A  LED_blink_0/un3_CLK_5Hz_1_I_47/Y  LED_blink_0/un3_CLK_5Hz_1_I_48/C  LED_blink_0/un3_CLK_5Hz_1_I_48/Y  LED_blink_0/un3_CLK_5Hz_1_I_49/A  LED_blink_0/un3_CLK_5Hz_1_I_49/Y  LED_blink_0/CLK_5Hz\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[18\]/CLK  LED_blink_0/CLK_5Hz\[18\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_57/A  LED_blink_0/un3_CLK_5Hz_1_I_57/Y  LED_blink_0/un3_CLK_5Hz_1_I_58/C  LED_blink_0/un3_CLK_5Hz_1_I_58/Y  LED_blink_0/un3_CLK_5Hz_1_I_59/A  LED_blink_0/un3_CLK_5Hz_1_I_59/Y  LED_blink_0/CLK_5Hz\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[21\]/CLK  LED_blink_0/CLK_5Hz\[21\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_66/B  LED_blink_0/un3_CLK_5Hz_1_I_66/Y  LED_blink_0/un3_CLK_5Hz_1_I_69/C  LED_blink_0/un3_CLK_5Hz_1_I_69/Y  LED_blink_0/un3_CLK_5Hz_1_I_70/A  LED_blink_0/un3_CLK_5Hz_1_I_70/Y  LED_blink_0/CLK_5Hz\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/samples\[0\]/CLK  COREUART_1/make_RX/samples\[0\]/Q  COREUART_1/make_RX/samples_RNI7M7I\[0\]/C  COREUART_1/make_RX/samples_RNI7M7I\[0\]/Y  COREUART_1/make_RX/samples_RNISTFU1\[0\]/B  COREUART_1/make_RX/samples_RNISTFU1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO_1\[0\]/B  COREUART_1/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/B  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/samples\[0\]/CLK  COREUART_0/make_RX/samples\[0\]/Q  COREUART_0/make_RX/samples_RNI2V8U1\[0\]/C  COREUART_0/make_RX/samples_RNI2V8U1\[0\]/Y  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/B  COREUART_0/make_RX/samples_RNIG9RP4\[0\]/Y  COREUART_0/make_RX/rx_state_RNO_1\[0\]/B  COREUART_0/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/B  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNIQ4KD/B  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNIQ4KD/Y  COREUART_1/rx_state_RNO\[0\]/B  COREUART_1/rx_state_RNO\[0\]/Y  COREUART_1/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNINT3K/B  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNINT3K/Y  COREUART_0/rx_state_RNO\[0\]/B  COREUART_0/rx_state_RNO\[0\]/Y  COREUART_0/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[1\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[1\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNIPL7Q\[1\]/A  COREUART_1/make_RX/rx_bit_cnt_RNIPL7Q\[1\]/Y  COREUART_1/make_RX/rx_bit_cnt_RNO_0\[3\]/B  COREUART_1/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  COREUART_1/make_RX/rx_bit_cnt_RNO\[3\]/B  COREUART_1/make_RX/rx_bit_cnt_RNO\[3\]/Y  COREUART_1/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[1\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[1\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNIN9O3\[1\]/A  COREUART_0/make_RX/rx_bit_cnt_RNIN9O3\[1\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNO_0\[3\]/B  COREUART_0/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNO\[3\]/B  COREUART_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  COREUART_0/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[0\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNIBH2P\[1\]/B  COREUART_1/make_TX/xmit_bit_sel_RNIBH2P\[1\]/Y  COREUART_1/make_TX/xmit_bit_sel_RNO\[2\]/B  COREUART_1/make_TX/xmit_bit_sel_RNO\[2\]/Y  COREUART_1/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[0\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNI91PN\[1\]/B  COREUART_0/make_TX/xmit_bit_sel_RNI91PN\[1\]/Y  COREUART_0/make_TX/xmit_bit_sel_RNO\[2\]/B  COREUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  COREUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[3\]/CLK  COREUART_1/make_TX/xmit_state\[3\]/Q  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/A  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_1/make_TX/xmit_state_RNO\[3\]/B  COREUART_1/make_TX/xmit_state_RNO\[3\]/Y  COREUART_1/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[3\]/CLK  COREUART_0/make_TX/xmit_state\[3\]/Q  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/A  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_0/make_TX/xmit_state_RNO\[3\]/B  COREUART_0/make_TX/xmit_state_RNO\[3\]/Y  COREUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[0\]/CLK  UART_control_0/count\[0\]/Q  UART_control_0/count_RNIKGTL\[1\]/C  UART_control_0/count_RNIKGTL\[1\]/Y  UART_control_0/TX_RNO\[0\]/A  UART_control_0/TX_RNO\[0\]/Y  UART_control_0/TX\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[0\]/CLK  UART_control_0/count\[0\]/Q  UART_control_0/count_RNIKGTL\[1\]/C  UART_control_0/count_RNIKGTL\[1\]/Y  UART_control_0/TX_RNO\[1\]/A  UART_control_0/TX_RNO\[1\]/Y  UART_control_0/TX\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[0\]/CLK  UART_control_0/count\[0\]/Q  UART_control_0/count_RNIKGTL\[1\]/C  UART_control_0/count_RNIKGTL\[1\]/Y  UART_control_0/TX_RNO\[2\]/A  UART_control_0/TX_RNO\[2\]/Y  UART_control_0/TX\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[0\]/CLK  UART_control_0/count\[0\]/Q  UART_control_0/count_RNIKGTL\[1\]/C  UART_control_0/count_RNIKGTL\[1\]/Y  UART_control_0/TX_RNO\[3\]/A  UART_control_0/TX_RNO\[3\]/Y  UART_control_0/TX\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[0\]/CLK  UART_control_0/count\[0\]/Q  UART_control_0/count_RNIKGTL\[1\]/C  UART_control_0/count_RNIKGTL\[1\]/Y  UART_control_0/TX_RNO\[4\]/A  UART_control_0/TX_RNO\[4\]/Y  UART_control_0/TX\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[0\]/CLK  UART_control_0/count\[0\]/Q  UART_control_0/count_RNIKGTL\[1\]/C  UART_control_0/count_RNIKGTL\[1\]/Y  UART_control_0/TX_RNO\[5\]/A  UART_control_0/TX_RNO\[5\]/Y  UART_control_0/TX\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[0\]/CLK  UART_control_0/count\[0\]/Q  UART_control_0/count_RNIKGTL\[1\]/C  UART_control_0/count_RNIKGTL\[1\]/Y  UART_control_0/TX_RNO\[6\]/A  UART_control_0/TX_RNO\[6\]/Y  UART_control_0/TX\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[0\]/CLK  UART_control_0/count\[0\]/Q  UART_control_0/count_RNIKGTL\[1\]/C  UART_control_0/count_RNIKGTL\[1\]/Y  UART_control_0/TX_RNO\[7\]/A  UART_control_0/TX_RNO\[7\]/Y  UART_control_0/TX\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[18\]/CLK  LED_blink_0/CLK_5Hz\[18\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_55/C  LED_blink_0/un3_CLK_5Hz_1_I_55/Y  LED_blink_0/un3_CLK_5Hz_1_I_56/A  LED_blink_0/un3_CLK_5Hz_1_I_56/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/C  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[0\]/CLK  COREUART_1/make_RX/receive_count\[0\]/Q  COREUART_1/make_RX/receive_count_RNO_0\[1\]/B  COREUART_1/make_RX/receive_count_RNO_0\[1\]/Y  COREUART_1/make_RX/receive_count_RNO\[1\]/C  COREUART_1/make_RX/receive_count_RNO\[1\]/Y  COREUART_1/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[0\]/CLK  COREUART_0/make_RX/receive_count\[0\]/Q  COREUART_0/make_RX/receive_count_RNO_0\[1\]/B  COREUART_0/make_RX/receive_count_RNO_0\[1\]/Y  COREUART_0/make_RX/receive_count_RNO\[1\]/C  COREUART_0/make_RX/receive_count_RNO\[1\]/Y  COREUART_0/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[9\]/CLK  LED_blink_0/CLK_5Hz\[9\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_31/B  LED_blink_0/un3_CLK_5Hz_1_I_31/Y  LED_blink_0/un3_CLK_5Hz_1_I_32/A  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[3\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[3\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNIQ65I1\[3\]/B  COREUART_1/make_TX/xmit_bit_sel_RNIQ65I1\[3\]/Y  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/B  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_1/make_TX/xmit_state_RNO\[3\]/B  COREUART_1/make_TX/xmit_state_RNO\[3\]/Y  COREUART_1/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[3\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[3\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNIM6IF1\[3\]/B  COREUART_0/make_TX/xmit_bit_sel_RNIM6IF1\[3\]/Y  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/B  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_0/make_TX/xmit_state_RNO\[3\]/B  COREUART_0/make_TX/xmit_state_RNO\[3\]/Y  COREUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/count\[0\]/CLK  MAGA_control_0/count\[0\]/Q  MAGA_control_0/count_RNI9JRN\[1\]/B  MAGA_control_0/count_RNI9JRN\[1\]/Y  MAGA_control_0/count_RNI58461\[1\]/A  MAGA_control_0/count_RNI58461\[1\]/Y  MAGA_control_0/TX_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[5\]/CLK  LED_blink_0/CLK_5Hz\[5\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_16/C  LED_blink_0/un3_CLK_5Hz_1_I_16/Y  LED_blink_0/un3_CLK_5Hz_1_I_17/A  LED_blink_0/un3_CLK_5Hz_1_I_17/Y  LED_blink_0/CLK_5Hz_RNO\[6\]/C  LED_blink_0/CLK_5Hz_RNO\[6\]/Y  LED_blink_0/CLK_5Hz\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_31/C  LED_blink_0/un3_CLK_5Hz_1_I_31/Y  LED_blink_0/un3_CLK_5Hz_1_I_32/A  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[8\]/CLK  LED_blink_0/CLK_5Hz\[8\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_25/A  LED_blink_0/un3_CLK_5Hz_1_I_25/Y  LED_blink_0/un3_CLK_5Hz_1_I_26/A  LED_blink_0/un3_CLK_5Hz_1_I_26/Y  LED_blink_0/CLK_5Hz_RNO\[9\]/C  LED_blink_0/CLK_5Hz_RNO\[9\]/Y  LED_blink_0/CLK_5Hz\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNI0PPL\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNITCKE1\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  COREUART_1/make_TX/xmit_state_RNIC77M\[0\]/B  COREUART_1/make_TX/xmit_state_RNIC77M\[0\]/Y  COREUART_1/make_TX/fifo_read_en0_RNO/A  COREUART_1/make_TX/fifo_read_en0_RNO/Y  COREUART_1/make_TX/fifo_read_en0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  COREUART_0/make_TX/xmit_state_RNI9S86\[0\]/B  COREUART_0/make_TX/xmit_state_RNI9S86\[0\]/Y  COREUART_0/make_TX/fifo_read_en0_RNO/A  COREUART_0/make_TX/fifo_read_en0_RNO/Y  COREUART_0/make_TX/fifo_read_en0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/receive_count_RNO\[0\]/B  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/receive_count_RNO\[0\]/B  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/txrdy_int/CLK  COREUART_1/make_TX/txrdy_int/Q  UART_control_0/count_RNIKGTL\[1\]/A  UART_control_0/count_RNIKGTL\[1\]/Y  UART_control_0/TX_RNO\[0\]/A  UART_control_0/TX_RNO\[0\]/Y  UART_control_0/TX\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/B  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/B  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_dout_reg_empty/CLK  COREUART_1/rx_dout_reg_empty/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNIQ4KD/A  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNIQ4KD/Y  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO/A  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREUART_0/rx_dout_reg_empty/CLK  COREUART_0/rx_dout_reg_empty/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNINT3K/A  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNINT3K/Y  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/A  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/receive_count_RNO\[3\]/B  COREUART_1/make_RX/receive_count_RNO\[3\]/Y  COREUART_1/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/receive_count_RNO\[2\]/B  COREUART_1/make_RX/receive_count_RNO\[2\]/Y  COREUART_1/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/receive_count_RNO\[1\]/B  COREUART_1/make_RX/receive_count_RNO\[1\]/Y  COREUART_1/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/receive_count_RNO\[3\]/B  COREUART_0/make_RX/receive_count_RNO\[3\]/Y  COREUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/receive_count_RNO\[2\]/B  COREUART_0/make_RX/receive_count_RNO\[2\]/Y  COREUART_0/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/receive_count_RNO\[1\]/B  COREUART_0/make_RX/receive_count_RNO\[1\]/Y  COREUART_0/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[2\]/CLK  COREUART_1/make_RX/receive_count\[2\]/Q  COREUART_1/make_RX/receive_count_RNO_0\[3\]/B  COREUART_1/make_RX/receive_count_RNO_0\[3\]/Y  COREUART_1/make_RX/receive_count_RNO\[3\]/C  COREUART_1/make_RX/receive_count_RNO\[3\]/Y  COREUART_1/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[2\]/CLK  COREUART_0/make_RX/receive_count\[2\]/Q  COREUART_0/make_RX/receive_count_RNO_0\[3\]/B  COREUART_0/make_RX/receive_count_RNO_0\[3\]/Y  COREUART_0/make_RX/receive_count_RNO\[3\]/C  COREUART_0/make_RX/receive_count_RNO\[3\]/Y  COREUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[22\]/CLK  LED_blink_0/CLK_5Hz\[22\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_66/C  LED_blink_0/un3_CLK_5Hz_1_I_66/Y  LED_blink_0/un3_CLK_5Hz_1_I_69/C  LED_blink_0/un3_CLK_5Hz_1_I_69/Y  LED_blink_0/un3_CLK_5Hz_1_I_70/A  LED_blink_0/un3_CLK_5Hz_1_I_70/Y  LED_blink_0/CLK_5Hz\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[1\]/CLK  UART_control_0/count\[1\]/Q  UART_control_0/count_RNIKGTL\[1\]/B  UART_control_0/count_RNIKGTL\[1\]/Y  UART_control_0/TX_RNO\[0\]/A  UART_control_0/TX_RNO\[0\]/Y  UART_control_0/TX\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNI7E0S\[1\]/B  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNI7E0S\[1\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/txrdy_int/CLK  COREUART_1/make_TX/txrdy_int/Q  COREUART_1/make_TX/txrdy_int_RNIKBOU/C  COREUART_1/make_TX/txrdy_int_RNIKBOU/Y  COREUART_1/fifo_write_tx_RNO/A  COREUART_1/fifo_write_tx_RNO/Y  COREUART_1/fifo_write_tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNIBCDT\[0\]/B  COREUART_1/rx_state_RNIBCDT\[0\]/Y  COREUART_1/rx_dout_reg_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_state\[0\]/CLK  COREUART_1/rx_state\[0\]/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO/C  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT MAGA_control_0/TX_state/CLK  MAGA_control_0/TX_state/Q  MAGA_control_0/TX_state_RNITRS8/B  MAGA_control_0/TX_state_RNITRS8/Y  MAGA_control_0/TX_state_RNITRS8_0/A  MAGA_control_0/TX_state_RNITRS8_0/Y  COREUART_0/fifo_write_tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNI5MAC\[1\]/A  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNI5MAC\[1\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNIBCDT\[0\]/B  COREUART_1/rx_state_RNIBCDT\[0\]/Y  COREUART_1/rx_dout_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNIBCDT\[0\]/B  COREUART_1/rx_state_RNIBCDT\[0\]/Y  COREUART_1/rx_dout_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNIBCDT\[0\]/B  COREUART_1/rx_state_RNIBCDT\[0\]/Y  COREUART_1/rx_dout_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNIBCDT\[0\]/B  COREUART_1/rx_state_RNIBCDT\[0\]/Y  COREUART_1/rx_dout_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNIBCDT\[0\]/B  COREUART_1/rx_state_RNIBCDT\[0\]/Y  COREUART_1/rx_dout_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNIBCDT\[0\]/B  COREUART_1/rx_state_RNIBCDT\[0\]/Y  COREUART_1/rx_dout_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNIBCDT\[0\]/B  COREUART_1/rx_state_RNIBCDT\[0\]/Y  COREUART_1/rx_dout_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNIBCDT\[0\]/B  COREUART_1/rx_state_RNIBCDT\[0\]/Y  COREUART_1/rx_dout_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[2\]/CLK  COREUART_1/make_TX/xmit_state\[2\]/Q  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/A  COREUART_1/make_TX/xmit_state_RNISJ821\[2\]/Y  COREUART_1/make_TX/tx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[2\]/CLK  COREUART_0/make_TX/xmit_state\[2\]/Q  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/A  COREUART_0/make_TX/xmit_state_RNIPTQQ\[2\]/Y  COREUART_0/make_TX/tx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_TX/txrdy_int/CLK  COREUART_0/make_TX/txrdy_int/Q  MAGA_control_0/TX_state_RNITRS8/A  MAGA_control_0/TX_state_RNITRS8/Y  MAGA_control_0/TX_state_RNITRS8_0/A  MAGA_control_0/TX_state_RNITRS8_0/Y  COREUART_0/fifo_write_tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNI9K81\[0\]/B  COREUART_0/rx_state_RNI9K81\[0\]/Y  COREUART_0/rx_dout_reg_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/rx_state_RNO_0\[1\]/B  COREUART_1/make_RX/rx_state_RNO_0\[1\]/Y  COREUART_1/make_RX/rx_state\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/rx_state_RNO_0\[1\]/B  COREUART_0/make_RX/rx_state_RNO_0\[1\]/Y  COREUART_0/make_RX/rx_state\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/rx_state\[0\]/CLK  COREUART_0/rx_state\[0\]/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/C  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/TX_state/CLK  UART_control_0/TX_state/Q  COREUART_1/make_TX/txrdy_int_RNIKBOU/A  COREUART_1/make_TX/txrdy_int_RNIKBOU/Y  COREUART_1/fifo_write_tx_RNO/A  COREUART_1/fifo_write_tx_RNO/Y  COREUART_1/fifo_write_tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNI9K81\[0\]/B  COREUART_0/rx_state_RNI9K81\[0\]/Y  COREUART_0/rx_dout_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNI9K81\[0\]/B  COREUART_0/rx_state_RNI9K81\[0\]/Y  COREUART_0/rx_dout_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNI9K81\[0\]/B  COREUART_0/rx_state_RNI9K81\[0\]/Y  COREUART_0/rx_dout_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNI9K81\[0\]/B  COREUART_0/rx_state_RNI9K81\[0\]/Y  COREUART_0/rx_dout_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNI9K81\[0\]/B  COREUART_0/rx_state_RNI9K81\[0\]/Y  COREUART_0/rx_dout_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNI9K81\[0\]/B  COREUART_0/rx_state_RNI9K81\[0\]/Y  COREUART_0/rx_dout_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNI9K81\[0\]/B  COREUART_0/rx_state_RNI9K81\[0\]/Y  COREUART_0/rx_dout_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNI9K81\[0\]/B  COREUART_0/rx_state_RNI9K81\[0\]/Y  COREUART_0/rx_dout_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[2\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[2\]/Q  COREUART_1/make_TX/tx_RNO_1/S  COREUART_1/make_TX/tx_RNO_1/Y  COREUART_1/make_TX/tx_RNO_0/A  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[2\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[2\]/Q  COREUART_0/make_TX/tx_RNO_1/S  COREUART_0/make_TX/tx_RNO_1/Y  COREUART_0/make_TX/tx_RNO_0/A  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[9\]/CLK  LED_blink_0/CLK_5Hz\[9\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_26/B  LED_blink_0/un3_CLK_5Hz_1_I_26/Y  LED_blink_0/CLK_5Hz_RNO\[9\]/C  LED_blink_0/CLK_5Hz_RNO\[9\]/Y  LED_blink_0/CLK_5Hz\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[8\]/CLK  LED_blink_0/CLK_5Hz\[8\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_23/B  LED_blink_0/un3_CLK_5Hz_1_I_23/Y  LED_blink_0/CLK_5Hz_RNO\[8\]/C  LED_blink_0/CLK_5Hz_RNO\[8\]/Y  LED_blink_0/CLK_5Hz\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_17/B  LED_blink_0/un3_CLK_5Hz_1_I_17/Y  LED_blink_0/CLK_5Hz_RNO\[6\]/C  LED_blink_0/CLK_5Hz_RNO\[6\]/Y  LED_blink_0/CLK_5Hz\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[18\]/CLK  LED_blink_0/CLK_5Hz\[18\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_53/B  LED_blink_0/un3_CLK_5Hz_1_I_53/Y  LED_blink_0/CLK_5Hz_RNO\[18\]/C  LED_blink_0/CLK_5Hz_RNO\[18\]/Y  LED_blink_0/CLK_5Hz\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO/B  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[0\]/Q  COREUART_1/make_RX/fifo_write_RNO_1/B  COREUART_1/make_RX/fifo_write_RNO_1/Y  COREUART_1/make_RX/fifo_write_RNO/B  COREUART_1/make_RX/fifo_write_RNO/Y  COREUART_1/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[0\]/Q  COREUART_0/make_RX/fifo_write_RNO_1/B  COREUART_0/make_RX/fifo_write_RNO_1/Y  COREUART_0/make_RX/fifo_write_RNO/B  COREUART_0/make_RX/fifo_write_RNO/Y  COREUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[0\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNIPL7Q\[1\]/B  COREUART_1/make_RX/rx_bit_cnt_RNIPL7Q\[1\]/Y  COREUART_1/make_RX/rx_bit_cnt_RNO\[2\]/B  COREUART_1/make_RX/rx_bit_cnt_RNO\[2\]/Y  COREUART_1/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[0\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNIN9O3\[1\]/B  COREUART_0/make_RX/rx_bit_cnt_RNIN9O3\[1\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNO\[2\]/B  COREUART_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  COREUART_0/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNO_1\[0\]/S  COREUART_1/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/B  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNO_1\[0\]/S  COREUART_0/make_RX/rx_state_RNO_1\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/B  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[1\]/CLK  COREUART_1/make_RX/receive_count\[1\]/Q  COREUART_1/make_RX/receive_count_RNO_0\[1\]/C  COREUART_1/make_RX/receive_count_RNO_0\[1\]/Y  COREUART_1/make_RX/receive_count_RNO\[1\]/C  COREUART_1/make_RX/receive_count_RNO\[1\]/Y  COREUART_1/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[1\]/CLK  COREUART_0/make_RX/receive_count\[1\]/Q  COREUART_0/make_RX/receive_count_RNO_0\[1\]/C  COREUART_0/make_RX/receive_count_RNO_0\[1\]/Y  COREUART_0/make_RX/receive_count_RNO\[1\]/C  COREUART_0/make_RX/receive_count_RNO\[1\]/Y  COREUART_0/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNI7E0S\[1\]/B  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNI7E0S\[1\]/Y  COREUART_1/make_CLOCK_GEN/xmit_clock_RNO/C  COREUART_1/make_CLOCK_GEN/xmit_clock_RNO/Y  COREUART_1/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[19\]/CLK  LED_blink_0/CLK_5Hz\[19\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_56/B  LED_blink_0/un3_CLK_5Hz_1_I_56/Y  LED_blink_0/CLK_5Hz_RNO\[19\]/C  LED_blink_0/CLK_5Hz_RNO\[19\]/Y  LED_blink_0/CLK_5Hz\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_8/B  LED_blink_0/un3_CLK_5Hz_1_I_8/Y  LED_blink_0/un3_CLK_5Hz_1_I_9/A  LED_blink_0/un3_CLK_5Hz_1_I_9/Y  LED_blink_0/CLK_5Hz\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_13/B  LED_blink_0/un3_CLK_5Hz_1_I_13/Y  LED_blink_0/un3_CLK_5Hz_1_I_14/A  LED_blink_0/un3_CLK_5Hz_1_I_14/Y  LED_blink_0/CLK_5Hz\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[0\]/CLK  COREUART_1/make_RX/rx_state\[0\]/Q  COREUART_1/make_RX/fifo_write_RNO_0/B  COREUART_1/make_RX/fifo_write_RNO_0/Y  COREUART_1/make_RX/fifo_write_RNO/A  COREUART_1/make_RX/fifo_write_RNO/Y  COREUART_1/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[0\]/CLK  COREUART_0/make_RX/rx_state\[0\]/Q  COREUART_0/make_RX/fifo_write_RNO_0/B  COREUART_0/make_RX/fifo_write_RNO_0/Y  COREUART_0/make_RX/fifo_write_RNO/A  COREUART_0/make_RX/fifo_write_RNO/Y  COREUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/samples\[1\]/CLK  COREUART_1/make_RX/samples\[1\]/Q  COREUART_1/make_RX/samples_RNI2N071\[0\]/C  COREUART_1/make_RX/samples_RNI2N071\[0\]/Y  COREUART_1/make_RX/rx_shift_RNO\[7\]/A  COREUART_1/make_RX/rx_shift_RNO\[7\]/Y  COREUART_1/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/samples\[1\]/CLK  COREUART_0/make_RX/samples\[1\]/Q  COREUART_0/make_RX/samples_RNIVTTB1\[0\]/C  COREUART_0/make_RX/samples_RNIVTTB1\[0\]/Y  COREUART_0/make_RX/rx_shift_RNO\[7\]/A  COREUART_0/make_RX/rx_shift_RNO\[7\]/Y  COREUART_0/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNI5MAC\[1\]/B  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNI5MAC\[1\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/B  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[2\]/CLK  COREUART_1/make_RX/receive_count\[2\]/Q  COREUART_1/make_RX/rx_state_RNO_0\[0\]/S  COREUART_1/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_1/make_RX/rx_state_RNO\[0\]/A  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[2\]/CLK  COREUART_0/make_RX/receive_count\[2\]/Q  COREUART_0/make_RX/rx_state_RNO_0\[0\]/S  COREUART_0/make_RX/rx_state_RNO_0\[0\]/Y  COREUART_0/make_RX/rx_state_RNO\[0\]/A  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[2\]/CLK  COREUART_1/make_RX/receive_count\[2\]/Q  COREUART_1/make_RX/receive_count_RNO_0\[2\]/A  COREUART_1/make_RX/receive_count_RNO_0\[2\]/Y  COREUART_1/make_RX/receive_count_RNO\[2\]/C  COREUART_1/make_RX/receive_count_RNO\[2\]/Y  COREUART_1/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[2\]/CLK  COREUART_0/make_RX/receive_count\[2\]/Q  COREUART_0/make_RX/receive_count_RNO_0\[2\]/A  COREUART_0/make_RX/receive_count_RNO_0\[2\]/Y  COREUART_0/make_RX/receive_count_RNO\[2\]/C  COREUART_0/make_RX/receive_count_RNO\[2\]/Y  COREUART_0/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[3\]/CLK  COREUART_1/make_RX/receive_count\[3\]/Q  COREUART_1/make_RX/receive_count_RNO_0\[3\]/C  COREUART_1/make_RX/receive_count_RNO_0\[3\]/Y  COREUART_1/make_RX/receive_count_RNO\[3\]/C  COREUART_1/make_RX/receive_count_RNO\[3\]/Y  COREUART_1/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[3\]/CLK  COREUART_0/make_RX/receive_count\[3\]/Q  COREUART_0/make_RX/receive_count_RNO_0\[3\]/C  COREUART_0/make_RX/receive_count_RNO_0\[3\]/Y  COREUART_0/make_RX/receive_count_RNO\[3\]/C  COREUART_0/make_RX/receive_count_RNO\[3\]/Y  COREUART_0/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_6/A  LED_blink_0/un3_CLK_5Hz_1_I_6/Y  LED_blink_0/un3_CLK_5Hz_1_I_7/A  LED_blink_0/un3_CLK_5Hz_1_I_7/Y  LED_blink_0/CLK_5Hz\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_11/A  LED_blink_0/un3_CLK_5Hz_1_I_11/Y  LED_blink_0/un3_CLK_5Hz_1_I_12/A  LED_blink_0/un3_CLK_5Hz_1_I_12/Y  LED_blink_0/CLK_5Hz\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNI5MAC\[1\]/A  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNI5MAC\[1\]/Y  COREUART_0/make_CLOCK_GEN/xmit_clock_RNO/C  COREUART_0/make_CLOCK_GEN/xmit_clock_RNO/Y  COREUART_0/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[2\]/CLK  LED_blink_0/CLK_5Hz\[2\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_8/C  LED_blink_0/un3_CLK_5Hz_1_I_8/Y  LED_blink_0/un3_CLK_5Hz_1_I_9/A  LED_blink_0/un3_CLK_5Hz_1_I_9/Y  LED_blink_0/CLK_5Hz\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[4\]/CLK  LED_blink_0/CLK_5Hz\[4\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_13/C  LED_blink_0/un3_CLK_5Hz_1_I_13/Y  LED_blink_0/un3_CLK_5Hz_1_I_14/A  LED_blink_0/un3_CLK_5Hz_1_I_14/Y  LED_blink_0/CLK_5Hz\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[9\]/CLK  LED_blink_0/CLK_5Hz\[9\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_27/C  LED_blink_0/un3_CLK_5Hz_1_I_27/Y  LED_blink_0/un3_CLK_5Hz_1_I_28/A  LED_blink_0/un3_CLK_5Hz_1_I_28/Y  LED_blink_0/CLK_5Hz\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[6\]/CLK  LED_blink_0/CLK_5Hz\[6\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_19/C  LED_blink_0/un3_CLK_5Hz_1_I_19/Y  LED_blink_0/un3_CLK_5Hz_1_I_20/A  LED_blink_0/un3_CLK_5Hz_1_I_20/Y  LED_blink_0/CLK_5Hz\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[12\]/CLK  LED_blink_0/CLK_5Hz\[12\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_36/C  LED_blink_0/un3_CLK_5Hz_1_I_36/Y  LED_blink_0/un3_CLK_5Hz_1_I_37/A  LED_blink_0/un3_CLK_5Hz_1_I_37/Y  LED_blink_0/CLK_5Hz\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[15\]/CLK  LED_blink_0/CLK_5Hz\[15\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_45/C  LED_blink_0/un3_CLK_5Hz_1_I_45/Y  LED_blink_0/un3_CLK_5Hz_1_I_46/A  LED_blink_0/un3_CLK_5Hz_1_I_46/Y  LED_blink_0/CLK_5Hz\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNI7E0S\[1\]/B  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNI7E0S\[1\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/A  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[0\]/CLK  LED_blink_0/CLK_5Hz\[0\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_6/B  LED_blink_0/un3_CLK_5Hz_1_I_6/Y  LED_blink_0/un3_CLK_5Hz_1_I_7/A  LED_blink_0/un3_CLK_5Hz_1_I_7/Y  LED_blink_0/CLK_5Hz\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[8\]/CLK  LED_blink_0/CLK_5Hz\[8\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_27/B  LED_blink_0/un3_CLK_5Hz_1_I_27/Y  LED_blink_0/un3_CLK_5Hz_1_I_28/A  LED_blink_0/un3_CLK_5Hz_1_I_28/Y  LED_blink_0/CLK_5Hz\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[1\]/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNI7E0S\[1\]/A  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNI7E0S\[1\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[1\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[1\]/Q  COREUART_1/make_RX/fifo_write_RNO_1/A  COREUART_1/make_RX/fifo_write_RNO_1/Y  COREUART_1/make_RX/fifo_write_RNO/B  COREUART_1/make_RX/fifo_write_RNO/Y  COREUART_1/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[1\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[1\]/Q  COREUART_0/make_RX/fifo_write_RNO_1/A  COREUART_0/make_RX/fifo_write_RNO_1/Y  COREUART_0/make_RX/fifo_write_RNO/B  COREUART_0/make_RX/fifo_write_RNO/Y  COREUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[0\]/CLK  UART_control_0/count\[0\]/Q  UART_control_0/count_RNIKGTL\[1\]/C  UART_control_0/count_RNIKGTL\[1\]/Y  UART_control_0/TX_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[2\]/CLK  COREUART_1/make_TX/xmit_state\[2\]/Q  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/C  COREUART_1/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_1/make_TX/xmit_state_RNO\[3\]/B  COREUART_1/make_TX/xmit_state_RNO\[3\]/Y  COREUART_1/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[2\]/CLK  COREUART_0/make_TX/xmit_state\[2\]/Q  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/C  COREUART_0/make_TX/xmit_state_RNO_0\[3\]/Y  COREUART_0/make_TX/xmit_state_RNO\[3\]/B  COREUART_0/make_TX/xmit_state_RNO\[3\]/Y  COREUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNI5MAC\[1\]/A  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNI5MAC\[1\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/A  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk1.RXRDY/CLK  COREUART_1/genblk1.RXRDY/Q  COREUART_1/rx_dout_reg_empty_RNO/A  COREUART_1/rx_dout_reg_empty_RNO/Y  COREUART_1/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[3\]/CLK  COREUART_1/make_TX/xmit_state\[3\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNO\[0\]/A  COREUART_1/make_TX/xmit_bit_sel_RNO\[0\]/Y  COREUART_1/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[3\]/CLK  COREUART_0/make_TX/xmit_state\[3\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNO\[0\]/A  COREUART_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  COREUART_0/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[2\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[2\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNO_0\[3\]/A  COREUART_1/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  COREUART_1/make_RX/rx_bit_cnt_RNO\[3\]/B  COREUART_1/make_RX/rx_bit_cnt_RNO\[3\]/Y  COREUART_1/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[2\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[2\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNO_0\[3\]/A  COREUART_0/make_RX/rx_bit_cnt_RNO_0\[3\]/Y  COREUART_0/make_RX/rx_bit_cnt_RNO\[3\]/B  COREUART_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  COREUART_0/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[2\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[2\]/Q  COREUART_1/make_RX/fifo_write_RNO_0/C  COREUART_1/make_RX/fifo_write_RNO_0/Y  COREUART_1/make_RX/fifo_write_RNO/A  COREUART_1/make_RX/fifo_write_RNO/Y  COREUART_1/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[2\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[2\]/Q  COREUART_0/make_RX/fifo_write_RNO_0/C  COREUART_0/make_RX/fifo_write_RNO_0/Y  COREUART_0/make_RX/fifo_write_RNO/A  COREUART_0/make_RX/fifo_write_RNO/Y  COREUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[0\]/CLK  LED_blink_0/CLK_5Hz\[0\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_8/A  LED_blink_0/un3_CLK_5Hz_1_I_8/Y  LED_blink_0/un3_CLK_5Hz_1_I_9/A  LED_blink_0/un3_CLK_5Hz_1_I_9/Y  LED_blink_0/CLK_5Hz\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  COREUART_1/make_TX/xmit_state_RNO\[0\]/A  COREUART_1/make_TX/xmit_state_RNO\[0\]/Y  COREUART_1/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  COREUART_0/make_TX/xmit_state_RNO\[0\]/A  COREUART_0/make_TX/xmit_state_RNO\[0\]/Y  COREUART_0/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  COREUART_1/make_TX/xmit_state_RNIC77M\[0\]/B  COREUART_1/make_TX/xmit_state_RNIC77M\[0\]/Y  COREUART_1/make_TX/xmit_state\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  COREUART_0/make_TX/xmit_state_RNI9S86\[0\]/B  COREUART_0/make_TX/xmit_state_RNI9S86\[0\]/Y  COREUART_0/make_TX/xmit_state\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk1.RXRDY/CLK  COREUART_0/genblk1.RXRDY/Q  MAGA_control_0/count_RNO\[1\]/C  MAGA_control_0/count_RNO\[1\]/Y  MAGA_control_0/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk1.RXRDY/CLK  COREUART_1/genblk1.RXRDY/Q  UART_control_0/count_RNO\[1\]/C  UART_control_0/count_RNO\[1\]/Y  UART_control_0/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/txrdy_int/CLK  COREUART_1/make_TX/txrdy_int/Q  COREUART_1/make_TX/txrdy_int_RNIKBOU/C  COREUART_1/make_TX/txrdy_int_RNIKBOU/Y  COREUART_1/tx_hold_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/txrdy_int/CLK  COREUART_1/make_TX/txrdy_int/Q  COREUART_1/make_TX/txrdy_int_RNIKBOU/C  COREUART_1/make_TX/txrdy_int_RNIKBOU/Y  COREUART_1/tx_hold_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/txrdy_int/CLK  COREUART_1/make_TX/txrdy_int/Q  COREUART_1/make_TX/txrdy_int_RNIKBOU/C  COREUART_1/make_TX/txrdy_int_RNIKBOU/Y  COREUART_1/tx_hold_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/txrdy_int/CLK  COREUART_1/make_TX/txrdy_int/Q  COREUART_1/make_TX/txrdy_int_RNIKBOU/C  COREUART_1/make_TX/txrdy_int_RNIKBOU/Y  COREUART_1/tx_hold_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/txrdy_int/CLK  COREUART_1/make_TX/txrdy_int/Q  COREUART_1/make_TX/txrdy_int_RNIKBOU/C  COREUART_1/make_TX/txrdy_int_RNIKBOU/Y  COREUART_1/tx_hold_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/txrdy_int/CLK  COREUART_1/make_TX/txrdy_int/Q  COREUART_1/make_TX/txrdy_int_RNIKBOU/C  COREUART_1/make_TX/txrdy_int_RNIKBOU/Y  COREUART_1/tx_hold_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/txrdy_int/CLK  COREUART_1/make_TX/txrdy_int/Q  COREUART_1/make_TX/txrdy_int_RNIKBOU/C  COREUART_1/make_TX/txrdy_int_RNIKBOU/Y  COREUART_1/tx_hold_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/txrdy_int/CLK  COREUART_1/make_TX/txrdy_int/Q  COREUART_1/make_TX/txrdy_int_RNIKBOU/C  COREUART_1/make_TX/txrdy_int_RNIKBOU/Y  COREUART_1/tx_hold_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[11\]/CLK  LED_blink_0/CLK_5Hz\[11\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_32/B  LED_blink_0/un3_CLK_5Hz_1_I_32/Y  LED_blink_0/CLK_5Hz_RNO\[11\]/C  LED_blink_0/CLK_5Hz_RNO\[11\]/Y  LED_blink_0/CLK_5Hz\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[14\]/CLK  LED_blink_0/CLK_5Hz\[14\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_40/B  LED_blink_0/un3_CLK_5Hz_1_I_40/Y  LED_blink_0/CLK_5Hz_RNO\[14\]/C  LED_blink_0/CLK_5Hz_RNO\[14\]/Y  LED_blink_0/CLK_5Hz\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[22\]/CLK  LED_blink_0/CLK_5Hz\[22\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_65/B  LED_blink_0/un3_CLK_5Hz_1_I_65/Y  LED_blink_0/CLK_5Hz_RNO\[22\]/C  LED_blink_0/CLK_5Hz_RNO\[22\]/Y  LED_blink_0/CLK_5Hz\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk1.RXRDY/CLK  COREUART_1/genblk1.RXRDY/Q  UART_control_0/count_RNO\[0\]/A  UART_control_0/count_RNO\[0\]/Y  UART_control_0/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk1.RXRDY/CLK  COREUART_0/genblk1.RXRDY/Q  MAGA_control_0/count_RNO\[0\]/A  MAGA_control_0/count_RNO\[0\]/Y  MAGA_control_0/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/TX_state/CLK  MAGA_control_0/TX_state/Q  MAGA_control_0/TX_state_RNITRS8/B  MAGA_control_0/TX_state_RNITRS8/Y  COREUART_0/tx_hold_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT MAGA_control_0/TX_state/CLK  MAGA_control_0/TX_state/Q  MAGA_control_0/TX_state_RNITRS8/B  MAGA_control_0/TX_state_RNITRS8/Y  COREUART_0/tx_hold_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT MAGA_control_0/TX_state/CLK  MAGA_control_0/TX_state/Q  MAGA_control_0/TX_state_RNITRS8/B  MAGA_control_0/TX_state_RNITRS8/Y  COREUART_0/tx_hold_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT MAGA_control_0/TX_state/CLK  MAGA_control_0/TX_state/Q  MAGA_control_0/TX_state_RNITRS8/B  MAGA_control_0/TX_state_RNITRS8/Y  COREUART_0/tx_hold_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT MAGA_control_0/TX_state/CLK  MAGA_control_0/TX_state/Q  MAGA_control_0/TX_state_RNITRS8/B  MAGA_control_0/TX_state_RNITRS8/Y  COREUART_0/tx_hold_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT MAGA_control_0/TX_state/CLK  MAGA_control_0/TX_state/Q  MAGA_control_0/TX_state_RNITRS8/B  MAGA_control_0/TX_state_RNITRS8/Y  COREUART_0/tx_hold_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT MAGA_control_0/TX_state/CLK  MAGA_control_0/TX_state/Q  MAGA_control_0/TX_state_RNITRS8/B  MAGA_control_0/TX_state_RNITRS8/Y  COREUART_0/tx_hold_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT MAGA_control_0/TX_state/CLK  MAGA_control_0/TX_state/Q  MAGA_control_0/TX_state_RNITRS8/B  MAGA_control_0/TX_state_RNITRS8/Y  COREUART_0/tx_hold_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[1\]/CLK  LED_blink_0/CLK_5Hz\[1\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_5/B  LED_blink_0/un3_CLK_5Hz_1_I_5/Y  LED_blink_0/CLK_5Hz\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[3\]/CLK  LED_blink_0/CLK_5Hz\[3\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_9/B  LED_blink_0/un3_CLK_5Hz_1_I_9/Y  LED_blink_0/CLK_5Hz\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[0\]/CLK  COREUART_1/make_TX/xmit_state\[0\]/Q  COREUART_1/make_TX/xmit_state_RNIC77M\[0\]/A  COREUART_1/make_TX/xmit_state_RNIC77M\[0\]/Y  COREUART_1/make_TX/fifo_read_en0_RNO/A  COREUART_1/make_TX/fifo_read_en0_RNO/Y  COREUART_1/make_TX/fifo_read_en0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[0\]/CLK  COREUART_0/make_TX/xmit_state\[0\]/Q  COREUART_0/make_TX/xmit_state_RNI9S86\[0\]/A  COREUART_0/make_TX/xmit_state_RNI9S86\[0\]/Y  COREUART_0/make_TX/fifo_read_en0_RNO/A  COREUART_0/make_TX/fifo_read_en0_RNO/Y  COREUART_0/make_TX/fifo_read_en0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[3\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[3\]/Q  COREUART_1/make_TX/tx_RNO_0/B  COREUART_1/make_TX/tx_RNO_0/Y  COREUART_1/make_TX/tx_RNO/B  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[3\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[3\]/Q  COREUART_0/make_TX/tx_RNO_0/B  COREUART_0/make_TX/tx_RNO_0/Y  COREUART_0/make_TX/tx_RNO/B  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk1.RXRDY/CLK  COREUART_1/genblk1.RXRDY/Q  UART_control_0/RX_data_3\[1\]/A  UART_control_0/RX_data_3\[1\]/Y  UART_control_0/RX_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk1.RXRDY/CLK  COREUART_1/genblk1.RXRDY/Q  UART_control_0/RX_data_3\[2\]/A  UART_control_0/RX_data_3\[2\]/Y  UART_control_0/RX_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk1.RXRDY/CLK  COREUART_1/genblk1.RXRDY/Q  UART_control_0/RX_data_3\[3\]/A  UART_control_0/RX_data_3\[3\]/Y  UART_control_0/RX_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk1.RXRDY/CLK  COREUART_1/genblk1.RXRDY/Q  UART_control_0/RX_data_3\[4\]/A  UART_control_0/RX_data_3\[4\]/Y  UART_control_0/RX_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk1.RXRDY/CLK  COREUART_1/genblk1.RXRDY/Q  UART_control_0/RX_data_3\[5\]/A  UART_control_0/RX_data_3\[5\]/Y  UART_control_0/RX_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk1.RXRDY/CLK  COREUART_1/genblk1.RXRDY/Q  UART_control_0/RX_data_3\[6\]/A  UART_control_0/RX_data_3\[6\]/Y  UART_control_0/RX_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk1.RXRDY/CLK  COREUART_1/genblk1.RXRDY/Q  UART_control_0/RX_data_3\[7\]/A  UART_control_0/RX_data_3\[7\]/Y  UART_control_0/RX_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk1.RXRDY/CLK  COREUART_1/genblk1.RXRDY/Q  UART_control_0/RX_data_3\[0\]/A  UART_control_0/RX_data_3\[0\]/Y  UART_control_0/RX_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk1.RXRDY/CLK  COREUART_0/genblk1.RXRDY/Q  MAGA_control_0/RX_data_3\[1\]/A  MAGA_control_0/RX_data_3\[1\]/Y  MAGA_control_0/RX_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk1.RXRDY/CLK  COREUART_0/genblk1.RXRDY/Q  MAGA_control_0/RX_data_3\[2\]/A  MAGA_control_0/RX_data_3\[2\]/Y  MAGA_control_0/RX_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk1.RXRDY/CLK  COREUART_0/genblk1.RXRDY/Q  MAGA_control_0/RX_data_3\[3\]/A  MAGA_control_0/RX_data_3\[3\]/Y  MAGA_control_0/RX_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk1.RXRDY/CLK  COREUART_0/genblk1.RXRDY/Q  MAGA_control_0/RX_data_3\[4\]/A  MAGA_control_0/RX_data_3\[4\]/Y  MAGA_control_0/RX_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk1.RXRDY/CLK  COREUART_0/genblk1.RXRDY/Q  MAGA_control_0/RX_data_3\[5\]/A  MAGA_control_0/RX_data_3\[5\]/Y  MAGA_control_0/RX_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk1.RXRDY/CLK  COREUART_0/genblk1.RXRDY/Q  MAGA_control_0/RX_data_3\[6\]/A  MAGA_control_0/RX_data_3\[6\]/Y  MAGA_control_0/RX_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk1.RXRDY/CLK  COREUART_0/genblk1.RXRDY/Q  MAGA_control_0/RX_data_3\[7\]/A  MAGA_control_0/RX_data_3\[7\]/Y  MAGA_control_0/RX_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk1.RXRDY/CLK  COREUART_0/genblk1.RXRDY/Q  MAGA_control_0/RX_data_3\[0\]/A  MAGA_control_0/RX_data_3\[0\]/Y  MAGA_control_0/RX_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[3\]/CLK  COREUART_1/make_TX/xmit_state\[3\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNO\[1\]/C  COREUART_1/make_TX/xmit_bit_sel_RNO\[1\]/Y  COREUART_1/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[3\]/CLK  COREUART_1/make_TX/xmit_state\[3\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNO\[2\]/C  COREUART_1/make_TX/xmit_bit_sel_RNO\[2\]/Y  COREUART_1/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[3\]/CLK  COREUART_1/make_TX/xmit_state\[3\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNO\[3\]/C  COREUART_1/make_TX/xmit_bit_sel_RNO\[3\]/Y  COREUART_1/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[3\]/CLK  COREUART_0/make_TX/xmit_state\[3\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNO\[1\]/C  COREUART_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  COREUART_0/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[3\]/CLK  COREUART_0/make_TX/xmit_state\[3\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNO\[2\]/C  COREUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  COREUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[3\]/CLK  COREUART_0/make_TX/xmit_state\[3\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNO\[3\]/C  COREUART_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  COREUART_0/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[3\]/CLK  COREUART_1/make_TX/xmit_state\[3\]/Q  COREUART_1/make_TX/xmit_state_RNO\[3\]/A  COREUART_1/make_TX/xmit_state_RNO\[3\]/Y  COREUART_1/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[3\]/CLK  COREUART_0/make_TX/xmit_state\[3\]/Q  COREUART_0/make_TX/xmit_state_RNO\[3\]/A  COREUART_0/make_TX/xmit_state_RNO\[3\]/Y  COREUART_0/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[3\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[3\]/Q  COREUART_1/make_RX/fifo_write_RNO_0/A  COREUART_1/make_RX/fifo_write_RNO_0/Y  COREUART_1/make_RX/fifo_write_RNO/A  COREUART_1/make_RX/fifo_write_RNO/Y  COREUART_1/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[3\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[3\]/Q  COREUART_0/make_RX/fifo_write_RNO_0/A  COREUART_0/make_RX/fifo_write_RNO_0/Y  COREUART_0/make_RX/fifo_write_RNO/A  COREUART_0/make_RX/fifo_write_RNO/Y  COREUART_0/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[3\]/CLK  COREUART_1/make_TX/xmit_state\[3\]/Q  COREUART_1/make_TX/xmit_state_RNO\[5\]/B  COREUART_1/make_TX/xmit_state_RNO\[5\]/Y  COREUART_1/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[3\]/CLK  COREUART_0/make_TX/xmit_state\[3\]/Q  COREUART_0/make_TX/xmit_state_RNO\[5\]/B  COREUART_0/make_TX/xmit_state_RNO\[5\]/Y  COREUART_0/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[2\]/CLK  LED_blink_0/CLK_5Hz\[2\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_7/B  LED_blink_0/un3_CLK_5Hz_1_I_7/Y  LED_blink_0/CLK_5Hz\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[4\]/CLK  LED_blink_0/CLK_5Hz\[4\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_12/B  LED_blink_0/un3_CLK_5Hz_1_I_12/Y  LED_blink_0/CLK_5Hz\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[12\]/CLK  LED_blink_0/CLK_5Hz\[12\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_35/B  LED_blink_0/un3_CLK_5Hz_1_I_35/Y  LED_blink_0/CLK_5Hz\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[15\]/CLK  LED_blink_0/CLK_5Hz\[15\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_43/B  LED_blink_0/un3_CLK_5Hz_1_I_43/Y  LED_blink_0/CLK_5Hz\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/receive_count\[0\]/CLK  COREUART_1/make_RX/receive_count\[0\]/Q  COREUART_1/make_RX/receive_count_RNO\[0\]/C  COREUART_1/make_RX/receive_count_RNO\[0\]/Y  COREUART_1/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/receive_count\[0\]/CLK  COREUART_0/make_RX/receive_count\[0\]/Q  COREUART_0/make_RX/receive_count_RNO\[0\]/C  COREUART_0/make_RX/receive_count_RNO\[0\]/Y  COREUART_0/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD0  COREUART_1/genblk3.rx_fifo/DO\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD1  COREUART_1/genblk3.rx_fifo/DO\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD2  COREUART_1/genblk3.rx_fifo/DO\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD3  COREUART_1/genblk3.rx_fifo/DO\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD4  COREUART_1/genblk3.rx_fifo/DO\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD5  COREUART_1/genblk3.rx_fifo/DO\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD6  COREUART_1/genblk3.rx_fifo/DO\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD7  COREUART_1/genblk3.rx_fifo/DO\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD0  COREUART_1/genblk2.tx_fifo/DO\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD1  COREUART_1/genblk2.tx_fifo/DO\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD2  COREUART_1/genblk2.tx_fifo/DO\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD3  COREUART_1/genblk2.tx_fifo/DO\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD4  COREUART_1/genblk2.tx_fifo/DO\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD5  COREUART_1/genblk2.tx_fifo/DO\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD6  COREUART_1/genblk2.tx_fifo/DO\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/RD7  COREUART_1/genblk2.tx_fifo/DO\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD0  COREUART_0/genblk3.rx_fifo/DO\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD1  COREUART_0/genblk3.rx_fifo/DO\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD2  COREUART_0/genblk3.rx_fifo/DO\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD3  COREUART_0/genblk3.rx_fifo/DO\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD4  COREUART_0/genblk3.rx_fifo/DO\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD5  COREUART_0/genblk3.rx_fifo/DO\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD6  COREUART_0/genblk3.rx_fifo/DO\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD7  COREUART_0/genblk3.rx_fifo/DO\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD0  COREUART_0/genblk2.tx_fifo/DO\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD1  COREUART_0/genblk2.tx_fifo/DO\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD2  COREUART_0/genblk2.tx_fifo/DO\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD3  COREUART_0/genblk2.tx_fifo/DO\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD4  COREUART_0/genblk2.tx_fifo/DO\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD5  COREUART_0/genblk2.tx_fifo/DO\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD6  COREUART_0/genblk2.tx_fifo/DO\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/RD7  COREUART_0/genblk2.tx_fifo/DO\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[1\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[1\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNO\[1\]/B  COREUART_1/make_TX/xmit_bit_sel_RNO\[1\]/Y  COREUART_1/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[1\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[1\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNO\[1\]/B  COREUART_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  COREUART_0/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[5\]/CLK  LED_blink_0/CLK_5Hz\[5\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_14/B  LED_blink_0/un3_CLK_5Hz_1_I_14/Y  LED_blink_0/CLK_5Hz\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[10\]/CLK  LED_blink_0/CLK_5Hz\[10\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_28/B  LED_blink_0/un3_CLK_5Hz_1_I_28/Y  LED_blink_0/CLK_5Hz\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[7\]/CLK  LED_blink_0/CLK_5Hz\[7\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_20/B  LED_blink_0/un3_CLK_5Hz_1_I_20/Y  LED_blink_0/CLK_5Hz\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[13\]/CLK  LED_blink_0/CLK_5Hz\[13\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_37/B  LED_blink_0/un3_CLK_5Hz_1_I_37/Y  LED_blink_0/CLK_5Hz\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[16\]/CLK  LED_blink_0/CLK_5Hz\[16\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_46/B  LED_blink_0/un3_CLK_5Hz_1_I_46/Y  LED_blink_0/CLK_5Hz\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[21\]/CLK  LED_blink_0/CLK_5Hz\[21\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_62/B  LED_blink_0/un3_CLK_5Hz_1_I_62/Y  LED_blink_0/CLK_5Hz\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNO\[1\]/B  COREUART_1/rx_state_RNO\[1\]/Y  COREUART_1/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[3\]/CLK  COREUART_1/make_TX/xmit_state\[3\]/Q  COREUART_1/make_TX/tx_RNO/S  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[3\]/CLK  COREUART_0/make_TX/xmit_state\[3\]/Q  COREUART_0/make_TX/tx_RNO/S  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[1\]/CLK  COREUART_1/make_TX/xmit_state\[1\]/Q  COREUART_1/make_TX/xmit_state_RNIRI821\[1\]/A  COREUART_1/make_TX/xmit_state_RNIRI821\[1\]/Y  COREUART_1/make_TX/xmit_state_RNI95OQ1\[6\]/A  COREUART_1/make_TX/xmit_state_RNI95OQ1\[6\]/Y  COREUART_1/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[1\]/CLK  COREUART_0/make_TX/xmit_state\[1\]/Q  COREUART_0/make_TX/xmit_state_RNIOSQQ\[1\]/A  COREUART_0/make_TX/xmit_state_RNIOSQQ\[1\]/Y  COREUART_0/make_TX/xmit_state_RNI43RS\[6\]/A  COREUART_0/make_TX/xmit_state_RNI43RS\[6\]/Y  COREUART_0/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/rx_state\[1\]/CLK  COREUART_1/rx_state\[1\]/Q  COREUART_1/rx_state_RNO\[0\]/A  COREUART_1/rx_state_RNO\[0\]/Y  COREUART_1/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[0\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNO\[0\]/C  COREUART_1/make_TX/xmit_bit_sel_RNO\[0\]/Y  COREUART_1/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[0\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNO\[0\]/C  COREUART_0/make_TX/xmit_bit_sel_RNO\[0\]/Y  COREUART_0/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk1.RXRDY/CLK  COREUART_0/genblk1.RXRDY/Q  COREUART_0/rx_dout_reg_empty_RNO/B  COREUART_0/rx_dout_reg_empty_RNO/Y  COREUART_0/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/samples\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/samples\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/rx_state\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_RX/samples\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_clock/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/samples\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/samples\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/rx_state\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_RX/samples\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_clock/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[0\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNO\[1\]/A  COREUART_1/make_RX/rx_bit_cnt_RNO\[1\]/Y  COREUART_1/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[0\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNO\[1\]/A  COREUART_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  COREUART_0/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[0\]/CLK  COREUART_1/make_RX/rx_state\[0\]/Q  COREUART_1/make_RX/rx_state_RNO_0\[1\]/A  COREUART_1/make_RX/rx_state_RNO_0\[1\]/Y  COREUART_1/make_RX/rx_state\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[0\]/CLK  COREUART_0/make_RX/rx_state\[0\]/Q  COREUART_0/make_RX/rx_state_RNO_0\[1\]/A  COREUART_0/make_RX/rx_state_RNO_0\[1\]/Y  COREUART_0/make_RX/rx_state\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[0\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNO\[1\]/A  COREUART_1/make_TX/xmit_bit_sel_RNO\[1\]/Y  COREUART_1/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[0\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[0\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNO\[1\]/A  COREUART_0/make_TX/xmit_bit_sel_RNO\[1\]/Y  COREUART_0/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[1\]/CLK  COREUART_1/make_RX/rx_state\[1\]/Q  COREUART_1/make_RX/rx_state_RNO\[1\]/S  COREUART_1/make_RX/rx_state_RNO\[1\]/Y  COREUART_1/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[1\]/CLK  COREUART_0/make_RX/rx_state\[1\]/Q  COREUART_0/make_RX/rx_state_RNO\[1\]/S  COREUART_0/make_RX/rx_state_RNO\[1\]/Y  COREUART_0/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[2\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[2\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNO\[2\]/A  COREUART_1/make_RX/rx_bit_cnt_RNO\[2\]/Y  COREUART_1/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[2\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[2\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNO\[2\]/A  COREUART_0/make_RX/rx_bit_cnt_RNO\[2\]/Y  COREUART_0/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNO\[1\]/B  COREUART_0/rx_state_RNO\[1\]/Y  COREUART_0/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_state\[1\]/CLK  COREUART_0/rx_state\[1\]/Q  COREUART_0/rx_state_RNO\[0\]/A  COREUART_0/rx_state_RNO\[0\]/Y  COREUART_0/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_state\[0\]/CLK  COREUART_1/make_RX/rx_state\[0\]/Q  COREUART_1/make_RX/rx_state_RNO\[0\]/S  COREUART_1/make_RX/rx_state_RNO\[0\]/Y  COREUART_1/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_state\[0\]/CLK  COREUART_0/make_RX/rx_state\[0\]/Q  COREUART_0/make_RX/rx_state_RNO\[0\]/S  COREUART_0/make_RX/rx_state_RNO\[0\]/Y  COREUART_0/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/count\[0\]/CLK  MAGA_control_0/count\[0\]/Q  MAGA_control_0/count_RNO\[1\]/B  MAGA_control_0/count_RNO\[1\]/Y  MAGA_control_0/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[0\]/CLK  UART_control_0/count\[0\]/Q  UART_control_0/count_RNO\[1\]/B  UART_control_0/count_RNO\[1\]/Y  UART_control_0/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[5\]/CLK  COREUART_1/make_TX/xmit_state\[5\]/Q  COREUART_1/make_TX/xmit_state_RNO_0\[0\]/A  COREUART_1/make_TX/xmit_state_RNO_0\[0\]/Y  COREUART_1/make_TX/xmit_state_RNO\[0\]/C  COREUART_1/make_TX/xmit_state_RNO\[0\]/Y  COREUART_1/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[5\]/CLK  COREUART_0/make_TX/xmit_state\[5\]/Q  COREUART_0/make_TX/xmit_state_RNO_0\[0\]/A  COREUART_0/make_TX/xmit_state_RNO_0\[0\]/Y  COREUART_0/make_TX/xmit_state_RNO\[0\]/C  COREUART_0/make_TX/xmit_state_RNO\[0\]/Y  COREUART_0/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[2\]/CLK  COREUART_1/make_TX/xmit_state\[2\]/Q  COREUART_1/make_TX/xmit_state_RNO\[2\]/B  COREUART_1/make_TX/xmit_state_RNO\[2\]/Y  COREUART_1/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[2\]/CLK  COREUART_0/make_TX/xmit_state\[2\]/Q  COREUART_0/make_TX/xmit_state_RNO\[2\]/B  COREUART_0/make_TX/xmit_state_RNO\[2\]/Y  COREUART_0/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[0\]/CLK  LED_blink_0/CLK_5Hz\[0\]/Q  LED_blink_0/CLK_5Hz_RNO\[0\]/C  LED_blink_0/CLK_5Hz_RNO\[0\]/Y  LED_blink_0/CLK_5Hz\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[0\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNO\[0\]/A  COREUART_1/make_RX/rx_bit_cnt_RNO\[0\]/Y  COREUART_1/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[0\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[0\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNO\[0\]/A  COREUART_0/make_RX/rx_bit_cnt_RNO\[0\]/Y  COREUART_0/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[1\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[1\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNO\[1\]/B  COREUART_1/make_RX/rx_bit_cnt_RNO\[1\]/Y  COREUART_1/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[1\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[1\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNO\[1\]/B  COREUART_0/make_RX/rx_bit_cnt_RNO\[1\]/Y  COREUART_0/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[2\]/CLK  COREUART_1/make_TX/xmit_state\[2\]/Q  COREUART_1/make_TX/tx_RNO/A  COREUART_1/make_TX/tx_RNO/Y  COREUART_1/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[2\]/CLK  COREUART_0/make_TX/xmit_state\[2\]/Q  COREUART_0/make_TX/tx_RNO/A  COREUART_0/make_TX/tx_RNO/Y  COREUART_0/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[0\]/CLK  LED_blink_0/CLK_5Hz\[0\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_5/A  LED_blink_0/un3_CLK_5Hz_1_I_5/Y  LED_blink_0/CLK_5Hz\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[2\]/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/A  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/A  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[20\]/CLK  LED_blink_0/CLK_5Hz\[20\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_59/B  LED_blink_0/un3_CLK_5Hz_1_I_59/Y  LED_blink_0/CLK_5Hz\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[17\]/CLK  LED_blink_0/CLK_5Hz\[17\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_49/B  LED_blink_0/un3_CLK_5Hz_1_I_49/Y  LED_blink_0/CLK_5Hz\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/B  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/B  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/B  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[2\]/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/B  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/B  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_state\[0\]/CLK  COREUART_1/rx_state\[0\]/Q  COREUART_1/rx_state_RNO\[0\]/C  COREUART_1/rx_state_RNO\[0\]/Y  COREUART_1/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_state\[0\]/CLK  COREUART_1/rx_state\[0\]/Q  COREUART_1/rx_state_RNO\[1\]/A  COREUART_1/rx_state_RNO\[1\]/Y  COREUART_1/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_bit_cnt\[3\]/CLK  COREUART_1/make_RX/rx_bit_cnt\[3\]/Q  COREUART_1/make_RX/rx_bit_cnt_RNO\[3\]/A  COREUART_1/make_RX/rx_bit_cnt_RNO\[3\]/Y  COREUART_1/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_bit_cnt\[3\]/CLK  COREUART_0/make_RX/rx_bit_cnt\[3\]/Q  COREUART_0/make_RX/rx_bit_cnt_RNO\[3\]/A  COREUART_0/make_RX/rx_bit_cnt_RNO\[3\]/Y  COREUART_0/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/fifo_write/CLK  COREUART_1/make_RX/fifo_write/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/B  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/Y  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT COREUART_0/make_RX/fifo_write/CLK  COREUART_0/make_RX/fifo_write/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/B  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/Y  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT COREUART_0/rx_state\[0\]/CLK  COREUART_0/rx_state\[0\]/Q  COREUART_0/rx_state_RNO\[0\]/C  COREUART_0/rx_state_RNO\[0\]/Y  COREUART_0/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_state\[0\]/CLK  COREUART_0/rx_state\[0\]/Q  COREUART_0/rx_state_RNO\[1\]/A  COREUART_0/rx_state_RNO\[1\]/Y  COREUART_0/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[0\]/CLK  COREUART_1/make_TX/xmit_state\[0\]/Q  COREUART_1/make_TX/xmit_state_RNO\[0\]/B  COREUART_1/make_TX/xmit_state_RNO\[0\]/Y  COREUART_1/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[0\]/CLK  COREUART_0/make_TX/xmit_state\[0\]/Q  COREUART_0/make_TX/xmit_state_RNO\[0\]/B  COREUART_0/make_TX/xmit_state_RNO\[0\]/Y  COREUART_0/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/CLK_5Hz\[23\]/CLK  LED_blink_0/CLK_5Hz\[23\]/Q  LED_blink_0/un3_CLK_5Hz_1_I_70/B  LED_blink_0/un3_CLK_5Hz_1_I_70/Y  LED_blink_0/CLK_5Hz\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[1\]/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/B  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/A  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/A  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/A  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[2\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[2\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNO\[2\]/A  COREUART_1/make_TX/xmit_bit_sel_RNO\[2\]/Y  COREUART_1/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[2\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[2\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNO\[2\]/A  COREUART_0/make_TX/xmit_bit_sel_RNO\[2\]/Y  COREUART_0/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_bit_sel\[3\]/CLK  COREUART_1/make_TX/xmit_bit_sel\[3\]/Q  COREUART_1/make_TX/xmit_bit_sel_RNO\[3\]/A  COREUART_1/make_TX/xmit_bit_sel_RNO\[3\]/Y  COREUART_1/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_bit_sel\[3\]/CLK  COREUART_0/make_TX/xmit_bit_sel\[3\]/Q  COREUART_0/make_TX/xmit_bit_sel_RNO\[3\]/A  COREUART_0/make_TX/xmit_bit_sel_RNO\[3\]/Y  COREUART_0/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[0\]/CLK  COREUART_1/make_TX/xmit_state\[0\]/Q  COREUART_1/make_TX/xmit_state_RNI95OQ1\[6\]/B  COREUART_1/make_TX/xmit_state_RNI95OQ1\[6\]/Y  COREUART_1/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[0\]/CLK  COREUART_0/make_TX/xmit_state\[0\]/Q  COREUART_0/make_TX/xmit_state_RNI43RS\[6\]/B  COREUART_0/make_TX/xmit_state_RNI43RS\[6\]/Y  COREUART_0/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[2\]/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNO/A  COREUART_1/make_CLOCK_GEN/xmit_clock_RNO/Y  COREUART_1/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[2\]/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNO/A  COREUART_0/make_CLOCK_GEN/xmit_clock_RNO/Y  COREUART_0/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/count\[0\]/CLK  MAGA_control_0/count\[0\]/Q  MAGA_control_0/count_RNO\[0\]/B  MAGA_control_0/count_RNO\[0\]/Y  MAGA_control_0/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[0\]/CLK  UART_control_0/count\[0\]/Q  UART_control_0/count_RNO\[0\]/B  UART_control_0/count_RNO\[0\]/Y  UART_control_0/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/fifo_read_en0/CLK  COREUART_1/make_TX/fifo_read_en0/QN  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREUART_0/make_TX/fifo_read_en0/CLK  COREUART_0/make_TX/fifo_read_en0/QN  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[6\]/CLK  COREUART_1/make_TX/xmit_state\[6\]/Q  COREUART_1/make_TX/xmit_state_RNI95OQ1\[6\]/C  COREUART_1/make_TX/xmit_state_RNI95OQ1\[6\]/Y  COREUART_1/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[6\]/CLK  COREUART_0/make_TX/xmit_state\[6\]/Q  COREUART_0/make_TX/xmit_state_RNI43RS\[6\]/C  COREUART_0/make_TX/xmit_state_RNI43RS\[6\]/Y  COREUART_0/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT COREUART_1/make_RX/last_bit\[0\]/CLK  COREUART_1/make_RX/last_bit\[0\]/Q  COREUART_1/make_RX/last_bit_RNO\[0\]/A  COREUART_1/make_RX/last_bit_RNO\[0\]/Y  COREUART_1/make_RX/last_bit\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/last_bit\[0\]/CLK  COREUART_0/make_RX/last_bit\[0\]/Q  COREUART_0/make_RX/last_bit_RNO\[0\]/A  COREUART_0/make_RX/last_bit_RNO\[0\]/Y  COREUART_0/make_RX/last_bit\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[1\]/CLK  COREUART_1/make_TX/xmit_state\[1\]/Q  COREUART_1/make_TX/xmit_state_RNO\[2\]/C  COREUART_1/make_TX/xmit_state_RNO\[2\]/Y  COREUART_1/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[1\]/CLK  COREUART_0/make_TX/xmit_state\[1\]/Q  COREUART_0/make_TX/xmit_state_RNO\[2\]/C  COREUART_0/make_TX/xmit_state_RNO\[2\]/Y  COREUART_0/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/RX_data\[0\]/CLK  UART_control_0/RX_data\[0\]/Q  UART_control_0/TX_RNO\[0\]/B  UART_control_0/TX_RNO\[0\]/Y  UART_control_0/TX\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/RX_data\[1\]/CLK  UART_control_0/RX_data\[1\]/Q  UART_control_0/TX_RNO\[1\]/B  UART_control_0/TX_RNO\[1\]/Y  UART_control_0/TX\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/RX_data\[2\]/CLK  UART_control_0/RX_data\[2\]/Q  UART_control_0/TX_RNO\[2\]/B  UART_control_0/TX_RNO\[2\]/Y  UART_control_0/TX\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/RX_data\[3\]/CLK  UART_control_0/RX_data\[3\]/Q  UART_control_0/TX_RNO\[3\]/B  UART_control_0/TX_RNO\[3\]/Y  UART_control_0/TX\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/RX_data\[4\]/CLK  UART_control_0/RX_data\[4\]/Q  UART_control_0/TX_RNO\[4\]/B  UART_control_0/TX_RNO\[4\]/Y  UART_control_0/TX\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/RX_data\[5\]/CLK  UART_control_0/RX_data\[5\]/Q  UART_control_0/TX_RNO\[5\]/B  UART_control_0/TX_RNO\[5\]/Y  UART_control_0/TX\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/RX_data\[6\]/CLK  UART_control_0/RX_data\[6\]/Q  UART_control_0/TX_RNO\[6\]/B  UART_control_0/TX_RNO\[6\]/Y  UART_control_0/TX\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/RX_data\[7\]/CLK  UART_control_0/RX_data\[7\]/Q  UART_control_0/TX_RNO\[7\]/B  UART_control_0/TX_RNO\[7\]/Y  UART_control_0/TX\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/RX_data\[0\]/CLK  MAGA_control_0/RX_data\[0\]/Q  MAGA_control_0/TX_RNO\[0\]/B  MAGA_control_0/TX_RNO\[0\]/Y  MAGA_control_0/TX\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/RX_data\[1\]/CLK  MAGA_control_0/RX_data\[1\]/Q  MAGA_control_0/TX_RNO\[1\]/B  MAGA_control_0/TX_RNO\[1\]/Y  MAGA_control_0/TX\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/RX_data\[2\]/CLK  MAGA_control_0/RX_data\[2\]/Q  MAGA_control_0/TX_RNO\[2\]/B  MAGA_control_0/TX_RNO\[2\]/Y  MAGA_control_0/TX\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/RX_data\[3\]/CLK  MAGA_control_0/RX_data\[3\]/Q  MAGA_control_0/TX_RNO\[3\]/B  MAGA_control_0/TX_RNO\[3\]/Y  MAGA_control_0/TX\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/RX_data\[4\]/CLK  MAGA_control_0/RX_data\[4\]/Q  MAGA_control_0/TX_RNO\[4\]/B  MAGA_control_0/TX_RNO\[4\]/Y  MAGA_control_0/TX\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/RX_data\[5\]/CLK  MAGA_control_0/RX_data\[5\]/Q  MAGA_control_0/TX_RNO\[5\]/B  MAGA_control_0/TX_RNO\[5\]/Y  MAGA_control_0/TX\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/RX_data\[6\]/CLK  MAGA_control_0/RX_data\[6\]/Q  MAGA_control_0/TX_RNO\[6\]/B  MAGA_control_0/TX_RNO\[6\]/Y  MAGA_control_0/TX\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/RX_data\[7\]/CLK  MAGA_control_0/RX_data\[7\]/Q  MAGA_control_0/TX_RNO\[7\]/B  MAGA_control_0/TX_RNO\[7\]/Y  MAGA_control_0/TX\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_dout_reg\[0\]/CLK  COREUART_1/rx_dout_reg\[0\]/Q  UART_control_0/RX_data_3\[0\]/B  UART_control_0/RX_data_3\[0\]/Y  UART_control_0/RX_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_dout_reg\[1\]/CLK  COREUART_1/rx_dout_reg\[1\]/Q  UART_control_0/RX_data_3\[1\]/B  UART_control_0/RX_data_3\[1\]/Y  UART_control_0/RX_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_dout_reg\[2\]/CLK  COREUART_1/rx_dout_reg\[2\]/Q  UART_control_0/RX_data_3\[2\]/B  UART_control_0/RX_data_3\[2\]/Y  UART_control_0/RX_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_dout_reg\[3\]/CLK  COREUART_1/rx_dout_reg\[3\]/Q  UART_control_0/RX_data_3\[3\]/B  UART_control_0/RX_data_3\[3\]/Y  UART_control_0/RX_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_dout_reg\[4\]/CLK  COREUART_1/rx_dout_reg\[4\]/Q  UART_control_0/RX_data_3\[4\]/B  UART_control_0/RX_data_3\[4\]/Y  UART_control_0/RX_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_dout_reg\[5\]/CLK  COREUART_1/rx_dout_reg\[5\]/Q  UART_control_0/RX_data_3\[5\]/B  UART_control_0/RX_data_3\[5\]/Y  UART_control_0/RX_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_dout_reg\[6\]/CLK  COREUART_1/rx_dout_reg\[6\]/Q  UART_control_0/RX_data_3\[6\]/B  UART_control_0/RX_data_3\[6\]/Y  UART_control_0/RX_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_dout_reg\[7\]/CLK  COREUART_1/rx_dout_reg\[7\]/Q  UART_control_0/RX_data_3\[7\]/B  UART_control_0/RX_data_3\[7\]/Y  UART_control_0/RX_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_dout_reg\[0\]/CLK  COREUART_0/rx_dout_reg\[0\]/Q  MAGA_control_0/RX_data_3\[0\]/B  MAGA_control_0/RX_data_3\[0\]/Y  MAGA_control_0/RX_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_dout_reg\[1\]/CLK  COREUART_0/rx_dout_reg\[1\]/Q  MAGA_control_0/RX_data_3\[1\]/B  MAGA_control_0/RX_data_3\[1\]/Y  MAGA_control_0/RX_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_dout_reg\[2\]/CLK  COREUART_0/rx_dout_reg\[2\]/Q  MAGA_control_0/RX_data_3\[2\]/B  MAGA_control_0/RX_data_3\[2\]/Y  MAGA_control_0/RX_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_dout_reg\[3\]/CLK  COREUART_0/rx_dout_reg\[3\]/Q  MAGA_control_0/RX_data_3\[3\]/B  MAGA_control_0/RX_data_3\[3\]/Y  MAGA_control_0/RX_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_dout_reg\[4\]/CLK  COREUART_0/rx_dout_reg\[4\]/Q  MAGA_control_0/RX_data_3\[4\]/B  MAGA_control_0/RX_data_3\[4\]/Y  MAGA_control_0/RX_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_dout_reg\[5\]/CLK  COREUART_0/rx_dout_reg\[5\]/Q  MAGA_control_0/RX_data_3\[5\]/B  MAGA_control_0/RX_data_3\[5\]/Y  MAGA_control_0/RX_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_dout_reg\[6\]/CLK  COREUART_0/rx_dout_reg\[6\]/Q  MAGA_control_0/RX_data_3\[6\]/B  MAGA_control_0/RX_data_3\[6\]/Y  MAGA_control_0/RX_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_dout_reg\[7\]/CLK  COREUART_0/rx_dout_reg\[7\]/Q  MAGA_control_0/RX_data_3\[7\]/B  MAGA_control_0/RX_data_3\[7\]/Y  MAGA_control_0/RX_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[1\]/CLK  COREUART_1/make_RX/rx_shift\[1\]/Q  COREUART_1/make_RX/rx_shift_RNO\[0\]/A  COREUART_1/make_RX/rx_shift_RNO\[0\]/Y  COREUART_1/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[2\]/CLK  COREUART_1/make_RX/rx_shift\[2\]/Q  COREUART_1/make_RX/rx_shift_RNO\[1\]/A  COREUART_1/make_RX/rx_shift_RNO\[1\]/Y  COREUART_1/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[3\]/CLK  COREUART_1/make_RX/rx_shift\[3\]/Q  COREUART_1/make_RX/rx_shift_RNO\[2\]/A  COREUART_1/make_RX/rx_shift_RNO\[2\]/Y  COREUART_1/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[4\]/CLK  COREUART_1/make_RX/rx_shift\[4\]/Q  COREUART_1/make_RX/rx_shift_RNO\[3\]/A  COREUART_1/make_RX/rx_shift_RNO\[3\]/Y  COREUART_1/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[5\]/CLK  COREUART_1/make_RX/rx_shift\[5\]/Q  COREUART_1/make_RX/rx_shift_RNO\[4\]/A  COREUART_1/make_RX/rx_shift_RNO\[4\]/Y  COREUART_1/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[6\]/CLK  COREUART_1/make_RX/rx_shift\[6\]/Q  COREUART_1/make_RX/rx_shift_RNO\[5\]/A  COREUART_1/make_RX/rx_shift_RNO\[5\]/Y  COREUART_1/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[7\]/CLK  COREUART_1/make_RX/rx_shift\[7\]/Q  COREUART_1/make_RX/rx_shift_RNO\[6\]/A  COREUART_1/make_RX/rx_shift_RNO\[6\]/Y  COREUART_1/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[1\]/CLK  COREUART_0/make_RX/rx_shift\[1\]/Q  COREUART_0/make_RX/rx_shift_RNO\[0\]/A  COREUART_0/make_RX/rx_shift_RNO\[0\]/Y  COREUART_0/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[2\]/CLK  COREUART_0/make_RX/rx_shift\[2\]/Q  COREUART_0/make_RX/rx_shift_RNO\[1\]/A  COREUART_0/make_RX/rx_shift_RNO\[1\]/Y  COREUART_0/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[3\]/CLK  COREUART_0/make_RX/rx_shift\[3\]/Q  COREUART_0/make_RX/rx_shift_RNO\[2\]/A  COREUART_0/make_RX/rx_shift_RNO\[2\]/Y  COREUART_0/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[4\]/CLK  COREUART_0/make_RX/rx_shift\[4\]/Q  COREUART_0/make_RX/rx_shift_RNO\[3\]/A  COREUART_0/make_RX/rx_shift_RNO\[3\]/Y  COREUART_0/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[5\]/CLK  COREUART_0/make_RX/rx_shift\[5\]/Q  COREUART_0/make_RX/rx_shift_RNO\[4\]/A  COREUART_0/make_RX/rx_shift_RNO\[4\]/Y  COREUART_0/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[6\]/CLK  COREUART_0/make_RX/rx_shift\[6\]/Q  COREUART_0/make_RX/rx_shift_RNO\[5\]/A  COREUART_0/make_RX/rx_shift_RNO\[5\]/Y  COREUART_0/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[7\]/CLK  COREUART_0/make_RX/rx_shift\[7\]/Q  COREUART_0/make_RX/rx_shift_RNO\[6\]/A  COREUART_0/make_RX/rx_shift_RNO\[6\]/Y  COREUART_0/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[3\]/Q  COREUART_1/make_CLOCK_GEN/xmit_clock_RNO/B  COREUART_1/make_CLOCK_GEN/xmit_clock_RNO/Y  COREUART_1/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/Q  COREUART_0/make_CLOCK_GEN/xmit_clock_RNO/B  COREUART_0/make_CLOCK_GEN/xmit_clock_RNO/Y  COREUART_0/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/samples\[1\]/CLK  COREUART_1/make_RX/samples\[1\]/Q  COREUART_1/make_RX/samples\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/samples\[1\]/CLK  COREUART_0/make_RX/samples\[1\]/Q  COREUART_0/make_RX/samples\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/rx_dout_reg_empty/CLK  COREUART_1/rx_dout_reg_empty/Q  COREUART_1/genblk1.RXRDY_RNO/A  COREUART_1/genblk1.RXRDY_RNO/Y  COREUART_1/genblk1.RXRDY/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/rx_dout_reg_empty/CLK  COREUART_0/rx_dout_reg_empty/Q  COREUART_0/genblk1.RXRDY_RNO/A  COREUART_0/genblk1.RXRDY_RNO/Y  COREUART_0/genblk1.RXRDY/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_TX/xmit_state\[6\]/CLK  COREUART_1/make_TX/xmit_state\[6\]/Q  COREUART_1/make_TX/xmit_state_RNO\[1\]/A  COREUART_1/make_TX/xmit_state_RNO\[1\]/Y  COREUART_1/make_TX/xmit_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_TX/xmit_state\[6\]/CLK  COREUART_0/make_TX/xmit_state\[6\]/Q  COREUART_0/make_TX/xmit_state_RNO\[1\]/A  COREUART_0/make_TX/xmit_state_RNO\[1\]/Y  COREUART_0/make_TX/xmit_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT LED_blink_0/LED_1/CLK  LED_blink_0/LED_1/Q  LED_blink_0/LED_1_RNO/C  LED_blink_0/LED_1_RNO/Y  LED_blink_0/LED_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/C  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_1/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/C  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/A  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  COREUART_1/make_CLOCK_GEN/xmit_cntr\[3\]/Q  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/C  COREUART_1/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  COREUART_1/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  COREUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/Q  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/C  COREUART_0/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  COREUART_0/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/count\[1\]/CLK  MAGA_control_0/count\[1\]/Q  MAGA_control_0/count_RNO\[1\]/A  MAGA_control_0/count_RNO\[1\]/Y  MAGA_control_0/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/count\[1\]/CLK  UART_control_0/count\[1\]/Q  UART_control_0/count_RNO\[1\]/A  UART_control_0/count_RNO\[1\]/Y  UART_control_0/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/fifo_write_tx/CLK  COREUART_1/fifo_write_tx/Q  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT COREUART_0/fifo_write_tx/CLK  COREUART_0/fifo_write_tx/Q  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT COREUART_1/make_RX/samples\[2\]/CLK  COREUART_1/make_RX/samples\[2\]/Q  COREUART_1/make_RX/samples\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/samples\[2\]/CLK  COREUART_0/make_RX/samples\[2\]/Q  COREUART_0/make_RX/samples\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/DO\[0\]/CLK  COREUART_1/genblk3.rx_fifo/DO\[0\]/Q  COREUART_1/rx_dout_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/DO\[1\]/CLK  COREUART_1/genblk3.rx_fifo/DO\[1\]/Q  COREUART_1/rx_dout_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/DO\[2\]/CLK  COREUART_1/genblk3.rx_fifo/DO\[2\]/Q  COREUART_1/rx_dout_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/DO\[3\]/CLK  COREUART_1/genblk3.rx_fifo/DO\[3\]/Q  COREUART_1/rx_dout_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/DO\[4\]/CLK  COREUART_1/genblk3.rx_fifo/DO\[4\]/Q  COREUART_1/rx_dout_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/DO\[5\]/CLK  COREUART_1/genblk3.rx_fifo/DO\[5\]/Q  COREUART_1/rx_dout_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/DO\[6\]/CLK  COREUART_1/genblk3.rx_fifo/DO\[6\]/Q  COREUART_1/rx_dout_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk3.rx_fifo/DO\[7\]/CLK  COREUART_1/genblk3.rx_fifo/DO\[7\]/Q  COREUART_1/rx_dout_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/DO\[0\]/CLK  COREUART_0/genblk3.rx_fifo/DO\[0\]/Q  COREUART_0/rx_dout_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/DO\[1\]/CLK  COREUART_0/genblk3.rx_fifo/DO\[1\]/Q  COREUART_0/rx_dout_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/DO\[2\]/CLK  COREUART_0/genblk3.rx_fifo/DO\[2\]/Q  COREUART_0/rx_dout_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/DO\[3\]/CLK  COREUART_0/genblk3.rx_fifo/DO\[3\]/Q  COREUART_0/rx_dout_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/DO\[4\]/CLK  COREUART_0/genblk3.rx_fifo/DO\[4\]/Q  COREUART_0/rx_dout_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/DO\[5\]/CLK  COREUART_0/genblk3.rx_fifo/DO\[5\]/Q  COREUART_0/rx_dout_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/DO\[6\]/CLK  COREUART_0/genblk3.rx_fifo/DO\[6\]/Q  COREUART_0/rx_dout_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk3.rx_fifo/DO\[7\]/CLK  COREUART_0/genblk3.rx_fifo/DO\[7\]/Q  COREUART_0/rx_dout_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[1\]/CLK  COREUART_1/make_RX/rx_shift\[1\]/Q  COREUART_1/make_RX/rx_byte\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[2\]/CLK  COREUART_1/make_RX/rx_shift\[2\]/Q  COREUART_1/make_RX/rx_byte\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[3\]/CLK  COREUART_1/make_RX/rx_shift\[3\]/Q  COREUART_1/make_RX/rx_byte\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[4\]/CLK  COREUART_1/make_RX/rx_shift\[4\]/Q  COREUART_1/make_RX/rx_byte\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[5\]/CLK  COREUART_1/make_RX/rx_shift\[5\]/Q  COREUART_1/make_RX/rx_byte\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[6\]/CLK  COREUART_1/make_RX/rx_shift\[6\]/Q  COREUART_1/make_RX/rx_byte\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[7\]/CLK  COREUART_1/make_RX/rx_shift\[7\]/Q  COREUART_1/make_RX/rx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[1\]/CLK  COREUART_0/make_RX/rx_shift\[1\]/Q  COREUART_0/make_RX/rx_byte\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[2\]/CLK  COREUART_0/make_RX/rx_shift\[2\]/Q  COREUART_0/make_RX/rx_byte\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[3\]/CLK  COREUART_0/make_RX/rx_shift\[3\]/Q  COREUART_0/make_RX/rx_byte\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[4\]/CLK  COREUART_0/make_RX/rx_shift\[4\]/Q  COREUART_0/make_RX/rx_byte\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[5\]/CLK  COREUART_0/make_RX/rx_shift\[5\]/Q  COREUART_0/make_RX/rx_byte\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[6\]/CLK  COREUART_0/make_RX/rx_shift\[6\]/Q  COREUART_0/make_RX/rx_byte\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[7\]/CLK  COREUART_0/make_RX/rx_shift\[7\]/Q  COREUART_0/make_RX/rx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/TX\[0\]/CLK  UART_control_0/TX\[0\]/Q  COREUART_1/tx_hold_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/TX\[1\]/CLK  UART_control_0/TX\[1\]/Q  COREUART_1/tx_hold_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/TX\[2\]/CLK  UART_control_0/TX\[2\]/Q  COREUART_1/tx_hold_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/TX\[3\]/CLK  UART_control_0/TX\[3\]/Q  COREUART_1/tx_hold_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/TX\[4\]/CLK  UART_control_0/TX\[4\]/Q  COREUART_1/tx_hold_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/TX\[5\]/CLK  UART_control_0/TX\[5\]/Q  COREUART_1/tx_hold_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/TX\[6\]/CLK  UART_control_0/TX\[6\]/Q  COREUART_1/tx_hold_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_control_0/TX\[7\]/CLK  UART_control_0/TX\[7\]/Q  COREUART_1/tx_hold_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/TX\[0\]/CLK  MAGA_control_0/TX\[0\]/Q  COREUART_0/tx_hold_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/TX\[1\]/CLK  MAGA_control_0/TX\[1\]/Q  COREUART_0/tx_hold_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/TX\[2\]/CLK  MAGA_control_0/TX\[2\]/Q  COREUART_0/tx_hold_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/TX\[3\]/CLK  MAGA_control_0/TX\[3\]/Q  COREUART_0/tx_hold_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/TX\[4\]/CLK  MAGA_control_0/TX\[4\]/Q  COREUART_0/tx_hold_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/TX\[5\]/CLK  MAGA_control_0/TX\[5\]/Q  COREUART_0/tx_hold_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/TX\[6\]/CLK  MAGA_control_0/TX\[6\]/Q  COREUART_0/tx_hold_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT MAGA_control_0/TX\[7\]/CLK  MAGA_control_0/TX\[7\]/Q  COREUART_0/tx_hold_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/DO\[0\]/CLK  COREUART_1/genblk2.tx_fifo/DO\[0\]/Q  COREUART_1/make_TX/tx_byte\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/DO\[1\]/CLK  COREUART_1/genblk2.tx_fifo/DO\[1\]/Q  COREUART_1/make_TX/tx_byte\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/DO\[2\]/CLK  COREUART_1/genblk2.tx_fifo/DO\[2\]/Q  COREUART_1/make_TX/tx_byte\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/DO\[3\]/CLK  COREUART_1/genblk2.tx_fifo/DO\[3\]/Q  COREUART_1/make_TX/tx_byte\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/DO\[4\]/CLK  COREUART_1/genblk2.tx_fifo/DO\[4\]/Q  COREUART_1/make_TX/tx_byte\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/DO\[5\]/CLK  COREUART_1/genblk2.tx_fifo/DO\[5\]/Q  COREUART_1/make_TX/tx_byte\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/DO\[6\]/CLK  COREUART_1/genblk2.tx_fifo/DO\[6\]/Q  COREUART_1/make_TX/tx_byte\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/genblk2.tx_fifo/DO\[7\]/CLK  COREUART_1/genblk2.tx_fifo/DO\[7\]/Q  COREUART_1/make_TX/tx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_shift\[0\]/CLK  COREUART_1/make_RX/rx_shift\[0\]/Q  COREUART_1/make_RX/rx_byte\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/DO\[0\]/CLK  COREUART_0/genblk2.tx_fifo/DO\[0\]/Q  COREUART_0/make_TX/tx_byte\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/DO\[1\]/CLK  COREUART_0/genblk2.tx_fifo/DO\[1\]/Q  COREUART_0/make_TX/tx_byte\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/DO\[2\]/CLK  COREUART_0/genblk2.tx_fifo/DO\[2\]/Q  COREUART_0/make_TX/tx_byte\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/DO\[3\]/CLK  COREUART_0/genblk2.tx_fifo/DO\[3\]/Q  COREUART_0/make_TX/tx_byte\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/DO\[4\]/CLK  COREUART_0/genblk2.tx_fifo/DO\[4\]/Q  COREUART_0/make_TX/tx_byte\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/DO\[5\]/CLK  COREUART_0/genblk2.tx_fifo/DO\[5\]/Q  COREUART_0/make_TX/tx_byte\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/DO\[6\]/CLK  COREUART_0/genblk2.tx_fifo/DO\[6\]/Q  COREUART_0/make_TX/tx_byte\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/genblk2.tx_fifo/DO\[7\]/CLK  COREUART_0/genblk2.tx_fifo/DO\[7\]/Q  COREUART_0/make_TX/tx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_shift\[0\]/CLK  COREUART_0/make_RX/rx_shift\[0\]/Q  COREUART_0/make_RX/rx_byte\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT COREUART_1/tx_hold_reg\[0\]/CLK  COREUART_1/tx_hold_reg\[0\]/Q  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/tx_hold_reg\[1\]/CLK  COREUART_1/tx_hold_reg\[1\]/Q  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/tx_hold_reg\[2\]/CLK  COREUART_1/tx_hold_reg\[2\]/Q  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/tx_hold_reg\[3\]/CLK  COREUART_1/tx_hold_reg\[3\]/Q  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/tx_hold_reg\[4\]/CLK  COREUART_1/tx_hold_reg\[4\]/Q  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/tx_hold_reg\[5\]/CLK  COREUART_1/tx_hold_reg\[5\]/Q  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/tx_hold_reg\[6\]/CLK  COREUART_1/tx_hold_reg\[6\]/Q  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/tx_hold_reg\[7\]/CLK  COREUART_1/tx_hold_reg\[7\]/Q  COREUART_1/genblk2.tx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_byte\[0\]/CLK  COREUART_1/make_RX/rx_byte\[0\]/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_byte\[1\]/CLK  COREUART_1/make_RX/rx_byte\[1\]/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_byte\[2\]/CLK  COREUART_1/make_RX/rx_byte\[2\]/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_byte\[3\]/CLK  COREUART_1/make_RX/rx_byte\[3\]/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_byte\[4\]/CLK  COREUART_1/make_RX/rx_byte\[4\]/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_byte\[5\]/CLK  COREUART_1/make_RX/rx_byte\[5\]/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_byte\[6\]/CLK  COREUART_1/make_RX/rx_byte\[6\]/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_1/make_RX/rx_byte\[7\]/CLK  COREUART_1/make_RX/rx_byte\[7\]/Q  COREUART_1/genblk3.rx_fifo/top_0_COREUART_1_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/tx_hold_reg\[0\]/CLK  COREUART_0/tx_hold_reg\[0\]/Q  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/tx_hold_reg\[1\]/CLK  COREUART_0/tx_hold_reg\[1\]/Q  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/tx_hold_reg\[2\]/CLK  COREUART_0/tx_hold_reg\[2\]/Q  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/tx_hold_reg\[3\]/CLK  COREUART_0/tx_hold_reg\[3\]/Q  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/tx_hold_reg\[4\]/CLK  COREUART_0/tx_hold_reg\[4\]/Q  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/tx_hold_reg\[5\]/CLK  COREUART_0/tx_hold_reg\[5\]/Q  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/tx_hold_reg\[6\]/CLK  COREUART_0/tx_hold_reg\[6\]/Q  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/tx_hold_reg\[7\]/CLK  COREUART_0/tx_hold_reg\[7\]/Q  COREUART_0/genblk2.tx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_byte\[0\]/CLK  COREUART_0/make_RX/rx_byte\[0\]/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_byte\[1\]/CLK  COREUART_0/make_RX/rx_byte\[1\]/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_byte\[2\]/CLK  COREUART_0/make_RX/rx_byte\[2\]/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_byte\[3\]/CLK  COREUART_0/make_RX/rx_byte\[3\]/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_byte\[4\]/CLK  COREUART_0/make_RX/rx_byte\[4\]/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_byte\[5\]/CLK  COREUART_0/make_RX/rx_byte\[5\]/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_byte\[6\]/CLK  COREUART_0/make_RX/rx_byte\[6\]/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT COREUART_0/make_RX/rx_byte\[7\]/CLK  COREUART_0/make_RX/rx_byte\[7\]/Q  COREUART_0/genblk3.rx_fifo/top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT LED_blink_0/LED_1/CLK  LED_blink_0/LED_1/Q  LED_1_pad/D  LED_1_pad/PAD  	(10.0:10.0:10.0) )

  )
)
)
