============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jul 23 2025  01:57:44 pm
  Module:                 Top
  Technology libraries:   tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
                          tsl18fs120_scl_ss 1
                          tsl18cio150_max 1.0
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                               Leakage  
 Gate   Instances    Area    Power (nW)       Library      
-----------------------------------------------------------
pc3c01          1   1295.440     61.979    tsl18cio150_max 
pc3d01         15  19431.601   5839.022    tsl18cio150_max 
pc3o05         16  20727.041   6194.083    tsl18cio150_max 
-----------------------------------------------------------
total          32  41454.082  12095.083                    


                                            Leakage  Leakage 
     Type      Instances    Area   Area % Power (nW) Power % 
-------------------------------------------------------------
timing_model          32 41454.082  100.0  12095.083    92.7 
sequential           309     0.000    0.0    884.049     6.8 
inverter               4     0.000    0.0      0.591     0.0 
logic               1748     0.000    0.0     62.837     0.5 
physical_cells         0     0.000    0.0      0.000     0.0 
-------------------------------------------------------------
total               2093 41454.082  100.0  13042.560   100.0 

