// Seed: 1581729210
module module_0 ();
  reg id_2, id_3;
  assign id_1 = id_1;
  assign module_1.type_4 = 0;
  parameter id_4 = 1;
  id_5(
      .id_0(-1), .id_1(id_1)
  );
  generate
    always id_3 <= id_2;
  endgenerate
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    output wand id_5,
    input tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    input uwire id_9,
    output tri0 id_10,
    id_15,
    output tri1 id_11,
    input tri id_12,
    output tri0 id_13
);
  parameter id_16 = -1;
  wire id_17, id_18, id_19;
  module_0 modCall_1 ();
endmodule
