{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665431890891 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665431890895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 22:58:10 2022 " "Processing started: Mon Oct 10 22:58:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665431890895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431890895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Savarankiskas -c Savarankiskas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Savarankiskas -c Savarankiskas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431890895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665431891179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665431891179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kodas1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kodas1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Kodas1-behaviour1 " "Found design unit 1: Kodas1-behaviour1" {  } { { "Kodas1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/Kodas1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665431899545 ""} { "Info" "ISGN_ENTITY_NAME" "1 Kodas1 " "Found entity 1: Kodas1" {  } { { "Kodas1.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/Kodas1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665431899545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431899545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch " "Found design unit 1: RAM-arch" {  } { { "RAM.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/RAM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665431899545 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665431899545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431899545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cslavecontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2cslavecontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CSlaveController-arc " "Found design unit 1: I2CSlaveController-arc" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665431899545 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CSlaveController " "Found entity 1: I2CSlaveController" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665431899545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431899545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2ctestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2ctestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2CTestBench-arc " "Found design unit 1: I2CTestBench-arc" {  } { { "I2CTestBench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665431899545 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2CTestBench " "Found entity 1: I2CTestBench" {  } { { "I2CTestBench.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CTestBench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665431899545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431899545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ledcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDController-arc " "Found design unit 1: LEDController-arc" {  } { { "LEDController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/LEDController.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665431899545 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDController " "Found entity 1: LEDController" {  } { { "LEDController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/LEDController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665431899545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431899545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2CSlaveController " "Elaborating entity \"I2CSlaveController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataRead I2CSlaveController.vhd(22) " "Verilog HDL or VHDL warning at I2CSlaveController.vhd(22): object \"dataRead\" assigned a value but never read" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 "|I2CSlaveController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SCL I2CSlaveController.vhd(51) " "VHDL Process Statement warning at I2CSlaveController.vhd(51): signal \"SCL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 "|I2CSlaveController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start I2CSlaveController.vhd(51) " "VHDL Process Statement warning at I2CSlaveController.vhd(51): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 "|I2CSlaveController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start I2CSlaveController.vhd(61) " "VHDL Process Statement warning at I2CSlaveController.vhd(61): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 "|I2CSlaveController"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dataRead.Comm2 I2CSlaveController.vhd(51) " "Netlist error at I2CSlaveController.vhd(51): can't infer register for dataRead.Comm2 because its behavior depends on the edges of multiple distinct clocks" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 51 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead.Comm2 I2CSlaveController.vhd(34) " "Inferred latch for \"dataRead.Comm2\" at I2CSlaveController.vhd(34)" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 "|I2CSlaveController"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dataRead.Comm1 I2CSlaveController.vhd(51) " "Netlist error at I2CSlaveController.vhd(51): can't infer register for dataRead.Comm1 because its behavior depends on the edges of multiple distinct clocks" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 51 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead.Comm1 I2CSlaveController.vhd(34) " "Inferred latch for \"dataRead.Comm1\" at I2CSlaveController.vhd(34)" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 "|I2CSlaveController"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dataRead.Adress I2CSlaveController.vhd(51) " "Netlist error at I2CSlaveController.vhd(51): can't infer register for dataRead.Adress because its behavior depends on the edges of multiple distinct clocks" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 51 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead.Adress I2CSlaveController.vhd(34) " "Inferred latch for \"dataRead.Adress\" at I2CSlaveController.vhd(34)" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 "|I2CSlaveController"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "dataRead.None I2CSlaveController.vhd(51) " "Netlist error at I2CSlaveController.vhd(51): can't infer register for dataRead.None because its behavior depends on the edges of multiple distinct clocks" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 51 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataRead.None I2CSlaveController.vhd(34) " "Inferred latch for \"dataRead.None\" at I2CSlaveController.vhd(34)" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431899580 "|I2CSlaveController"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "I2CSlaveController.vhd(36) " "HDL error at I2CSlaveController.vhd(36): couldn't implement registers for assignments on this clock edge" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 36 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1665431899584 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "I2CSlaveController.vhd(51) " "HDL error at I2CSlaveController.vhd(51): couldn't implement registers for assignments on this clock edge" {  } { { "I2CSlaveController.vhd" "" { Text "C:/Users/simon/Desktop/UNI/VHDL/SavarankiskasKodas/FPGA-LED-controlled-by-I2C/I2CSlaveController.vhd" 51 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1665431899584 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665431899585 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665431899686 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 10 22:58:19 2022 " "Processing ended: Mon Oct 10 22:58:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665431899686 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665431899686 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665431899686 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665431899686 ""}
