entity MUX_3x1 is
	port(In1,In2,In3 : in bit_vector(31 downto 0);Sel:in bit_vector(1 downto 0); MuxOut : out bit_vector(31 downto 0));
end Mux_3x1;

architecture arch3 of MUX_3x1 is
begin 
	process(Sel)
	begin
	case Sel is
		when "00" =>
		MuxOut<=In1;
		when "01" =>
		MuxOut<= In2;
		when "10" =>
		MuxOut<=In3;
		when others => null;
	end case;
	end process;
	end architecture;
	
	
