<?xml version="1.0" encoding="UTF-8"?>
<module id="RESZ" HW_revision="" XML_version="1" description="Resizer (spec version 1.00.w.36)">
     <register id="PID" acronym="PID" offset="0" width="32" description="Peripheral Revision and Class Information">
<bitfield id="_RESV_1" width="8" begin="31" end="24" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="TID" width="8" begin="23" end="16" resetval="22" description="Peripheral Identification   Resizer module" range="-" rwaccess="R"></bitfield>
<bitfield id="CID" width="8" begin="15" end="8" resetval="254" description="Class Identification  Video processing front end" range="-" rwaccess="R"></bitfield>
<bitfield id="PREV" width="8" begin="7" end="0" resetval="0" description="Peripheral Revision Number  Initial Revision" range="-" rwaccess="R"></bitfield>
</register>
     <register id="PCR" acronym="PCR" offset="4" width="32" description="Peripheral Control Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="BUSY" width="1" begin="1" end="1" resetval="0" description="Busy bit" range="-" rwaccess="R">
<bitenum id="NOTBUSY" value="0" token="NOTBUSY" description="No error" />
<bitenum id="BUSY" value="1" token="BUSY" description="Error" />
</bitfield>
<bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0" description="Enable Resizer always operates in one-shot mode; programmer must enable resizer for each frame that needs to be resized. Enable bit is reset to 0 once the busy bit turns to 1. The enable bit MUST be the last field written to resize a frame. The enable bit can be written when the resizer is busy." range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="No error" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Error" />
</bitfield>
</register>
     <register id="RSZ_CNT" acronym="RSZ_CNT" offset="8" width="32" description="Resizer control bits">
<bitfield id="_RESV_1" width="2" begin="31" end="30" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="CBILIN" width="1" begin="29" end="29" resetval="0" description="Chrominance horizontal algorithm Filtering that is same as luminance processing is intended only for downsampling, and bilinear interpolation is intended only for upsampling." range="-" rwaccess="R/W">
<bitenum id="SAME_AS_LUMA" value="0" token="SAME_AS_LUMA" description="same as luminance processing" />
<bitenum id="BILIN_INTERP" value="1" token="BILIN_INTERP" description="bilinear interpolation" />
</bitfield>
<bitfield id="INPSRC" width="1" begin="28" end="28" resetval="0" description="Input source NOTE: If this field is set to '0' the resizer input will be fed from either the preview engine or the CCDC, but not both. The CCDC and preview engine modules have individual control to feed their output to the resizer input. If both the CCDC and preview engine modules are set to drive the resizer input, the CCDC output takes precedence." range="-" rwaccess="R/W">
<bitenum id="PREVIEW_OR_CCDC" value="0" token="PREVIEW_OR_CCDC" description="Preview engine" />
<bitenum id="SDRAM" value="1" token="SDRAM" description="SDRAM" />
</bitfield>
<bitfield id="INPTYP" width="1" begin="27" end="27" resetval="0" description="Input type" range="-" rwaccess="R/W">
<bitenum id="YUV422_INTERLEAVED" value="0" token="YUV422_INTERLEAVED" description="YUV422 color interleaved" />
<bitenum id="COLOR_SEP_8BIT" value="1" token="COLOR_SEP_8BIT" description="color separate (8-bit data)" />
</bitfield>
<bitfield id="YCPOS" width="1" begin="26" end="26" resetval="0" description="Luminance and chrominance position in 16-bit word" range="-" rwaccess="R/W">
<bitenum id="YC" value="0" token="YC" description="YC" />
<bitenum id="CY" value="1" token="CY" description="CY" />
</bitfield>
<bitfield id="VSTPH" width="3" begin="25" end="23" resetval="0" description="Vertical starting phase (0 - 7)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="HSTPH" width="3" begin="22" end="20" resetval="0" description="Horizontal starting phase (0 - 7)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="VRSZ" width="10" begin="19" end="10" resetval="597" description="Vertical resizing value  (range from 64 - 1024) plus 1 Vertical resizing ratio is 256/VRSZ" range="-" rwaccess="R/W"></bitfield>
<bitfield id="HRSZ" width="10" begin="9" end="0" resetval="597" description="Horizontal resizing value  (range from 64 - 1024) plus 1 Horizontal resizing ratio is 256/HRSZ)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="OUT_SIZE" acronym="OUT_SIZE" offset="12" width="32" description="Output width and height after resizing">
<bitfield id="_RESV_1" width="5" begin="31" end="27" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VERT" width="11" begin="26" end="16" resetval="0" description="Output height (in the vertical direction)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="5" begin="15" end="11" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HORZ" width="11" begin="10" end="0" resetval="0" description="Output (width in the horizontal direction) The maximum output width cannot be greater than 1280 pixels wide (640 if downsampling greater than 2 is used with 7 filter taps)  This value must be EVEN and tne number of bytes written to SDRAM must be a multiple of 16-bytes if the vertical resizing factor is greater than 1x (upsizing)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="IN_START" acronym="IN_START" offset="16" width="32" description="Input starting information">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VERT_ST" width="13" begin="28" end="16" resetval="0" description="Vertical starting line This field makes sense when the resizer obtains its input from the preview engine. When the resizer gets its input from SDRAM, this field must be set to 0 " range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HORZ_ST" width="13" begin="12" end="0" resetval="0" description="Horizontal starting pixel This field makes sense when the resizer obtains its input from the preview engine. When the resizer gets its input from SDRAM, this field must be set to  &amp;#60;= 15 for YUV 16-bit data and  &amp;#60;= 31 for 8-bit color separate data  Horizontal starting pixel value is in number of pixels if input is from SDRAM.  If the input to the resizer is from CCDC/preview engine, this field needs to be programmed as follows:  (1) Program this field using number of bytes (twice number of pixels). (2) Change the lowest bit to reflect start position in pixels (effectively change from a value 0 to a value 1 if re-quired) " range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="IN_SIZE" acronym="IN_SIZE" offset="20" width="32" description="Input width and height before resizing">
<bitfield id="_RESV_1" width="3" begin="31" end="29" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="VERT" width="13" begin="28" end="16" resetval="0" description="Input height (in the vertical direction)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="3" begin="15" end="13" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="HORZ" width="13" begin="12" end="0" resetval="0" description="Input width (in the horizontal direction)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="SDR_INADD" acronym="SDR_INADD" offset="24" width="32" description="Input SDRAM address">
<bitfield id="SDR_INADD" width="32" begin="31" end="0" resetval="0" description="Input SDRAM address The 5 LSB are treated as zeroes - should be on a 32-byte boundary  * This field can be altered even when the resizer is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="SDR_INOFF" acronym="SDR_INOFF" offset="28" width="32" description="SDRAM offset for the input line">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0" description="Input SDRAM address The 5 LSB are treated as zeroes - should be on a 32-byte boundary  * This field can be altered even when the resizer is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="SDR_OUTADD" acronym="SDR_OUTADD" offset="32" width="32" description="Output SDRAM address">
<bitfield id="SDR_OUTADD" width="32" begin="31" end="0" resetval="0" description="Output SDRAM address The 5 LSB are treated as zeroes - should be on a 32-byte boundary  For optimal use of SDRAM bandwidth, the SDRAM address should be set on a 256-byte boundary.  * This field can be altered even when the resizer is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="SDR_OUTOFF" acronym="SDR_OUTOFF" offset="36" width="32" description="SDRAM offset for the output line">
<bitfield id="_RESV_1" width="16" begin="31" end="16" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="OFFSET" width="16" begin="15" end="0" resetval="0" description="Offset of each line in the SDRAM The 5 LSB are treated as zeroes - should be on a 32-byte boundary  For optimal use of SDRAM bandwidth, the SDRAM line offset should be set on a 256-byte boundary.  * This field can be altered even when the resizer is busy. Change will take place only for the next frame. However, note that reading this register will always give the latest value." range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT10" acronym="HFILT10" offset="40" width="32" description="Horizontal filter coefficients 1 and 0">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF1" width="10" begin="25" end="16" resetval="0" description="Coefficient - Phase 0, tap 1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF0" width="10" begin="9" end="0" resetval="0" description="Coefficient - Phase 0, tap 0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT32" acronym="HFILT32" offset="44" width="32" description="Horizontal filter coefficients 3 and 2">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF3" width="10" begin="25" end="16" resetval="0" description="Coefficient - Phase 0, tap 3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF2" width="10" begin="9" end="0" resetval="0" description="Coefficient - Phase 0, tap 2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT54" acronym="HFILT54" offset="48" width="32" description="Horizontal filter coefficients 5 and 4">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF5" width="10" begin="25" end="16" resetval="0" description="Coefficient - Phase 0/1, tap 5/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF4" width="10" begin="9" end="0" resetval="0" description="Coefficient - Phase 0/1, tap 4/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT76" acronym="HFILT76" offset="52" width="32" description="Horizontal filter coefficients 7 and 6">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF7" width="10" begin="25" end="16" resetval="0" description="Coefficient - Phase 0/1, tap 7/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF6" width="10" begin="9" end="0" resetval="0" description="Coefficient - Phase 0/1, tap 6/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT98" acronym="HFILT98" offset="56" width="32" description="Horizontal filter coefficients 9 and 8">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF9" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 1/2, tap 1/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF8" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 1/2, tap 0/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT1110" acronym="HFILT1110" offset="60" width="32" description="Horizontal filter coefficients 11 and 10">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF11" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 1/2, tap 3/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF10" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 1/2, tap 2/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT1312" acronym="HFILT1312" offset="64" width="32" description="Horizontal filter coefficients 13 and 12">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF13" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 1/3, tap 5/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF12" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 1/3, tap 4/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT1514" acronym="HFILT1514" offset="68" width="32" description="Horizontal filter coefficients 15 and 14">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF15" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 1/3, tap 7/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF14" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 1/3, tap 6/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT1716" acronym="HFILT1716" offset="72" width="32" description="Horizontal filter coefficients 17 and 16">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF17" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 2/4, tap 1/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF16" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 2/4, tap 0/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT1918" acronym="HFILT1918" offset="76" width="32" description="Horizontal filter coefficients 19 and 18">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF19" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 2/4, tap 3/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF18" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 2/4, tap 2/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT2120" acronym="HFILT2120" offset="80" width="32" description="Horizontal filter coefficients 21 and 20">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF21" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 2/5, tap 5/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF20" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 2/5, tap 4/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT2322" acronym="HFILT2322" offset="84" width="32" description="Horizontal filter coefficients 23 and 22">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF23" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 2/5, tap 7/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF22" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 2/5, tap 6/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT2524" acronym="HFILT2524" offset="88" width="32" description="Horizontal filter coefficients 25 and 24">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF25" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 3/6, tap 1/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF24" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 3/6, tap 0/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT2726" acronym="HFILT2726" offset="92" width="32" description="Horizontal filter coefficients 27 and 26">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF27" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 3/6, tap 3/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF26" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 3/6, tap 2/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT2928" acronym="HFILT2928" offset="96" width="32" description="Horizontal filter coefficients 29 and 28">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF29" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 3/7, tap 5/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF28" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 3/7, tap 4/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="HFILT3130" acronym="HFILT3130" offset="100" width="32" description="Horizontal filter coefficients 31 and 30">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF31" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 3/7, tap 7/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF30" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 3/7, tap 6/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT10" acronym="VFILT10" offset="104" width="32" description="Vertical filter coefficients 1 and 0">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF1" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 0, tap 1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF0" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 0, tap 0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT32" acronym="VFILT32" offset="108" width="32" description="Vertical filter coefficients 3 and 2">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF3" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 0, tap 3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF2" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 0, tap 2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT54" acronym="VFILT54" offset="112" width="32" description="Vertical filter coefficients 5 and 4">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF5" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 0/1, tap 5/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF4" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 0/1, tap 4/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT76" acronym="VFILT76" offset="116" width="32" description="Vertical filter coefficients 7 and 6">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF7" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 0/1, tap 7/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF6" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 0/1, tap 6/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT98" acronym="VFILT98" offset="120" width="32" description="Vertical filter coefficients 9 and 8">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF9" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 1/2, tap 1/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF8" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 1/2, tap 0/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT1110" acronym="VFILT1110" offset="124" width="32" description="Vertical filter coefficients 11 and 10">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF11" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 1/2, tap 3/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF10" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 1/2, tap 2/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT1312" acronym="VFILT1312" offset="128" width="32" description="Vertical filter coefficients 13 and 12">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF13" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 1/3, tap 5/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF12" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 1/3, tap 4/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT1514" acronym="VFILT1514" offset="132" width="32" description="Vertical filter coefficients 15 and 14">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF15" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 1/3, tap 7/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF14" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 1/3, tap 6/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT1716" acronym="VFILT1716" offset="136" width="32" description="Vertical filter coefficients 17 and 16">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF17" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 2/4, tap 1/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF16" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 2/4, tap 0/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT1918" acronym="VFILT1918" offset="140" width="32" description="Vertical filter coefficients 19 and 18">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF19" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 2/4, tap 3/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF18" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 2/4, tap 2/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT2120" acronym="VFILT2120" offset="144" width="32" description="Vertical filter coefficients 21 and 20">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF21" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 2/5, tap 5/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF20" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 2/5, tap 4/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT2322" acronym="VFILT2322" offset="148" width="32" description="Vertical filter coefficients 23 and 22">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF23" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 2/5, tap 7/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF22" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 2/5, tap 6/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT2524" acronym="VFILT2524" offset="152" width="32" description="Vertical filter coefficients 25 and 24">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF25" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 3/6, tap 1/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF24" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 3/6, tap 0/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT2726" acronym="VFILT2726" offset="156" width="32" description="Vertical filter coefficients 27 and 26">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF27" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 3/6, tap 3/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF26" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 3/6, tap 2/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT2928" acronym="VFILT2928" offset="160" width="32" description="Vertical filter coefficients 29 and 28">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF29" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 3/7, tap 5/1 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF28" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 3/7, tap 4/0 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="VFILT3130" acronym="VFILT3130" offset="164" width="32" description="Vertical filter coefficients 31 and 30">
<bitfield id="_RESV_1" width="6" begin="31" end="26" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF31" width="10" begin="25" end="16" resetval="0" description="Coefficient) - Phase 3/7, tap 7/3 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="_RESV_3" width="6" begin="15" end="10" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="COEF30" width="10" begin="9" end="0" resetval="0" description="Coefficient) - Phase 3/7, tap 6/2 (S10Q8 format -&gt; range of -2 to 1.255/256, 1 is 0x100)" range="-" rwaccess="R/W"></bitfield>
</register>
     <register id="YENH" acronym="YENH" offset="168" width="32" description="Luminance enhancer">
<bitfield id="_RESV_1" width="14" begin="31" end="18" resetval="0" description="Reserved" range="-" rwaccess="N"></bitfield>
<bitfield id="ALGO" width="2" begin="17" end="16" resetval="0" description="Luminance Algorithm     hpgain = (|HPF(Y)| - CORE) * SLOP   saturate hpgain between 0 and gain   Y' = Y + (HPF(Y) * hpgain + 8) &gt;&gt; 4   saturate Y' between 0 and 255 " range="-" rwaccess="R/W">
<bitenum id="DISABLE" value="0" token="DISABLE" description="disable" />
<bitenum id="HPF_3TAP" value="1" token="HPF_3TAP" description="[-1 2 -1]/2 HPF" />
<bitenum id="HPF_5TAP" value="2" token="HPF_5TAP" description="[-1 -2 6 -2 -1]/4 HPF" />
</bitfield>
<bitfield id="GAIN" width="4" begin="15" end="12" resetval="0" description="Max gain (U4Q4)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="SLOP" width="4" begin="11" end="8" resetval="0" description="Slope (U4Q4)" range="-" rwaccess="R/W"></bitfield>
<bitfield id="CORE" width="8" begin="7" end="0" resetval="0" description="Coring offset (U8Q0)" range="-" rwaccess="R/W"></bitfield>
</register>
</module>
