var group___f_p_g_a___m_g_r =
[
    [ "FPGA Manager Status and Control", "group___f_p_g_a___m_g_r___s_t_a_t_u_s.html", "group___f_p_g_a___m_g_r___s_t_a_t_u_s" ],
    [ "FPGA Configuration", "group___f_p_g_a___m_g_r___c_f_g.html", "group___f_p_g_a___m_g_r___c_f_g" ],
    [ "FPGA Manager Interrupt Control", "group___f_p_g_a___m_g_r___i_n_t.html", "group___f_p_g_a___m_g_r___i_n_t" ],
    [ "SoC to FPGA General Purpose I/O Signals", "group___f_p_g_a___m_g_r___g_p_i_o.html", "group___f_p_g_a___m_g_r___g_p_i_o" ],
    [ "ALT_FPGA_ENABLE_DMA_SUPPORT", "group___f_p_g_a___m_g_r.html#gafb53cb37268099d74653ab28af2e6e99", null ],
    [ "alt_fpga_init", "group___f_p_g_a___m_g_r.html#ga00a3ef14d73f739699f93f52f418cf4a", null ],
    [ "alt_fpga_uninit", "group___f_p_g_a___m_g_r.html#ga2f97d60a2cf854a0a5e565e4f85a85f1", null ]
];