# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 11
attribute \src "dut.sv:2.1-54.10"
module \nested_struct_nopack
  wire width 62 $0\out_struct[61:0]
  wire width 62 $0\processed_data
  wire $auto$rtlil.cc:3004:And$6
  wire width 4 $auto$rtlil.cc:3005:Or$10
  wire width 32 $auto$rtlil.cc:3006:Xor$4
  wire width 8 $auto$rtlil.cc:3017:Add$2
  wire width 16 $auto$rtlil.cc:3017:Add$8
  attribute \src "dut.sv:5.18-5.21"
  wire input 3 \clk
  attribute \src "dut.sv:3.25-3.32"
  wire width 62 input 1 \in_data
  attribute \src "dut.sv:23.21-23.30"
  attribute \wiretype "\\nested_struct_t"
  wire width 62 \in_struct
  attribute \src "dut.sv:4.25-4.33"
  wire width 62 output 2 \out_data
  attribute \src "dut.sv:24.21-24.31"
  attribute \wiretype "\\nested_struct_t"
  wire width 62 \out_struct
  attribute \src "dut.sv:25.21-25.35"
  attribute \wiretype "\\nested_struct_t"
  wire width 62 \processed_data
  attribute \src "dut.sv:6.18-6.21"
  wire input 4 \rst
  cell $and $auto$expression.cpp:292:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \in_struct [21]
    connect \B \in_struct [0]
    connect \Y $auto$rtlil.cc:3004:And$6
  end
  cell $or $auto$expression.cpp:296:import_operation$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 4
    connect \A \in_struct [4:1]
    connect \B 4'1010
    connect \Y $auto$rtlil.cc:3005:Or$10
  end
  cell $xor $auto$expression.cpp:300:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \in_struct [53:22]
    connect \B 32'11011110101011011011111011101111
    connect \Y $auto$rtlil.cc:3006:Xor$4
  end
  cell $add $auto$expression.cpp:308:import_operation$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \in_struct [61:54]
    connect \B 8'00000001
    connect \Y $auto$rtlil.cc:3017:Add$2
  end
  cell $add $auto$expression.cpp:308:import_operation$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 16
    connect \A \in_struct [20:5]
    connect \B 16'0000000001100100
    connect \Y $auto$rtlil.cc:3017:Add$8
  end
  attribute \always_ff 1
  attribute \src "dut.sv:31.5-37.8"
  process $proc$dut.sv:31$1
    assign $0\out_struct[61:0] \out_struct
    attribute \src "dut.sv:32.9-36.12"
    switch \rst
      attribute \src "dut.sv:32.13-32.16"
      case 1'1
        assign $0\out_struct[61:0] 62'00000000000000000000000000000000000000000000000000000000000000
      attribute \src "dut.sv:34.13-34.17"
      case 
        assign $0\out_struct[61:0] \processed_data
    end
    sync posedge \clk
      update \out_struct $0\out_struct[61:0]
  end
  attribute \always_comb 1
  attribute \src "dut.sv:40.5-52.8"
  process $proc$dut.sv:40$1
    assign $0\processed_data [61:54] $auto$rtlil.cc:3017:Add$2
    assign $0\processed_data [53:22] $auto$rtlil.cc:3006:Xor$4
    assign $0\processed_data [21] $auto$rtlil.cc:3004:And$6
    assign $0\processed_data [20:5] $auto$rtlil.cc:3017:Add$8
    assign $0\processed_data [4:1] $auto$rtlil.cc:3005:Or$10
    assign $0\processed_data [0] \in_struct [21]
    sync always
      update \processed_data $0\processed_data
  end
  connect \in_struct \in_data
  connect \out_data \out_struct
end
