

================================================================
== Vitis HLS Report for 'store_result'
================================================================
* Date:           Wed May  3 22:20:15 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        HLS_project_apply_watermark
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    31642|    31642|  0.316 ms|  0.316 ms|  31642|  31642|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_store_result_Pipeline_mem_wr_fu_66  |store_result_Pipeline_mem_wr  |    31571|    31571|  0.316 ms|  0.316 ms|  31571|  31571|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     533|     94|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    536|    -|
|Register         |        -|    -|     132|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     665|    632|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+-----+----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------------------------+------------------------------+---------+----+-----+----+-----+
    |grp_store_result_Pipeline_mem_wr_fu_66  |store_result_Pipeline_mem_wr  |        0|   0|  533|  94|    0|
    +----------------------------------------+------------------------------+---------+----+-----+----+-----+
    |Total                                   |                              |        0|   0|  533|  94|    0|
    +----------------------------------------+------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  345|         73|    1|         73|
    |ap_done               |    9|          2|    1|          2|
    |gmem1_blk_n_AW        |    9|          2|    1|          2|
    |gmem1_blk_n_B         |    9|          2|    1|          2|
    |m_axi_gmem1_AWADDR    |   14|          3|   64|        192|
    |m_axi_gmem1_AWBURST   |    9|          2|    2|          4|
    |m_axi_gmem1_AWCACHE   |    9|          2|    4|          8|
    |m_axi_gmem1_AWID      |    9|          2|    1|          2|
    |m_axi_gmem1_AWLEN     |   14|          3|   32|         96|
    |m_axi_gmem1_AWLOCK    |    9|          2|    2|          4|
    |m_axi_gmem1_AWPROT    |    9|          2|    3|          6|
    |m_axi_gmem1_AWQOS     |    9|          2|    4|          8|
    |m_axi_gmem1_AWREGION  |    9|          2|    4|          8|
    |m_axi_gmem1_AWSIZE    |    9|          2|    3|          6|
    |m_axi_gmem1_AWUSER    |    9|          2|    1|          2|
    |m_axi_gmem1_AWVALID   |   14|          3|    1|          3|
    |m_axi_gmem1_BREADY    |   14|          3|    1|          3|
    |m_axi_gmem1_WVALID    |    9|          2|    1|          2|
    |outStream_read        |    9|          2|    1|          2|
    |out_r_blk_n           |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  536|        115|  129|        427|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                            |  72|   0|   72|          0|
    |ap_done_reg                                          |   1|   0|    1|          0|
    |grp_store_result_Pipeline_mem_wr_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_95                                      |  58|   0|   58|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 132|   0|  132|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  store_result|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  store_result|  return value|
|m_axi_gmem1_AWVALID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR        |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN         |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA         |  out|  512|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB         |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR        |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN         |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA         |   in|  512|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID           |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM      |   in|    9|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP         |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP         |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID           |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER         |   in|    1|       m_axi|         gmem1|       pointer|
|out_r_dout                |   in|   64|     ap_fifo|         out_r|       pointer|
|out_r_num_data_valid      |   in|    3|     ap_fifo|         out_r|       pointer|
|out_r_fifo_cap            |   in|    3|     ap_fifo|         out_r|       pointer|
|out_r_empty_n             |   in|    1|     ap_fifo|         out_r|       pointer|
|out_r_read                |  out|    1|     ap_fifo|         out_r|       pointer|
|outStream_dout            |   in|  512|     ap_fifo|     outStream|       pointer|
|outStream_num_data_valid  |   in|    2|     ap_fifo|     outStream|       pointer|
|outStream_fifo_cap        |   in|    2|     ap_fifo|     outStream|       pointer|
|outStream_empty_n         |   in|    1|     ap_fifo|     outStream|       pointer|
|outStream_read            |  out|    1|     ap_fifo|     outStream|       pointer|
+--------------------------+-----+-----+------------+--------------+--------------+

