
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Mon Feb 24 23:01:31 2025
| Design       : Briey
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                             
************************************************************************************************************
                                                                           Clock   Non-clock                
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources       
------------------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck        1000.000     {0 500}        Declared                95           0  {io_jtag_tck} 
 Briey|io_axiClk          1000.000     {0 500}        Declared              2454           0  {io_axiClk}   
============================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               Briey|io_jtag_tck                         
 Inferred_clock_group_1        asynchronous               Briey|io_axiClk                           
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck            1.000 MHz     221.435 MHz       1000.000          4.516        995.484
 Briey|io_axiClk              1.000 MHz     100.170 MHz       1000.000          9.983        990.017
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck          497.808       0.000              0            269
 Briey|io_axiClk        Briey|io_axiClk            990.017       0.000              0          12008
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck            0.252       0.000              0            269
 Briey|io_axiClk        Briey|io_axiClk              0.158       0.000              0          12008
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk            996.579       0.000              0            427
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk              0.609       0.000              0            427
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck                                 499.380       0.000              0             95
 Briey|io_axiClk                                   498.100       0.000              0           2454
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck          498.437       0.000              0            269
 Briey|io_axiClk        Briey|io_axiClk            993.136       0.000              0          12008
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck      Briey|io_jtag_tck            0.195       0.000              0            269
 Briey|io_axiClk        Briey|io_axiClk              0.108       0.000              0          12008
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk            997.529       0.000              0            427
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_axiClk        Briey|io_axiClk              0.456       0.000              0            427
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 Briey|io_jtag_tck                                 499.504       0.000              0             95
 Briey|io_axiClk                                   498.480       0.000              0           2454
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[1]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L1
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.865
  Launch Clock Delay      :  7.302
  Clock Pessimism Removal :  0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMA_154_153/CLK                                                          r       jtagBridge_1/jtag_tap_instruction[1]/opit_0/CLK

 CLMA_154_153/Q1                   tco                   0.291       7.593 r       jtagBridge_1/jtag_tap_instruction[1]/opit_0/Q
                                   net (fanout=6)        0.572       8.165         jtagBridge_1/_zz_jtag_tap_isBypass [1]
 CLMA_158_136/Y0                   td                    0.493       8.658 f       jtagBridge_1/N93_4_3/gateop_perm/Z
                                   net (fanout=15)       0.559       9.217         jtagBridge_1/N233
 CLMA_154_149/A1                                                           f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   9.217         Logic Levels: 1  
                                                                                   Logic: 0.784ns(40.940%), Route: 1.131ns(59.060%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.692     502.773 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.773         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048     502.821 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.492     505.313         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     505.313 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.552     506.865         ntclkbufg_1      
 CLMA_154_149/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.432     507.297                          
 clock uncertainty                                      -0.050     507.247                          

 Setup time                                             -0.222     507.025                          

 Data required time                                                507.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                507.025                          
 Data arrival time                                                   9.217                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.808                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L4
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.865
  Launch Clock Delay      :  7.302
  Clock Pessimism Removal :  0.404

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMA_162_136/CLK                                                          r       jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK

 CLMA_162_136/Q0                   tco                   0.289       7.591 r       jtagBridge_1/jtag_tap_instruction[0]/opit_0/Q
                                   net (fanout=6)        0.722       8.313         jtagBridge_1/_zz_jtag_tap_isBypass [0]
 CLMA_154_149/Y2                   td                    0.322       8.635 r       jtagBridge_1/N209/gateop_perm/Z
                                   net (fanout=1)        0.119       8.754         jtagBridge_1/jtag_readArea_ctrl_enable
 CLMA_154_149/Y3                   td                    0.287       9.041 r       jtagBridge_1/N93_6_or[0]_3/gateop_perm/Z
                                   net (fanout=1)        0.250       9.291         jtagBridge_1/_N25915
 CLMA_154_149/A4                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   9.291         Logic Levels: 2  
                                                                                   Logic: 0.898ns(45.148%), Route: 1.091ns(54.852%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.692     502.773 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.773         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048     502.821 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.492     505.313         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     505.313 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.552     506.865         ntclkbufg_1      
 CLMA_154_149/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.404     507.269                          
 clock uncertainty                                      -0.050     507.219                          

 Setup time                                             -0.082     507.137                          

 Data required time                                                507.137                          
----------------------------------------------------------------------------------------------------
 Data required time                                                507.137                          
 Data arrival time                                                   9.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.846                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L2
Path Group  : Briey|io_jtag_tck
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.865
  Launch Clock Delay      :  7.302
  Clock Pessimism Removal :  0.424

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMS_150_137/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK

 CLMS_150_137/Q0                   tco                   0.289       7.591 r       jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/Q
                                   net (fanout=1)        0.454       8.045         jtagBridge_1/jtag_idcodeArea_shifter [0]
 CLMA_154_149/A2                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   8.045         Logic Levels: 0  
                                                                                   Logic: 0.289ns(38.896%), Route: 0.454ns(61.104%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.692     502.773 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.773         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048     502.821 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.492     505.313         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     505.313 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.552     506.865         ntclkbufg_1      
 CLMA_154_149/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.424     507.289                          
 clock uncertainty                                      -0.050     507.239                          

 Setup time                                             -0.348     506.891                          

 Data required time                                                506.891                          
----------------------------------------------------------------------------------------------------
 Data required time                                                506.891                          
 Data arrival time                                                   8.045                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.846                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[8]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[7]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.302
  Launch Clock Delay      :  6.906
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.760       2.841 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.841         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048       2.889 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       5.375         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.375 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.531       6.906         ntclkbufg_1      
 CLMA_162_132/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[8]/opit_0/CLK

 CLMA_162_132/Q3                   tco                   0.221       7.127 f       jtagBridge_1/jtag_idcodeArea_shifter[8]/opit_0/Q
                                   net (fanout=1)        0.084       7.211         jtagBridge_1/jtag_idcodeArea_shifter [8]
 CLMA_162_132/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[7]/opit_0/D

 Data arrival time                                                   7.211         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMA_162_132/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[7]/opit_0/CLK
 clock pessimism                                        -0.396       6.906                          
 clock uncertainty                                       0.000       6.906                          

 Hold time                                               0.053       6.959                          

 Data required time                                                  6.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.959                          
 Data arrival time                                                   7.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.302
  Launch Clock Delay      :  6.906
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.760       2.841 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.841         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048       2.889 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       5.375         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.375 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.531       6.906         ntclkbufg_1      
 CLMA_162_124/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/CLK

 CLMA_162_124/Q3                   tco                   0.221       7.127 f       jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/Q
                                   net (fanout=1)        0.084       7.211         jtagBridge_1/jtag_idcodeArea_shifter [25]
 CLMA_162_124/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/D

 Data arrival time                                                   7.211         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.459%), Route: 0.084ns(27.541%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMA_162_124/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/CLK
 clock pessimism                                        -0.396       6.906                          
 clock uncertainty                                       0.000       6.906                          

 Hold time                                               0.053       6.959                          

 Data required time                                                  6.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.959                          
 Data arrival time                                                   7.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[27]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.302
  Launch Clock Delay      :  6.906
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.760       2.841 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.841         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.048       2.889 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       5.375         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.375 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.531       6.906         ntclkbufg_1      
 CLMS_162_133/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/CLK

 CLMS_162_133/Q3                   tco                   0.221       7.127 f       jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/Q
                                   net (fanout=1)        0.085       7.212         jtagBridge_1/jtag_idcodeArea_shifter [28]
 CLMS_162_133/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[27]/opit_0/D

 Data arrival time                                                   7.212         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.030       3.111 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.111         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.076       3.187 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       5.717         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.717 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.585       7.302         ntclkbufg_1      
 CLMS_162_133/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[27]/opit_0/CLK
 clock pessimism                                        -0.396       6.906                          
 clock uncertainty                                       0.000       6.906                          

 Hold time                                               0.053       6.959                          

 Data required time                                                  6.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.959                          
 Data arrival time                                                   7.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK
Endpoint    : axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]/opit_0_MUX4TO1Q/CE
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_162_169/CLK                                                          r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK

 CLMS_162_169/Q2                   tco                   0.290       7.493 r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.782       8.275         axi_core_cpu/decodeExceptionPort_payload_badAddr [25]
 CLMA_154_197/Y2                   td                    0.286       8.561 r       axi_core_cpu/_zz_decode_RS2_95/gateop_perm/Z
                                   net (fanout=2)        0.254       8.815         axi_core_cpu/_N23446
 CLMA_154_197/Y1                   td                    0.212       9.027 r       axi_core_cpu/N271_23/gateop_perm/Z
                                   net (fanout=4)        0.662       9.689         axi_core_cpu/_N23469
 CLMS_162_181/Y1                   td                    0.212       9.901 r       axi_core_cpu/N577_29_13/gateop_perm/Z
                                   net (fanout=1)        0.474      10.375         axi_core_cpu/_N25845
 CLMA_154_181/Y3                   td                    0.210      10.585 r       axi_core_cpu/N577_28/gateop_perm/Z
                                   net (fanout=1)        0.401      10.986         axi_core_cpu/_N22535
 CLMA_154_184/Y3                   td                    0.287      11.273 r       axi_core_cpu/N577_92/gateop/F
                                   net (fanout=1)        0.600      11.873         axi_core_cpu/_N22531
 CLMA_162_192/Y0                   td                    0.285      12.158 r       axi_core_cpu/N577_77/gateop/F
                                   net (fanout=1)        0.597      12.755         axi_core_cpu/_N22525
 CLMA_162_168/Y0                   td                    0.285      13.040 r       axi_core_cpu/N577_67/gateop_perm/Z
                                   net (fanout=1)        0.121      13.161         axi_core_cpu/_N22519
 CLMS_162_169/Y1                   td                    0.274      13.435 r       axi_core_cpu/N577_51/gateop/F
                                   net (fanout=1)        0.251      13.686         axi_core_cpu/_N22510
 CLMA_162_168/Y3                   td                    0.210      13.896 r       axi_core_cpu/N1/gateop_perm/Z
                                   net (fanout=3)        0.270      14.166         axi_core_cpu/decode_arbitration_flushNext
 CLMS_162_165/Y0                   td                    0.210      14.376 r       axi_core_cpu/N4835_1/gateop_perm/Z
                                   net (fanout=4)        0.579      14.955         axi_core_cpu/N4831
 CLMA_158_168/Y1                   td                    0.212      15.167 r       axi_core_cpu/N4835/gateop_perm/Z
                                   net (fanout=27)       1.002      16.169         axi_core_cpu/N4835
 CLMS_130_161/CECO                 td                    0.184      16.353 r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]/opit_0_MUX4TO1Q/CEOUT
                                   net (fanout=1)        0.000      16.353         ntR89            
 CLMS_130_165/CECI                                                         r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]/opit_0_MUX4TO1Q/CE

 Data arrival time                                                  16.353         Logic Levels: 12 
                                                                                   Logic: 3.157ns(34.503%), Route: 5.993ns(65.497%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMS_130_165/CLK                                                          r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.341    1007.149                          
 clock uncertainty                                      -0.050    1007.099                          

 Setup time                                             -0.729    1006.370                          

 Data required time                                               1006.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.370                          
 Data arrival time                                                  16.353                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.017                          
====================================================================================================

====================================================================================================

Startpoint  : axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK
Endpoint    : axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]/opit_0_MUX4TO1Q/CE
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_162_169/CLK                                                          r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK

 CLMS_162_169/Q2                   tco                   0.290       7.493 r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.782       8.275         axi_core_cpu/decodeExceptionPort_payload_badAddr [25]
 CLMA_154_197/Y2                   td                    0.286       8.561 r       axi_core_cpu/_zz_decode_RS2_95/gateop_perm/Z
                                   net (fanout=2)        0.254       8.815         axi_core_cpu/_N23446
 CLMA_154_197/Y1                   td                    0.212       9.027 r       axi_core_cpu/N271_23/gateop_perm/Z
                                   net (fanout=4)        0.662       9.689         axi_core_cpu/_N23469
 CLMS_162_181/Y1                   td                    0.212       9.901 r       axi_core_cpu/N577_29_13/gateop_perm/Z
                                   net (fanout=1)        0.474      10.375         axi_core_cpu/_N25845
 CLMA_154_181/Y3                   td                    0.210      10.585 r       axi_core_cpu/N577_28/gateop_perm/Z
                                   net (fanout=1)        0.401      10.986         axi_core_cpu/_N22535
 CLMA_154_184/Y3                   td                    0.287      11.273 r       axi_core_cpu/N577_92/gateop/F
                                   net (fanout=1)        0.600      11.873         axi_core_cpu/_N22531
 CLMA_162_192/Y0                   td                    0.285      12.158 r       axi_core_cpu/N577_77/gateop/F
                                   net (fanout=1)        0.597      12.755         axi_core_cpu/_N22525
 CLMA_162_168/Y0                   td                    0.285      13.040 r       axi_core_cpu/N577_67/gateop_perm/Z
                                   net (fanout=1)        0.121      13.161         axi_core_cpu/_N22519
 CLMS_162_169/Y1                   td                    0.274      13.435 r       axi_core_cpu/N577_51/gateop/F
                                   net (fanout=1)        0.251      13.686         axi_core_cpu/_N22510
 CLMA_162_168/Y3                   td                    0.210      13.896 r       axi_core_cpu/N1/gateop_perm/Z
                                   net (fanout=3)        0.270      14.166         axi_core_cpu/decode_arbitration_flushNext
 CLMS_162_165/Y0                   td                    0.210      14.376 r       axi_core_cpu/N4835_1/gateop_perm/Z
                                   net (fanout=4)        0.579      14.955         axi_core_cpu/N4831
 CLMA_158_168/Y1                   td                    0.212      15.167 r       axi_core_cpu/N4835/gateop_perm/Z
                                   net (fanout=27)       0.785      15.952         axi_core_cpu/N4835
 CLMS_130_181/CECO                 td                    0.184      16.136 r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]/opit_0_MUX4TO1Q/CEOUT
                                   net (fanout=4)        0.000      16.136         ntR88            
 CLMS_130_185/CECI                                                         r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]/opit_0_MUX4TO1Q/CE

 Data arrival time                                                  16.136         Logic Levels: 12 
                                                                                   Logic: 3.157ns(35.341%), Route: 5.776ns(64.659%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.341    1007.149                          
 clock uncertainty                                      -0.050    1007.099                          

 Setup time                                             -0.729    1006.370                          

 Data required time                                               1006.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.370                          
 Data arrival time                                                  16.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.234                          
====================================================================================================

====================================================================================================

Startpoint  : axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK
Endpoint    : axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]/opit_0_MUX4TO1Q/CE
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_162_169/CLK                                                          r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK

 CLMS_162_169/Q2                   tco                   0.290       7.493 r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.782       8.275         axi_core_cpu/decodeExceptionPort_payload_badAddr [25]
 CLMA_154_197/Y2                   td                    0.286       8.561 r       axi_core_cpu/_zz_decode_RS2_95/gateop_perm/Z
                                   net (fanout=2)        0.254       8.815         axi_core_cpu/_N23446
 CLMA_154_197/Y1                   td                    0.212       9.027 r       axi_core_cpu/N271_23/gateop_perm/Z
                                   net (fanout=4)        0.662       9.689         axi_core_cpu/_N23469
 CLMS_162_181/Y1                   td                    0.212       9.901 r       axi_core_cpu/N577_29_13/gateop_perm/Z
                                   net (fanout=1)        0.474      10.375         axi_core_cpu/_N25845
 CLMA_154_181/Y3                   td                    0.210      10.585 r       axi_core_cpu/N577_28/gateop_perm/Z
                                   net (fanout=1)        0.401      10.986         axi_core_cpu/_N22535
 CLMA_154_184/Y3                   td                    0.287      11.273 r       axi_core_cpu/N577_92/gateop/F
                                   net (fanout=1)        0.600      11.873         axi_core_cpu/_N22531
 CLMA_162_192/Y0                   td                    0.285      12.158 r       axi_core_cpu/N577_77/gateop/F
                                   net (fanout=1)        0.597      12.755         axi_core_cpu/_N22525
 CLMA_162_168/Y0                   td                    0.285      13.040 r       axi_core_cpu/N577_67/gateop_perm/Z
                                   net (fanout=1)        0.121      13.161         axi_core_cpu/_N22519
 CLMS_162_169/Y1                   td                    0.274      13.435 r       axi_core_cpu/N577_51/gateop/F
                                   net (fanout=1)        0.251      13.686         axi_core_cpu/_N22510
 CLMA_162_168/Y3                   td                    0.210      13.896 r       axi_core_cpu/N1/gateop_perm/Z
                                   net (fanout=3)        0.270      14.166         axi_core_cpu/decode_arbitration_flushNext
 CLMS_162_165/Y0                   td                    0.210      14.376 r       axi_core_cpu/N4835_1/gateop_perm/Z
                                   net (fanout=4)        0.579      14.955         axi_core_cpu/N4831
 CLMA_158_168/Y1                   td                    0.212      15.167 r       axi_core_cpu/N4835/gateop_perm/Z
                                   net (fanout=27)       0.785      15.952         axi_core_cpu/N4835
 CLMS_130_181/CECO                 td                    0.184      16.136 r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]/opit_0_MUX4TO1Q/CEOUT
                                   net (fanout=4)        0.000      16.136         ntR88            
 CLMS_130_185/CECI                                                         r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]/opit_0_MUX4TO1Q/CE

 Data arrival time                                                  16.136         Logic Levels: 12 
                                                                                   Logic: 3.157ns(35.341%), Route: 5.776ns(64.659%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.341    1007.149                          
 clock uncertainty                                      -0.050    1007.099                          

 Setup time                                             -0.729    1006.370                          

 Data required time                                               1006.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.370                          
 Data arrival time                                                  16.136                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       990.234                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WD
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.366

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMS_186_149/CLK                                                          r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/opit_0_L5Q_perm/CLK

 CLMS_186_149/Q3                   tco                   0.221       7.029 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.346       7.375         axi_uartCtrl/uartCtrl_1_io_read_payload [0]
 CLMS_186_141/AD                                                           f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WD

 Data arrival time                                                   7.375         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.977%), Route: 0.346ns(61.023%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_186_141/CLK                                                          r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 clock pessimism                                        -0.366       6.837                          
 clock uncertainty                                       0.000       6.837                          

 Hold time                                               0.380       7.217                          

 Data required time                                                  7.217                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.217                          
 Data arrival time                                                   7.375                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.158                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[6]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_6/ram16x1d/WD
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMA_182_133/CLK                                                          r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[6]/opit_0_L5Q_perm/CLK

 CLMA_182_133/Q3                   tco                   0.221       7.029 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[6]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.360       7.389         axi_uartCtrl/uartCtrl_1_io_read_payload [6]
 CLMS_186_145/AD                                                           f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_6/ram16x1d/WD

 Data arrival time                                                   7.389         Logic Levels: 0  
                                                                                   Logic: 0.221ns(38.038%), Route: 0.360ns(61.962%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_186_145/CLK                                                          r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_6/ram16x1d/WCLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Hold time                                               0.380       7.224                          

 Data required time                                                  7.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.224                          
 Data arrival time                                                   7.389                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.165                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ptr_push[0]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_2/ram16x1d/WADM0
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMA_194_140/CLK                                                          r       axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ptr_push[0]/opit_0_L5Q_perm/CLK

 CLMA_194_140/Q1                   tco                   0.224       7.032 f       axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ptr_push[0]/opit_0_L5Q_perm/Q
                                   net (fanout=17)       0.361       7.393         axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ptr_push [0]
 CLMS_190_141/M0                                                           f       axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_2/ram16x1d/WADM0

 Data arrival time                                                   7.393         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.291%), Route: 0.361ns(61.709%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_190_141/CLK                                                          r       axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_2/ram16x1d/WCLK
 clock pessimism                                        -0.359       6.844                          
 clock uncertainty                                       0.000       6.844                          

 Hold time                                               0.380       7.224                          

 Data required time                                                  7.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.224                          
 Data arrival time                                                   7.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.169                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_sdramCtrl/ctrl/refresh_counter_value[6]/opit_0_A2Q21/RS
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q2                   tco                   0.289       7.492 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=311)      2.311       9.803         resetCtrl_axiReset
 CLMS_254_177/RSCO                 td                    0.147       9.950 f       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_3_active_counter[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.950         ntR49            
 CLMS_254_181/RSCO                 td                    0.147      10.097 f       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_2_precharge_counter[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.097         ntR48            
 CLMS_254_185/RSCO                 td                    0.147      10.244 f       axi_sdramCtrl/ctrl/frontend_state_2/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.244         ntR47            
 CLMS_254_193/RSCO                 td                    0.147      10.391 f       axi_sdramCtrl/ctrl/frontend_state_3/opit_0/RSOUT
                                   net (fanout=1)        0.000      10.391         ntR46            
 CLMS_254_197/RSCO                 td                    0.147      10.538 f       axi_sdramCtrl/ctrl/refresh_counter_value[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.538         ntR45            
 CLMS_254_201/RSCI                                                         f       axi_sdramCtrl/ctrl/refresh_counter_value[6]/opit_0_A2Q21/RS

 Data arrival time                                                  10.538         Logic Levels: 5  
                                                                                   Logic: 1.024ns(30.705%), Route: 2.311ns(69.295%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMS_254_201/CLK                                                          r       axi_sdramCtrl/ctrl/refresh_counter_value[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.359    1007.167                          
 clock uncertainty                                      -0.050    1007.117                          

 Recovery time                                           0.000    1007.117                          

 Data required time                                               1007.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1007.117                          
 Data arrival time                                                  10.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.579                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_sdramCtrl/ctrl/refresh_counter_value[8]/opit_0_A2Q21/RS
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q2                   tco                   0.289       7.492 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=311)      2.311       9.803         resetCtrl_axiReset
 CLMS_254_177/RSCO                 td                    0.147       9.950 f       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_3_active_counter[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.950         ntR49            
 CLMS_254_181/RSCO                 td                    0.147      10.097 f       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_2_precharge_counter[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.097         ntR48            
 CLMS_254_185/RSCO                 td                    0.147      10.244 f       axi_sdramCtrl/ctrl/frontend_state_2/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.244         ntR47            
 CLMS_254_193/RSCO                 td                    0.147      10.391 f       axi_sdramCtrl/ctrl/frontend_state_3/opit_0/RSOUT
                                   net (fanout=1)        0.000      10.391         ntR46            
 CLMS_254_197/RSCO                 td                    0.147      10.538 f       axi_sdramCtrl/ctrl/refresh_counter_value[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      10.538         ntR45            
 CLMS_254_201/RSCI                                                         f       axi_sdramCtrl/ctrl/refresh_counter_value[8]/opit_0_A2Q21/RS

 Data arrival time                                                  10.538         Logic Levels: 5  
                                                                                   Logic: 1.024ns(30.705%), Route: 2.311ns(69.295%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMS_254_201/CLK                                                          r       axi_sdramCtrl/ctrl/refresh_counter_value[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.359    1007.167                          
 clock uncertainty                                      -0.050    1007.117                          

 Recovery time                                           0.000    1007.117                          

 Data required time                                               1007.117                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1007.117                          
 Data arrival time                                                  10.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.579                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_1_precharge_counter[0]/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.808
  Launch Clock Delay      :  7.203
  Clock Pessimism Removal :  0.359

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q2                   tco                   0.289       7.492 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=311)      2.312       9.804         resetCtrl_axiReset
 CLMS_266_181/RS                                                           f       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_1_precharge_counter[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   9.804         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.111%), Route: 2.312ns(88.889%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760    1002.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048    1002.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395    1005.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1005.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531    1006.808         ntclkbufg_0      
 CLMS_266_181/CLK                                                          r       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_1_precharge_counter[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.359    1007.167                          
 clock uncertainty                                      -0.050    1007.117                          

 Recovery time                                          -0.617    1006.500                          

 Data required time                                               1006.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1006.500                          
 Data arrival time                                                   9.804                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.696                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/opit_0_L5Q_perm/CLK
Endpoint    : systemDebugger_1/dispatcher_counter[0]/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_systemReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q0                   tco                   0.222       7.030 f       resetCtrl_systemReset/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.326       7.356         resetCtrl_systemReset
 CLMS_158_137/RSCO                 td                    0.115       7.471 f       jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.471         ntR70            
 CLMS_158_141/RSCI                                                         f       systemDebugger_1/dispatcher_counter[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.471         Logic Levels: 1  
                                                                                   Logic: 0.337ns(50.830%), Route: 0.326ns(49.170%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_158_141/CLK                                                          r       systemDebugger_1/dispatcher_counter[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.341       6.862                          
 clock uncertainty                                       0.000       6.862                          

 Removal time                                            0.000       6.862                          

 Data required time                                                  6.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.862                          
 Data arrival time                                                   7.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/opit_0_L5Q_perm/CLK
Endpoint    : systemDebugger_1/dispatcher_counter[1]/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_systemReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q0                   tco                   0.222       7.030 f       resetCtrl_systemReset/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.326       7.356         resetCtrl_systemReset
 CLMS_158_137/RSCO                 td                    0.115       7.471 f       jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.471         ntR70            
 CLMS_158_141/RSCI                                                         f       systemDebugger_1/dispatcher_counter[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.471         Logic Levels: 1  
                                                                                   Logic: 0.337ns(50.830%), Route: 0.326ns(49.170%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_158_141/CLK                                                          r       systemDebugger_1/dispatcher_counter[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.341       6.862                          
 clock uncertainty                                       0.000       6.862                          

 Removal time                                            0.000       6.862                          

 Data required time                                                  6.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.862                          
 Data arrival time                                                   7.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/opit_0_L5Q_perm/CLK
Endpoint    : systemDebugger_1/dispatcher_counter[2]/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.203
  Launch Clock Delay      :  6.808
  Clock Pessimism Removal :  -0.341

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.760       2.834 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.834         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.048       2.882 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       5.277         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.277 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.531       6.808         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_systemReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q0                   tco                   0.222       7.030 f       resetCtrl_systemReset/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.326       7.356         resetCtrl_systemReset
 CLMS_158_137/RSCO                 td                    0.115       7.471 f       jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.471         ntR70            
 CLMS_158_141/RSCI                                                         f       systemDebugger_1/dispatcher_counter[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.471         Logic Levels: 1  
                                                                                   Logic: 0.337ns(50.830%), Route: 0.326ns(49.170%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_158_141/CLK                                                          r       systemDebugger_1/dispatcher_counter[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.341       6.862                          
 clock uncertainty                                       0.000       6.862                          

 Removal time                                            0.000       6.862                          

 Data required time                                                  6.862                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.862                          
 Data arrival time                                                   7.471                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.609                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
Endpoint    : gpio_led[5] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                         0.000       0.000 f                        
 Y13                                                     0.000       0.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    3.057       3.138 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.138         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.075       3.213 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        2.536       5.749         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       5.749 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       1.610       7.359         ntclkbufg_1      
 CLMA_154_149/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK

 CLMA_154_149/Q0                   tco                   0.318       7.677 r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.898       8.575         nt_io_jtag_tdo   
 CLMA_182_148/Y3                   td                    0.315       8.890 f       N17/gateop_perm/Z
                                   net (fanout=1)        3.366      12.256         nt_gpio_led[5]   
 IOL_67_373/DO                     td                    0.139      12.395 f       gpio_led_obuf[5]/opit_1/O
                                   net (fanout=1)        0.000      12.395         gpio_led_obuf[5]/ntO
 IOBR_TB_65_376/PAD                td                   10.009      22.404 f       gpio_led_obuf[5]/opit_0/O
                                   net (fanout=1)        0.097      22.501         gpio_led[5]      
 A5                                                                        f       gpio_led[5] (port)

 Data arrival time                                                  22.501         Logic Levels: 3  
                                                                                   Logic: 10.781ns(71.199%), Route: 4.361ns(28.801%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_write_driver[4]/opit_0/CLK
Endpoint    : gpio_led[4] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_186_153/CLK                                                          r       axi_gpioACtrl/io_gpio_write_driver[4]/opit_0/CLK

 CLMS_186_153/Y2                   tco                   0.375       7.578 r       axi_gpioACtrl/io_gpio_write_driver[4]/opit_0/Q
                                   net (fanout=2)        0.461       8.039         io_gpioA_write[4]
 CLMS_190_165/Y1                   td                    0.316       8.355 f       N12/gateop_perm/Z
                                   net (fanout=1)        3.710      12.065         nt_gpio_led[4]   
 IOL_67_374/DO                     td                    0.139      12.204 f       gpio_led_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000      12.204         gpio_led_obuf[4]/ntO
 IOBD_64_376/PAD                   td                   10.009      22.213 f       gpio_led_obuf[4]/opit_0/O
                                   net (fanout=1)        0.097      22.310         gpio_led[4]      
 C5                                                                        f       gpio_led[4] (port)

 Data arrival time                                                  22.310         Logic Levels: 3  
                                                                                   Logic: 10.839ns(71.748%), Route: 4.268ns(28.252%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_write_driver[0]/opit_0/CLK
Endpoint    : gpio_led[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    3.030       3.104 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.104         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.076       3.180 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       5.618         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       5.618 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     1.585       7.203         ntclkbufg_0      
 CLMS_190_165/CLK                                                          r       axi_gpioACtrl/io_gpio_write_driver[0]/opit_0/CLK

 CLMS_190_165/Y2                   tco                   0.375       7.578 r       axi_gpioACtrl/io_gpio_write_driver[0]/opit_0/Q
                                   net (fanout=2)        0.400       7.978         io_gpioA_write[0]
 CLMS_186_161/Y2                   td                    0.494       8.472 f       N4/gateop_perm/Z 
                                   net (fanout=1)        3.516      11.988         nt_gpio_led[0]   
 IOL_19_374/DO                     td                    0.139      12.127 f       gpio_led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000      12.127         gpio_led_obuf[0]/ntO
 IOBD_16_376/PAD                   td                   10.009      22.136 f       gpio_led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109      22.245         gpio_led[0]      
 B2                                                                        f       gpio_led[0] (port)

 Data arrival time                                                  22.245         Logic Levels: 3  
                                                                                   Logic: 11.017ns(73.242%), Route: 4.025ns(26.758%)
====================================================================================================

====================================================================================================

Startpoint  : io_timerExternal_ticka (port)
Endpoint    : axi_timerCtrl/io_external_buffercc/buffers_0_tick/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 r       io_timerExternal_ticka (port)
                                   net (fanout=1)        0.155       0.155         io_timerExternal_ticka
 IOBS_LR_328_132/DIN               td                    2.760       2.915 r       io_timerExternal_ticka_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.915         io_timerExternal_ticka_ibuf/ntD
 IOL_327_133/RX_DATA_DD            td                    0.082       2.997 r       io_timerExternal_ticka_ibuf/opit_1/OUT
                                   net (fanout=1)        1.303       4.300         nt_io_timerExternal_ticka
 CLMA_226_136/A4                                                           r       axi_timerCtrl/io_external_buffercc/buffers_0_tick/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.300         Logic Levels: 2  
                                                                                   Logic: 2.842ns(66.093%), Route: 1.458ns(33.907%)
====================================================================================================

====================================================================================================

Startpoint  : io_jtag_tms (port)
Endpoint    : jtagBridge_1/jtag_tap_fsm_state_10/opit_0/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 r       io_jtag_tms (port)
                                   net (fanout=1)        0.053       0.053         io_jtag_tms      
 IOBD_133_0/DIN                    td                    2.760       2.813 r       io_jtag_tms_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.813         io_jtag_tms_ibuf/ntD
 IOL_135_6/RX_DATA_DD              td                    0.082       2.895 r       io_jtag_tms_ibuf/opit_1/OUT
                                   net (fanout=15)       1.406       4.301         nt_io_jtag_tms   
 CLMA_154_128/RS                                                           r       jtagBridge_1/jtag_tap_fsm_state_10/opit_0/RS

 Data arrival time                                                   4.301         Logic Levels: 2  
                                                                                   Logic: 2.842ns(66.078%), Route: 1.459ns(33.922%)
====================================================================================================

====================================================================================================

Startpoint  : io_jtag_tms (port)
Endpoint    : jtagBridge_1/jtag_tap_fsm_state_0/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 r       io_jtag_tms (port)
                                   net (fanout=1)        0.053       0.053         io_jtag_tms      
 IOBD_133_0/DIN                    td                    2.760       2.813 r       io_jtag_tms_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.813         io_jtag_tms_ibuf/ntD
 IOL_135_6/RX_DATA_DD              td                    0.082       2.895 r       io_jtag_tms_ibuf/opit_1/OUT
                                   net (fanout=15)       1.412       4.307         nt_io_jtag_tms   
 CLMA_154_129/A2                                                           r       jtagBridge_1/jtag_tap_fsm_state_0/opit_0_L5Q_perm/L2

 Data arrival time                                                   4.307         Logic Levels: 2  
                                                                                   Logic: 2.842ns(65.986%), Route: 1.465ns(34.014%)
====================================================================================================

{Briey|io_jtag_tck} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.380     500.000         0.620           High Pulse Width  CLMS_150_137/CLK        jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_150_137/CLK        jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK
 499.380     500.000         0.620           Low Pulse Width   CLMS_150_137/CLK        jtagBridge_1/jtag_idcodeArea_shifter[1]/opit_0/CLK
====================================================================================================

{Briey|io_axiClk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width  CLMS_186_141/CLK        axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_186_141/CLK        axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 498.100     500.000         1.900           Low Pulse Width   CLMS_190_145/CLK        axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[1]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L1
Path Group  : Briey|io_jtag_tck
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.014  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.756
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMA_154_153/CLK                                                          r       jtagBridge_1/jtag_tap_instruction[1]/opit_0/CLK

 CLMA_154_153/Q1                   tco                   0.223       5.453 f       jtagBridge_1/jtag_tap_instruction[1]/opit_0/Q
                                   net (fanout=6)        0.389       5.842         jtagBridge_1/_zz_jtag_tap_isBypass [1]
 CLMA_158_136/Y0                   td                    0.380       6.222 f       jtagBridge_1/N93_4_3/gateop_perm/Z
                                   net (fanout=15)       0.364       6.586         jtagBridge_1/N233
 CLMA_154_149/A1                                                           f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.586         Logic Levels: 1  
                                                                                   Logic: 0.603ns(44.469%), Route: 0.753ns(55.531%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.297     502.378 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.378         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038     502.416 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.422     503.838         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     503.838 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.918     504.756         ntclkbufg_1      
 CLMA_154_149/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.488     505.244                          
 clock uncertainty                                      -0.050     505.194                          

 Setup time                                             -0.171     505.023                          

 Data required time                                                505.023                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.023                          
 Data arrival time                                                   6.586                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.437                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L4
Path Group  : Briey|io_jtag_tck
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.756
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.467

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMA_162_136/CLK                                                          r       jtagBridge_1/jtag_tap_instruction[0]/opit_0/CLK

 CLMA_162_136/Q0                   tco                   0.221       5.451 f       jtagBridge_1/jtag_tap_instruction[0]/opit_0/Q
                                   net (fanout=6)        0.465       5.916         jtagBridge_1/_zz_jtag_tap_isBypass [0]
 CLMA_154_149/Y2                   td                    0.264       6.180 f       jtagBridge_1/N209/gateop_perm/Z
                                   net (fanout=1)        0.067       6.247         jtagBridge_1/jtag_readArea_ctrl_enable
 CLMA_154_149/Y3                   td                    0.221       6.468 r       jtagBridge_1/N93_6_or[0]_3/gateop_perm/Z
                                   net (fanout=1)        0.147       6.615         jtagBridge_1/_N25915
 CLMA_154_149/A4                                                           r       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.615         Logic Levels: 2  
                                                                                   Logic: 0.706ns(50.975%), Route: 0.679ns(49.025%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.297     502.378 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.378         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038     502.416 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.422     503.838         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     503.838 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.918     504.756         ntclkbufg_1      
 CLMA_154_149/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.467     505.223                          
 clock uncertainty                                      -0.050     505.173                          

 Setup time                                             -0.062     505.111                          

 Data required time                                                505.111                          
----------------------------------------------------------------------------------------------------
 Data required time                                                505.111                          
 Data arrival time                                                   6.615                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       498.496                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L2
Path Group  : Briey|io_jtag_tck
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.756
  Launch Clock Delay      :  5.230
  Clock Pessimism Removal :  0.477

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMS_150_137/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK

 CLMS_150_137/Q0                   tco                   0.221       5.451 f       jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/Q
                                   net (fanout=1)        0.282       5.733         jtagBridge_1/jtag_idcodeArea_shifter [0]
 CLMA_154_149/A2                                                           f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   5.733         Logic Levels: 0  
                                                                                   Logic: 0.221ns(43.936%), Route: 0.282ns(56.064%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (falling edge)
                                                       500.000     500.000 f                        
 Y13                                                     0.000     500.000 f       io_jtag_tck (port)
                                   net (fanout=1)        0.081     500.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.297     502.378 f       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000     502.378         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038     502.416 f       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.422     503.838         _N11             
 USCM_84_109/CLK_USCM              td                    0.000     503.838 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.918     504.756         ntclkbufg_1      
 CLMA_154_149/CLK                                                          f       jtagBridge_1/jtag_tap_tdoUnbufferd_regNext/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.477     505.233                          
 clock uncertainty                                      -0.050     505.183                          

 Setup time                                             -0.286     504.897                          

 Data required time                                                504.897                          
----------------------------------------------------------------------------------------------------
 Data required time                                                504.897                          
 Data arrival time                                                   5.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       499.164                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[8]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[7]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  4.894
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.452       2.533 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.533         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038       2.571 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       3.999         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       3.999 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.895       4.894         ntclkbufg_1      
 CLMA_162_132/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[8]/opit_0/CLK

 CLMA_162_132/Q3                   tco                   0.178       5.072 f       jtagBridge_1/jtag_idcodeArea_shifter[8]/opit_0/Q
                                   net (fanout=1)        0.058       5.130         jtagBridge_1/jtag_idcodeArea_shifter [8]
 CLMA_162_132/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[7]/opit_0/D

 Data arrival time                                                   5.130         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMA_162_132/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[7]/opit_0/CLK
 clock pessimism                                        -0.335       4.895                          
 clock uncertainty                                       0.000       4.895                          

 Hold time                                               0.040       4.935                          

 Data required time                                                  4.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.935                          
 Data arrival time                                                   5.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  4.894
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.452       2.533 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.533         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038       2.571 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       3.999         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       3.999 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.895       4.894         ntclkbufg_1      
 CLMA_162_124/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/CLK

 CLMA_162_124/Q3                   tco                   0.178       5.072 f       jtagBridge_1/jtag_idcodeArea_shifter[25]/opit_0/Q
                                   net (fanout=1)        0.058       5.130         jtagBridge_1/jtag_idcodeArea_shifter [25]
 CLMA_162_124/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/D

 Data arrival time                                                   5.130         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.424%), Route: 0.058ns(24.576%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMA_162_124/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[24]/opit_0/CLK
 clock pessimism                                        -0.335       4.895                          
 clock uncertainty                                       0.000       4.895                          

 Hold time                                               0.040       4.935                          

 Data required time                                                  4.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.935                          
 Data arrival time                                                   5.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.195                          
====================================================================================================

====================================================================================================

Startpoint  : jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/CLK
Endpoint    : jtagBridge_1/jtag_idcodeArea_shifter[27]/opit_0/D
Path Group  : Briey|io_jtag_tck
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.230
  Launch Clock Delay      :  4.894
  Clock Pessimism Removal :  -0.335

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.452       2.533 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.533         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.038       2.571 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       3.999         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       3.999 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.895       4.894         ntclkbufg_1      
 CLMS_162_133/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/CLK

 CLMS_162_133/Q3                   tco                   0.178       5.072 f       jtagBridge_1/jtag_idcodeArea_shifter[28]/opit_0/Q
                                   net (fanout=1)        0.060       5.132         jtagBridge_1/jtag_idcodeArea_shifter [28]
 CLMS_162_133/AD                                                           f       jtagBridge_1/jtag_idcodeArea_shifter[27]/opit_0/D

 Data arrival time                                                   5.132         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.790%), Route: 0.060ns(25.210%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_jtag_tck (rising edge)
                                                         0.000       0.000 r                        
 Y13                                                     0.000       0.000 r       io_jtag_tck (port)
                                   net (fanout=1)        0.081       0.081         io_jtag_tck      
 IOBD_165_0/DIN                    td                    2.711       2.792 r       io_jtag_tck_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.792         io_jtag_tck_ibuf/ntD
 IOL_167_6/INCK                    td                    0.058       2.850 r       io_jtag_tck_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       4.305         _N11             
 USCM_84_109/CLK_USCM              td                    0.000       4.305 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=95)       0.925       5.230         ntclkbufg_1      
 CLMS_162_133/CLK                                                          r       jtagBridge_1/jtag_idcodeArea_shifter[27]/opit_0/CLK
 clock pessimism                                        -0.335       4.895                          
 clock uncertainty                                       0.000       4.895                          

 Hold time                                               0.040       4.935                          

 Data required time                                                  4.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.935                          
 Data arrival time                                                   5.132                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.197                          
====================================================================================================

====================================================================================================

Startpoint  : axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK
Endpoint    : axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]/opit_0_MUX4TO1Q/CE
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_162_169/CLK                                                          r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK

 CLMS_162_169/Q2                   tco                   0.223       5.440 f       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.526       5.966         axi_core_cpu/decodeExceptionPort_payload_badAddr [25]
 CLMA_154_197/Y2                   td                    0.227       6.193 f       axi_core_cpu/_zz_decode_RS2_95/gateop_perm/Z
                                   net (fanout=2)        0.152       6.345         axi_core_cpu/_N23446
 CLMA_154_197/Y1                   td                    0.162       6.507 r       axi_core_cpu/N271_23/gateop_perm/Z
                                   net (fanout=4)        0.411       6.918         axi_core_cpu/_N23469
 CLMS_162_181/Y1                   td                    0.162       7.080 r       axi_core_cpu/N577_29_13/gateop_perm/Z
                                   net (fanout=1)        0.288       7.368         axi_core_cpu/_N25845
 CLMA_154_181/Y3                   td                    0.151       7.519 f       axi_core_cpu/N577_28/gateop_perm/Z
                                   net (fanout=1)        0.254       7.773         axi_core_cpu/_N22535
 CLMA_154_184/Y3                   td                    0.222       7.995 f       axi_core_cpu/N577_92/gateop/F
                                   net (fanout=1)        0.380       8.375         axi_core_cpu/_N22531
 CLMA_162_192/Y0                   td                    0.226       8.601 f       axi_core_cpu/N577_77/gateop/F
                                   net (fanout=1)        0.390       8.991         axi_core_cpu/_N22525
 CLMA_162_168/Y0                   td                    0.220       9.211 r       axi_core_cpu/N577_67/gateop_perm/Z
                                   net (fanout=1)        0.073       9.284         axi_core_cpu/_N22519
 CLMS_162_169/Y1                   td                    0.212       9.496 f       axi_core_cpu/N577_51/gateop/F
                                   net (fanout=1)        0.152       9.648         axi_core_cpu/_N22510
 CLMA_162_168/Y3                   td                    0.162       9.810 r       axi_core_cpu/N1/gateop_perm/Z
                                   net (fanout=3)        0.163       9.973         axi_core_cpu/decode_arbitration_flushNext
 CLMS_162_165/Y0                   td                    0.162      10.135 r       axi_core_cpu/N4835_1/gateop_perm/Z
                                   net (fanout=4)        0.352      10.487         axi_core_cpu/N4831
 CLMA_158_168/Y1                   td                    0.151      10.638 f       axi_core_cpu/N4835/gateop_perm/Z
                                   net (fanout=27)       0.655      11.293         axi_core_cpu/N4835
 CLMS_130_161/CECO                 td                    0.132      11.425 f       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[15]/opit_0_MUX4TO1Q/CEOUT
                                   net (fanout=1)        0.000      11.425         ntR89            
 CLMS_130_165/CECI                                                         f       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]/opit_0_MUX4TO1Q/CE

 Data arrival time                                                  11.425         Logic Levels: 12 
                                                                                   Logic: 2.412ns(38.853%), Route: 3.796ns(61.147%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMS_130_165/CLK                                                          r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[8]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.305    1005.187                          
 clock uncertainty                                      -0.050    1005.137                          

 Setup time                                             -0.576    1004.561                          

 Data required time                                               1004.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.561                          
 Data arrival time                                                  11.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.136                          
====================================================================================================

====================================================================================================

Startpoint  : axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK
Endpoint    : axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]/opit_0_MUX4TO1Q/CE
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_162_169/CLK                                                          r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK

 CLMS_162_169/Q2                   tco                   0.223       5.440 f       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.526       5.966         axi_core_cpu/decodeExceptionPort_payload_badAddr [25]
 CLMA_154_197/Y2                   td                    0.227       6.193 f       axi_core_cpu/_zz_decode_RS2_95/gateop_perm/Z
                                   net (fanout=2)        0.152       6.345         axi_core_cpu/_N23446
 CLMA_154_197/Y1                   td                    0.162       6.507 r       axi_core_cpu/N271_23/gateop_perm/Z
                                   net (fanout=4)        0.411       6.918         axi_core_cpu/_N23469
 CLMS_162_181/Y1                   td                    0.162       7.080 r       axi_core_cpu/N577_29_13/gateop_perm/Z
                                   net (fanout=1)        0.288       7.368         axi_core_cpu/_N25845
 CLMA_154_181/Y3                   td                    0.151       7.519 f       axi_core_cpu/N577_28/gateop_perm/Z
                                   net (fanout=1)        0.254       7.773         axi_core_cpu/_N22535
 CLMA_154_184/Y3                   td                    0.222       7.995 f       axi_core_cpu/N577_92/gateop/F
                                   net (fanout=1)        0.380       8.375         axi_core_cpu/_N22531
 CLMA_162_192/Y0                   td                    0.226       8.601 f       axi_core_cpu/N577_77/gateop/F
                                   net (fanout=1)        0.390       8.991         axi_core_cpu/_N22525
 CLMA_162_168/Y0                   td                    0.220       9.211 r       axi_core_cpu/N577_67/gateop_perm/Z
                                   net (fanout=1)        0.073       9.284         axi_core_cpu/_N22519
 CLMS_162_169/Y1                   td                    0.212       9.496 f       axi_core_cpu/N577_51/gateop/F
                                   net (fanout=1)        0.152       9.648         axi_core_cpu/_N22510
 CLMA_162_168/Y3                   td                    0.162       9.810 r       axi_core_cpu/N1/gateop_perm/Z
                                   net (fanout=3)        0.163       9.973         axi_core_cpu/decode_arbitration_flushNext
 CLMS_162_165/Y0                   td                    0.162      10.135 r       axi_core_cpu/N4835_1/gateop_perm/Z
                                   net (fanout=4)        0.352      10.487         axi_core_cpu/N4831
 CLMA_158_168/Y1                   td                    0.151      10.638 f       axi_core_cpu/N4835/gateop_perm/Z
                                   net (fanout=27)       0.535      11.173         axi_core_cpu/N4835
 CLMS_130_181/CECO                 td                    0.132      11.305 f       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]/opit_0_MUX4TO1Q/CEOUT
                                   net (fanout=4)        0.000      11.305         ntR88            
 CLMS_130_185/CECI                                                         f       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]/opit_0_MUX4TO1Q/CE

 Data arrival time                                                  11.305         Logic Levels: 12 
                                                                                   Logic: 2.412ns(39.619%), Route: 3.676ns(60.381%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[23]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.305    1005.187                          
 clock uncertainty                                      -0.050    1005.137                          

 Setup time                                             -0.576    1004.561                          

 Data required time                                               1004.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.561                          
 Data arrival time                                                  11.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.256                          
====================================================================================================

====================================================================================================

Startpoint  : axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK
Endpoint    : axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]/opit_0_MUX4TO1Q/CE
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_162_169/CLK                                                          r       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/CLK

 CLMS_162_169/Q2                   tco                   0.223       5.440 f       axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data[25]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.526       5.966         axi_core_cpu/decodeExceptionPort_payload_badAddr [25]
 CLMA_154_197/Y2                   td                    0.227       6.193 f       axi_core_cpu/_zz_decode_RS2_95/gateop_perm/Z
                                   net (fanout=2)        0.152       6.345         axi_core_cpu/_N23446
 CLMA_154_197/Y1                   td                    0.162       6.507 r       axi_core_cpu/N271_23/gateop_perm/Z
                                   net (fanout=4)        0.411       6.918         axi_core_cpu/_N23469
 CLMS_162_181/Y1                   td                    0.162       7.080 r       axi_core_cpu/N577_29_13/gateop_perm/Z
                                   net (fanout=1)        0.288       7.368         axi_core_cpu/_N25845
 CLMA_154_181/Y3                   td                    0.151       7.519 f       axi_core_cpu/N577_28/gateop_perm/Z
                                   net (fanout=1)        0.254       7.773         axi_core_cpu/_N22535
 CLMA_154_184/Y3                   td                    0.222       7.995 f       axi_core_cpu/N577_92/gateop/F
                                   net (fanout=1)        0.380       8.375         axi_core_cpu/_N22531
 CLMA_162_192/Y0                   td                    0.226       8.601 f       axi_core_cpu/N577_77/gateop/F
                                   net (fanout=1)        0.390       8.991         axi_core_cpu/_N22525
 CLMA_162_168/Y0                   td                    0.220       9.211 r       axi_core_cpu/N577_67/gateop_perm/Z
                                   net (fanout=1)        0.073       9.284         axi_core_cpu/_N22519
 CLMS_162_169/Y1                   td                    0.212       9.496 f       axi_core_cpu/N577_51/gateop/F
                                   net (fanout=1)        0.152       9.648         axi_core_cpu/_N22510
 CLMA_162_168/Y3                   td                    0.162       9.810 r       axi_core_cpu/N1/gateop_perm/Z
                                   net (fanout=3)        0.163       9.973         axi_core_cpu/decode_arbitration_flushNext
 CLMS_162_165/Y0                   td                    0.162      10.135 r       axi_core_cpu/N4835_1/gateop_perm/Z
                                   net (fanout=4)        0.352      10.487         axi_core_cpu/N4831
 CLMA_158_168/Y1                   td                    0.151      10.638 f       axi_core_cpu/N4835/gateop_perm/Z
                                   net (fanout=27)       0.535      11.173         axi_core_cpu/N4835
 CLMS_130_181/CECO                 td                    0.132      11.305 f       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[29]/opit_0_MUX4TO1Q/CEOUT
                                   net (fanout=4)        0.000      11.305         ntR88            
 CLMS_130_185/CECI                                                         f       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]/opit_0_MUX4TO1Q/CE

 Data arrival time                                                  11.305         Logic Levels: 12 
                                                                                   Logic: 2.412ns(39.619%), Route: 3.676ns(60.381%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMS_130_185/CLK                                                          r       axi_core_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[24]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.305    1005.187                          
 clock uncertainty                                      -0.050    1005.137                          

 Setup time                                             -0.576    1004.561                          

 Data required time                                               1004.561                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.561                          
 Data arrival time                                                  11.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.256                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WD
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.320

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMS_186_149/CLK                                                          r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/opit_0_L5Q_perm/CLK

 CLMS_186_149/Q3                   tco                   0.178       5.060 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.238       5.298         axi_uartCtrl/uartCtrl_1_io_read_payload [0]
 CLMS_186_141/AD                                                           f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WD

 Data arrival time                                                   5.298         Logic Levels: 0  
                                                                                   Logic: 0.178ns(42.788%), Route: 0.238ns(57.212%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_186_141/CLK                                                          r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 clock pessimism                                        -0.320       4.897                          
 clock uncertainty                                       0.000       4.897                          

 Hold time                                               0.293       5.190                          

 Data required time                                                  5.190                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.190                          
 Data arrival time                                                   5.298                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.108                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[6]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_6/ram16x1d/WD
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMA_182_133/CLK                                                          r       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[6]/opit_0_L5Q_perm/CLK

 CLMA_182_133/Q3                   tco                   0.178       5.060 f       axi_uartCtrl/uartCtrl_1/rx/stateMachine_shifter[6]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.249       5.309         axi_uartCtrl/uartCtrl_1_io_read_payload [6]
 CLMS_186_145/AD                                                           f       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_6/ram16x1d/WD

 Data arrival time                                                   5.309         Logic Levels: 0  
                                                                                   Logic: 0.178ns(41.686%), Route: 0.249ns(58.314%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_186_145/CLK                                                          r       axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_6/ram16x1d/WCLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Hold time                                               0.293       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   5.309                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.115                          
====================================================================================================

====================================================================================================

Startpoint  : axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ptr_push[2]/opit_0_L5Q_perm/CLK
Endpoint    : axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_0/ram16x1d/WADM2
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMA_194_140/CLK                                                          r       axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ptr_push[2]/opit_0_L5Q_perm/CLK

 CLMA_194_140/Q0                   tco                   0.179       5.061 f       axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ptr_push[2]/opit_0_L5Q_perm/Q
                                   net (fanout=15)       0.250       5.311         axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ptr_push [2]
 CLMS_190_137/M2                                                           f       axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_0/ram16x1d/WADM2

 Data arrival time                                                   5.311         Logic Levels: 0  
                                                                                   Logic: 0.179ns(41.725%), Route: 0.250ns(58.275%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_190_137/CLK                                                          r       axi_uartCtrl/bridge_write_streamUnbuffered_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 clock pessimism                                        -0.316       4.901                          
 clock uncertainty                                       0.000       4.901                          

 Hold time                                               0.293       5.194                          

 Data required time                                                  5.194                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.194                          
 Data arrival time                                                   5.311                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.117                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_sdramCtrl/ctrl/refresh_counter_value[6]/opit_0_A2Q21/RS
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q2                   tco                   0.223       5.440 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=311)      1.614       7.054         resetCtrl_axiReset
 CLMS_254_177/RSCO                 td                    0.113       7.167 f       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_3_active_counter[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.167         ntR49            
 CLMS_254_181/RSCO                 td                    0.113       7.280 f       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_2_precharge_counter[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.280         ntR48            
 CLMS_254_185/RSCO                 td                    0.113       7.393 f       axi_sdramCtrl/ctrl/frontend_state_2/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.393         ntR47            
 CLMS_254_193/RSCO                 td                    0.113       7.506 f       axi_sdramCtrl/ctrl/frontend_state_3/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.506         ntR46            
 CLMS_254_197/RSCO                 td                    0.113       7.619 f       axi_sdramCtrl/ctrl/refresh_counter_value[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.619         ntR45            
 CLMS_254_201/RSCI                                                         f       axi_sdramCtrl/ctrl/refresh_counter_value[6]/opit_0_A2Q21/RS

 Data arrival time                                                   7.619         Logic Levels: 5  
                                                                                   Logic: 0.788ns(32.806%), Route: 1.614ns(67.194%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMS_254_201/CLK                                                          r       axi_sdramCtrl/ctrl/refresh_counter_value[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.316    1005.198                          
 clock uncertainty                                      -0.050    1005.148                          

 Recovery time                                           0.000    1005.148                          

 Data required time                                               1005.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.148                          
 Data arrival time                                                   7.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.529                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_sdramCtrl/ctrl/refresh_counter_value[8]/opit_0_A2Q21/RS
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q2                   tco                   0.223       5.440 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=311)      1.614       7.054         resetCtrl_axiReset
 CLMS_254_177/RSCO                 td                    0.113       7.167 f       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_3_active_counter[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.167         ntR49            
 CLMS_254_181/RSCO                 td                    0.113       7.280 f       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_2_precharge_counter[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       7.280         ntR48            
 CLMS_254_185/RSCO                 td                    0.113       7.393 f       axi_sdramCtrl/ctrl/frontend_state_2/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       7.393         ntR47            
 CLMS_254_193/RSCO                 td                    0.113       7.506 f       axi_sdramCtrl/ctrl/frontend_state_3/opit_0/RSOUT
                                   net (fanout=1)        0.000       7.506         ntR46            
 CLMS_254_197/RSCO                 td                    0.113       7.619 f       axi_sdramCtrl/ctrl/refresh_counter_value[4]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.619         ntR45            
 CLMS_254_201/RSCI                                                         f       axi_sdramCtrl/ctrl/refresh_counter_value[8]/opit_0_A2Q21/RS

 Data arrival time                                                   7.619         Logic Levels: 5  
                                                                                   Logic: 0.788ns(32.806%), Route: 1.614ns(67.194%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMS_254_201/CLK                                                          r       axi_sdramCtrl/ctrl/refresh_counter_value[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.316    1005.198                          
 clock uncertainty                                      -0.050    1005.148                          

 Recovery time                                           0.000    1005.148                          

 Data required time                                               1005.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.148                          
 Data arrival time                                                   7.619                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.529                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_axiReset/opit_0_L5Q_perm/CLK
Endpoint    : axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_1_precharge_counter[0]/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.882
  Launch Clock Delay      :  5.217
  Clock Pessimism Removal :  0.316

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_axiReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q2                   tco                   0.223       5.440 f       resetCtrl_axiReset/opit_0_L5Q_perm/Q
                                   net (fanout=311)      1.621       7.061         resetCtrl_axiReset
 CLMS_266_181/RS                                                           f       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_1_precharge_counter[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.061         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.093%), Route: 1.621ns(87.907%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                      1000.000    1000.000 r                        
 P20                                                     0.000    1000.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074    1000.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452    1002.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1002.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038    1002.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423    1003.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000    1003.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895    1004.882         ntclkbufg_0      
 CLMS_266_181/CLK                                                          r       axi_sdramCtrl/ctrl/bubbleInserter_timings_banks_1_precharge_counter[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.316    1005.198                          
 clock uncertainty                                      -0.050    1005.148                          

 Recovery time                                          -0.476    1004.672                          

 Data required time                                               1004.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.672                          
 Data arrival time                                                   7.061                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.611                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/opit_0_L5Q_perm/CLK
Endpoint    : systemDebugger_1/dispatcher_counter[0]/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_systemReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q0                   tco                   0.182       5.064 r       resetCtrl_systemReset/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.219       5.283         resetCtrl_systemReset
 CLMS_158_137/RSCO                 td                    0.085       5.368 r       jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.368         ntR70            
 CLMS_158_141/RSCI                                                         r       systemDebugger_1/dispatcher_counter[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.368         Logic Levels: 1  
                                                                                   Logic: 0.267ns(54.938%), Route: 0.219ns(45.062%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_158_141/CLK                                                          r       systemDebugger_1/dispatcher_counter[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.305       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Removal time                                            0.000       4.912                          

 Data required time                                                  4.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.912                          
 Data arrival time                                                   5.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.456                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/opit_0_L5Q_perm/CLK
Endpoint    : systemDebugger_1/dispatcher_counter[1]/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_systemReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q0                   tco                   0.182       5.064 r       resetCtrl_systemReset/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.219       5.283         resetCtrl_systemReset
 CLMS_158_137/RSCO                 td                    0.085       5.368 r       jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.368         ntR70            
 CLMS_158_141/RSCI                                                         r       systemDebugger_1/dispatcher_counter[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.368         Logic Levels: 1  
                                                                                   Logic: 0.267ns(54.938%), Route: 0.219ns(45.062%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_158_141/CLK                                                          r       systemDebugger_1/dispatcher_counter[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.305       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Removal time                                            0.000       4.912                          

 Data required time                                                  4.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.912                          
 Data arrival time                                                   5.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.456                          
====================================================================================================

====================================================================================================

Startpoint  : resetCtrl_systemReset/opit_0_L5Q_perm/CLK
Endpoint    : systemDebugger_1/dispatcher_counter[2]/opit_0_L5Q_perm/RS
Path Group  : Briey|io_axiClk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.217
  Launch Clock Delay      :  4.882
  Clock Pessimism Removal :  -0.305

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.452       2.526 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.526         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.038       2.564 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       3.987         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       3.987 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.895       4.882         ntclkbufg_0      
 CLMS_162_141/CLK                                                          r       resetCtrl_systemReset/opit_0_L5Q_perm/CLK

 CLMS_162_141/Q0                   tco                   0.182       5.064 r       resetCtrl_systemReset/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.219       5.283         resetCtrl_systemReset
 CLMS_158_137/RSCO                 td                    0.085       5.368 r       jtagBridge_1/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.368         ntR70            
 CLMS_158_141/RSCI                                                         r       systemDebugger_1/dispatcher_counter[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.368         Logic Levels: 1  
                                                                                   Logic: 0.267ns(54.938%), Route: 0.219ns(45.062%)
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_158_141/CLK                                                          r       systemDebugger_1/dispatcher_counter[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.305       4.912                          
 clock uncertainty                                       0.000       4.912                          

 Removal time                                            0.000       4.912                          

 Data required time                                                  4.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.912                          
 Data arrival time                                                   5.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.456                          
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_write_driver[4]/opit_0/CLK
Endpoint    : gpio_led[4] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_186_153/CLK                                                          r       axi_gpioACtrl/io_gpio_write_driver[4]/opit_0/CLK

 CLMS_186_153/Y2                   tco                   0.283       5.500 f       axi_gpioACtrl/io_gpio_write_driver[4]/opit_0/Q
                                   net (fanout=2)        0.288       5.788         io_gpioA_write[4]
 CLMS_190_165/Y1                   td                    0.244       6.032 f       N12/gateop_perm/Z
                                   net (fanout=1)        2.612       8.644         nt_gpio_led[4]   
 IOL_67_374/DO                     td                    0.106       8.750 f       gpio_led_obuf[4]/opit_1/O
                                   net (fanout=1)        0.000       8.750         gpio_led_obuf[4]/ntO
 IOBD_64_376/PAD                   td                    7.323      16.073 f       gpio_led_obuf[4]/opit_0/O
                                   net (fanout=1)        0.097      16.170         gpio_led[4]      
 C5                                                                        f       gpio_led[4] (port)

 Data arrival time                                                  16.170         Logic Levels: 3  
                                                                                   Logic: 7.956ns(72.638%), Route: 2.997ns(27.362%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_write_driver[0]/opit_0/CLK
Endpoint    : gpio_led[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_190_165/CLK                                                          r       axi_gpioACtrl/io_gpio_write_driver[0]/opit_0/CLK

 CLMS_190_165/Y2                   tco                   0.283       5.500 f       axi_gpioACtrl/io_gpio_write_driver[0]/opit_0/Q
                                   net (fanout=2)        0.255       5.755         io_gpioA_write[0]
 CLMS_186_161/Y2                   td                    0.381       6.136 f       N4/gateop_perm/Z 
                                   net (fanout=1)        2.468       8.604         nt_gpio_led[0]   
 IOL_19_374/DO                     td                    0.106       8.710 f       gpio_led_obuf[0]/opit_1/O
                                   net (fanout=1)        0.000       8.710         gpio_led_obuf[0]/ntO
 IOBD_16_376/PAD                   td                    7.323      16.033 f       gpio_led_obuf[0]/opit_0/O
                                   net (fanout=1)        0.109      16.142         gpio_led[0]      
 B2                                                                        f       gpio_led[0] (port)

 Data arrival time                                                  16.142         Logic Levels: 3  
                                                                                   Logic: 8.093ns(74.078%), Route: 2.832ns(25.922%)
====================================================================================================

====================================================================================================

Startpoint  : axi_gpioACtrl/io_gpio_write_driver[3]/opit_0/CLK
Endpoint    : gpio_led[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock Briey|io_axiClk (rising edge)
                                                         0.000       0.000 r                        
 P20                                                     0.000       0.000 r       io_axiClk (port) 
                                   net (fanout=1)        0.074       0.074         io_axiClk        
 IOBS_LR_328_209/DIN               td                    2.711       2.785 r       io_axiClk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.785         io_axiClk_ibuf/ntD
 IOL_327_210/INCK                  td                    0.058       2.843 r       io_axiClk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       4.292         _N10             
 USCM_84_108/CLK_USCM              td                    0.000       4.292 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=2454)     0.925       5.217         ntclkbufg_0      
 CLMS_190_165/CLK                                                          r       axi_gpioACtrl/io_gpio_write_driver[3]/opit_0/CLK

 CLMS_190_165/Q3                   tco                   0.220       5.437 f       axi_gpioACtrl/io_gpio_write_driver[3]/opit_0/Q
                                   net (fanout=2)        0.172       5.609         io_gpioA_write[3]
 CLMA_190_168/Y0                   td                    0.150       5.759 f       N10/gateop_perm/Z
                                   net (fanout=1)        2.860       8.619         nt_gpio_led[3]   
 IOL_35_373/DO                     td                    0.106       8.725 f       gpio_led_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       8.725         gpio_led_obuf[3]/ntO
 IOBS_TB_33_376/PAD                td                    7.323      16.048 f       gpio_led_obuf[3]/opit_0/O
                                   net (fanout=1)        0.087      16.135         gpio_led[3]      
 A3                                                                        f       gpio_led[3] (port)

 Data arrival time                                                  16.135         Logic Levels: 3  
                                                                                   Logic: 7.799ns(71.432%), Route: 3.119ns(28.568%)
====================================================================================================

====================================================================================================

Startpoint  : io_jtag_tms (port)
Endpoint    : jtagBridge_1/jtag_tap_fsm_state_10/opit_0/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 r       io_jtag_tms (port)
                                   net (fanout=1)        0.053       0.053         io_jtag_tms      
 IOBD_133_0/DIN                    td                    2.452       2.505 r       io_jtag_tms_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.505         io_jtag_tms_ibuf/ntD
 IOL_135_6/RX_DATA_DD              td                    0.066       2.571 r       io_jtag_tms_ibuf/opit_1/OUT
                                   net (fanout=15)       0.905       3.476         nt_io_jtag_tms   
 CLMA_154_128/RS                                                           r       jtagBridge_1/jtag_tap_fsm_state_10/opit_0/RS

 Data arrival time                                                   3.476         Logic Levels: 2  
                                                                                   Logic: 2.518ns(72.440%), Route: 0.958ns(27.560%)
====================================================================================================

====================================================================================================

Startpoint  : io_jtag_tms (port)
Endpoint    : jtagBridge_1/jtag_tap_fsm_state_0/opit_0_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V11                                                     0.000       0.000 r       io_jtag_tms (port)
                                   net (fanout=1)        0.053       0.053         io_jtag_tms      
 IOBD_133_0/DIN                    td                    2.452       2.505 r       io_jtag_tms_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.505         io_jtag_tms_ibuf/ntD
 IOL_135_6/RX_DATA_DD              td                    0.066       2.571 r       io_jtag_tms_ibuf/opit_1/OUT
                                   net (fanout=15)       0.910       3.481         nt_io_jtag_tms   
 CLMA_154_129/A2                                                           r       jtagBridge_1/jtag_tap_fsm_state_0/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.481         Logic Levels: 2  
                                                                                   Logic: 2.518ns(72.336%), Route: 0.963ns(27.664%)
====================================================================================================

====================================================================================================

Startpoint  : io_timerExternal_ticka (port)
Endpoint    : axi_timerCtrl/io_external_buffercc/buffers_0_tick/opit_0_L5Q_perm/L4
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 K16                                                     0.000       0.000 r       io_timerExternal_ticka (port)
                                   net (fanout=1)        0.155       0.155         io_timerExternal_ticka
 IOBS_LR_328_132/DIN               td                    2.452       2.607 r       io_timerExternal_ticka_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.607         io_timerExternal_ticka_ibuf/ntD
 IOL_327_133/RX_DATA_DD            td                    0.066       2.673 r       io_timerExternal_ticka_ibuf/opit_1/OUT
                                   net (fanout=1)        0.848       3.521         nt_io_timerExternal_ticka
 CLMA_226_136/A4                                                           r       axi_timerCtrl/io_external_buffercc/buffers_0_tick/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.521         Logic Levels: 2  
                                                                                   Logic: 2.518ns(71.514%), Route: 1.003ns(28.486%)
====================================================================================================

{Briey|io_jtag_tck} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.504     500.000         0.496           High Pulse Width  CLMS_150_137/CLK        jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_150_137/CLK        jtagBridge_1/jtag_idcodeArea_shifter[0]/opit_0/CLK
 499.504     500.000         0.496           Low Pulse Width   CLMS_150_137/CLK        jtagBridge_1/jtag_idcodeArea_shifter[1]/opit_0/CLK
====================================================================================================

{Briey|io_axiClk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.480     500.000         1.520           High Pulse Width  CLMS_186_141/CLK        axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_186_141/CLK        axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_0/ram16x1d/WCLK
 498.480     500.000         1.520           Low Pulse Width   CLMS_190_145/CLK        axi_uartCtrl/axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy/logic_ram_1/ram16x1d/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------+
| Type       | File Name                                                         
+---------------------------------------------------------------------------------+
| Input      | H:/PANGO_EDA/my_project/first_try/place_route/Briey_pnr.adf       
| Output     | H:/PANGO_EDA/my_project/first_try/report_timing/Briey_rtp.adf     
|            | H:/PANGO_EDA/my_project/first_try/report_timing/Briey.rtr         
|            | H:/PANGO_EDA/my_project/first_try/report_timing/rtr.db            
+---------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 816 MB
Total CPU  time to report_timing completion : 0h:0m:9s
Process Total CPU  time to report_timing completion : 0h:0m:9s
Total real time to report_timing completion : 0h:0m:10s
