synthesis:  version Radiant Software (64-bit) 2025.1.0.39.0

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.
Sun Nov 16 19:47:12 2025


Command Line:  C:\lscc\radiant\2025.1\ispfpga\bin\nt64\synthesis.exe -f C:/Users/mayut/source/e155/e155-karaoke/impl_1/e155_karaoke_impl_1_lattice.synproj -logfile e155_karaoke_impl_1_lattice.srp -gui -msgset C:/Users/mayut/source/e155/e155-karaoke/promote.xml 

INFO <35002000> - synthesis: Lattice Synthesis Engine launched.

Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.

###################### Device Information ######################
----------------------------------------------------------------
Lattice Family        | iCE40UP
----------------------------------------------------------------
Device                | iCE40UP5K
----------------------------------------------------------------
Package               | SG48
----------------------------------------------------------------
Performance Grade     | High-Performance_1.2V
----------------------------------------------------------------
################################################################

####################### Device Resources #######################
----------------------------------------------------------------
Logic Cells           | 5280
----------------------------------------------------------------
RAM Blocks            | 30
----------------------------------------------------------------
DSP Blocks            | 8
----------------------------------------------------------------
PLLs                  | 1
----------------------------------------------------------------
I/O Pins              | 56
----------------------------------------------------------------
################################################################

Resolving user-selected strategy settings...

INFO <35001797> - synthesis: Use DCC Insertion disabled by default.

###################### Strategy Settings #######################
----------------------------------------------------------------
Optimization Goal     | Area
----------------------------------------------------------------
Top-level Module Name | karaoke_top
----------------------------------------------------------------
Target Frequency      | 200.000 MHz
----------------------------------------------------------------
Maximum Fanout        | 1000
----------------------------------------------------------------
Timing Path Count     | 3
----------------------------------------------------------------
RAM Read/Write Check  | False
----------------------------------------------------------------
BRAM Utilization      | 100.0%
----------------------------------------------------------------
DSP Usage             | True
----------------------------------------------------------------
DSP Utilization       | 100.0%
----------------------------------------------------------------
FSM Encoding Style    | Auto
----------------------------------------------------------------
Resolve Mixed Drivers | False
----------------------------------------------------------------
Fix Gated Clocks      | True
----------------------------------------------------------------
Mux Style             | Auto
----------------------------------------------------------------
Use Carry Chain       | True
----------------------------------------------------------------
Carry Chain Length    | Infinite
----------------------------------------------------------------
Loop Limit            | 1950
----------------------------------------------------------------
Use I/O Insertion     | True
----------------------------------------------------------------
Use I/O Registers     | True
----------------------------------------------------------------
Resource Sharing      | True
----------------------------------------------------------------
Propagate Constants   | True
----------------------------------------------------------------
Remove Duplicate Reg  | True
----------------------------------------------------------------
Force GSR             | False
----------------------------------------------------------------
ROM Style             | Auto
----------------------------------------------------------------
RAM Style             | Auto
----------------------------------------------------------------
Remove LOC Properties | False
----------------------------------------------------------------
Partition Flow        | False
----------------------------------------------------------------
Use DCC Insertion     | None
----------------------------------------------------------------
################################################################


The -comp option is FALSE.
The -syn option is FALSE.

Output HDL filename: e155_karaoke_impl_1.vm
-path C:/Users/mayut/source/e155/e155-karaoke (searchpath added)
-path C:/Users/mayut/source/e155/e155-karaoke/impl_1 (searchpath added)
-path C:/Users/mayut/source/e155/e155-karaoke/testbench (searchpath added)
-path C:/lscc/radiant/2025.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file: C:/lscc/radiant/2025.1/ip/pmi/pmi_iCE40UP.v
Verilog design file: C:/Users/mayut/source/e155/e155-karaoke/karaoke_top.sv
Verilog design file: C:/Users/mayut/source/e155/e155-karaoke/cic.sv
VHDL library: pmi
VHDL design file: C:/lscc/radiant/2025.1/ip/pmi/pmi_iCE40UP.vhd
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050

Compiling design...

Analyzing Verilog file c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp.v(49): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq.v(46): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dp_be.v(50): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dp/rtl/lscc_lfmxo4_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ram_dq_be.v(46): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/../LFMXO4/ram_dq/rtl/lscc_lfmxo4_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2025.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/mayut/source/e155/e155-karaoke/karaoke_top.sv. VERI-1482
Analyzing Verilog file c:/users/mayut/source/e155/e155-karaoke/cic.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: c:/lscc/radiant/2025.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - synthesis: The default VHDL library search path is now "C:/Users/mayut/source/e155/e155-karaoke/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): karaoke_top
INFO <35901018> - synthesis: c:/users/mayut/source/e155/e155-karaoke/karaoke_top.sv(6): compiling module karaoke_top. VERI-1018
INFO <35901018> - synthesis: c:/users/mayut/source/e155/e155-karaoke/cic.sv(20): compiling module cic. VERI-1018
WARNING <35901209> - synthesis: c:/users/mayut/source/e155/e155-karaoke/cic.sv(82): expression size 32 truncated to fit in target size 4. VERI-1209
[Parameter Setting Section Start]

	[Parameter Settings for Instance(s): cic_decimator]
	(Module: cic)
		R                         12
		N                         4
		M                         1
		OUT_WIDTH                 16
		NORMALIZE                 1'b0
		ACC_WIDTH                 17
		GAIN_INT                  20736
		POS_ONE                   2'sb01
		MIN_ONE                   2'sb11
		SCALE_FRAC                24
		RECIPROCAL                809

[Parameter Setting Section End]



Optimized async. reset : \cic_decimator/combs_output_vld_N_247 on data cone feeding flop : 


 \cic_decimator/\i62/comb_delay_0_3


 \cic_decimator/\i62/comb_delay_0_2


 \cic_decimator/\i62/comb_delay_0_1


 \cic_decimator/\i62/comb_delay_0_0


 \cic_decimator/\i62/comb_delay_0_4


 \cic_decimator/\i62/comb_delay_0_5


 \cic_decimator/\i62/comb_delay_0_6


 \cic_decimator/\i62/comb_delay_0_7


 \cic_decimator/\i62/comb_delay_0_8


 \cic_decimator/\i62/comb_delay_0_9


 \cic_decimator/\i62/comb_delay_0_10


 \cic_decimator/\i62/comb_delay_0_11


 \cic_decimator/\i62/comb_delay_0_12


 \cic_decimator/\i62/comb_delay_0_13


 \cic_decimator/\i62/comb_delay_0_14


 \cic_decimator/\i62/comb_delay_0_15


 \cic_decimator/\i62/comb_delay_0_16


 \cic_decimator/\i62/comb_delay_1_0


 \cic_decimator/\i62/comb_delay_1_1


 \cic_decimator/\i62/comb_delay_1_2


 \cic_decimator/\i62/comb_delay_1_3


 \cic_decimator/\i62/comb_delay_1_4


 \cic_decimator/\i62/comb_delay_1_5


 \cic_decimator/\i62/comb_delay_1_6


 \cic_decimator/\i62/comb_delay_1_7


 \cic_decimator/\i62/comb_delay_1_8


 \cic_decimator/\i62/comb_delay_1_9


 \cic_decimator/\i62/comb_delay_1_10


 \cic_decimator/\i62/comb_delay_1_11


 \cic_decimator/\i62/comb_delay_1_12


 \cic_decimator/\i62/comb_delay_1_13


 \cic_decimator/\i62/comb_delay_1_14


 \cic_decimator/\i62/comb_delay_1_15


 \cic_decimator/\i62/comb_delay_1_16


 \cic_decimator/\i62/comb_delay_2_0


 \cic_decimator/\i62/comb_delay_2_1


 \cic_decimator/\i62/comb_delay_2_2


 \cic_decimator/\i62/comb_delay_2_3


 \cic_decimator/\i62/comb_delay_2_4


 \cic_decimator/\i62/comb_delay_2_5


 \cic_decimator/\i62/comb_delay_2_6


 \cic_decimator/\i62/comb_delay_2_7


 \cic_decimator/\i62/comb_delay_2_8


 \cic_decimator/\i62/comb_delay_2_9


 \cic_decimator/\i62/comb_delay_2_10


 \cic_decimator/\i62/comb_delay_2_11


 \cic_decimator/\i62/comb_delay_2_12


 \cic_decimator/\i62/comb_delay_2_13


 \cic_decimator/\i62/comb_delay_2_14


 \cic_decimator/\i62/comb_delay_2_15


 \cic_decimator/\i62/comb_delay_2_16


 \cic_decimator/\i62/comb_delay_3_0


 \cic_decimator/\i62/comb_delay_3_1


 \cic_decimator/\i62/comb_delay_3_2


 \cic_decimator/\i62/comb_delay_3_3


 \cic_decimator/\i62/comb_delay_3_4


 \cic_decimator/\i62/comb_delay_3_5


 \cic_decimator/\i62/comb_delay_3_6


 \cic_decimator/\i62/comb_delay_3_7


 \cic_decimator/\i62/comb_delay_3_8


 \cic_decimator/\i62/comb_delay_3_9


 \cic_decimator/\i62/comb_delay_3_10


 \cic_decimator/\i62/comb_delay_3_11


 \cic_decimator/\i62/comb_delay_3_12


 \cic_decimator/\i62/comb_delay_3_13


 \cic_decimator/\i62/comb_delay_3_14


 \cic_decimator/\i62/comb_delay_3_15


 \cic_decimator/\i62/comb_delay_3_16



################### Begin Area Report (karaoke_top)######################
Number of register bits => 192 of 5280 (3 % )
CCU2 => 72
FD1P3XZ => 192
IB => 3
LUT4 => 127
OB => 17
################### End Area Report ##################
Number of odd-length carry chains : 8
Number of even-length carry chains : 0

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : pdm_clk_c, loads : 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cic_decimator/combs_output_vld_N_247, loads : 192
  Net : cic_decimator/new_decim_valid, loads : 85
  Net : cic_decimator/new_decim_valid_N_246, loads : 22
  Net : cic_decimator/combs_output_vld, loads : 17
  Net : cic_decimator/pdm_sample[1], loads : 16
  Net : cic_decimator/n540, loads : 13
  Net : cic_decimator/n370[16], loads : 13
  Net : cic_decimator/n97[17], loads : 13
  Net : cic_decimator/n322, loads : 13
  Net : cic_decimator/n538, loads : 12
################### End Clock Report ##################

################### Begin Constraint Report ######################
Constraint Summary:
  Total number of constraints: 0
  Total number of constraints dropped: 0
###################  End Constraint Report  ######################

Peak Memory Usage: 97 MB

--------------------------------------------------------------
Total CPU Time: 5 secs 
Total REAL Time: 14 secs 
--------------------------------------------------------------
Checksum -- synthesis -- netlist: e447998fc4019fa26caa95e3eeee64f99ab513f
