After Building the Control Flow:
IL0 PRINT (FLOW GRAPH):

BBLOCK 0:
(an entry bblock)
preds:
succs: 2 1
exec: 0
prob: 50
context: C0.1, attr:


3222   0 entry static void  main( (rtx_def_R_V$1 *)scan_start_761_V$189, (rtx_def_R_V$1 *)end_761_V$18a, (rtx_def_R_V$1 *)loop_top_761_V$18b, (SI32) insn_count_761_V$18c, (rtx_def_R_V$1 *)loop_start_761_V$18d, (rtx_def_R_V$1 *)loop_end_761_V$18e );
3230   9 not_every_iteration.761_V$194 = 0(SI32);
3233  10 maybe_multiple.761_V$195 = 0(SI32);
3241 430 if ( loop_has_call_V$30 != 0(SI32) )


BBLOCK 1:
preds: 0
succs: 3
exec: 0
prob: 50
context: C0.1, attr:


3241 432 t86 = 2(SI32);


BBLOCK 2:
preds: 0
succs: 3
exec: 0
prob: 50
context: C0.1, attr:


3241 431 t86 = 1(SI32);


BBLOCK 3:
preds: 2 1
succs: 4
exec: 0
prob: 50
context: C0.1, attr:


3241  11 threshold.761_V$198 = t86 * (3(SI32) + n_non_fixed_regs_V$1f);
3247  12 loop_depth.761_V$19d = 0(SI32);
3249  13  ( (void *)t0 ) = _alloca{ic=_ALLOCA}( (I32) EXPR_CONV.SI32.I32(max_reg_before_loop_V$3e) * (EXPR_SIZEOF.I32(4(I32), P32.I32)) );  [UNIX_ABI]
3249  14 reg_iv_type_V$51 = t0;
3250  15  ( (void *)t1 ) = memset{ic=MEMSET}( (void *)reg_iv_type_V$51, (SI32) 0(SI32), (I32) EXPR_CONV.SI32.I32(max_reg_before_loop_V$3e) * (EXPR_SIZEOF.I32(4(I32), P32.I32)) );  [UNIX_ABI]


BBLOCK 4:
preds: 3
succs: 5
exec: 0
prob: 50
context: C0.1, attr:


3252  16  ( (void *)t2 ) = _alloca{ic=_ALLOCA}( (I32) EXPR_CONV.SI32.I32(max_reg_before_loop_V$3e) * (EXPR_SIZEOF.I32(4(I32), P32.induction_R_V$5)) );  [UNIX_ABI]
3251  17 reg_iv_info_V$52 = t2;
3253  18  ( (void *)t3 ) = memset{ic=MEMSET}( (void *)reg_iv_info_V$52, (SI32) 0(SI32), (I32) EXPR_CONV.SI32.I32(max_reg_before_loop_V$3e) * (EXPR_SIZEOF.I32(4(I32), P32.induction_R_V$5)) );  [UNIX_ABI]


BBLOCK 5:
preds: 4
succs: 6
exec: 0
prob: 50
context: C0.1, attr:


3256  19  ( (void *)t4 ) = _alloca{ic=_ALLOCA}( (I32) EXPR_CONV.SI32.I32(max_reg_before_loop_V$3e) * (EXPR_SIZEOF.I32(4(I32), P32.iv_class_R_V$4)) );  [UNIX_ABI]
3255  20 reg_biv_class_V$53 = t4;
3257  21  ( (void *)t5 ) = memset{ic=MEMSET}( (void *)reg_biv_class_V$53, (SI32) 0(SI32), (I32) EXPR_CONV.SI32.I32(max_reg_before_loop_V$3e) * (EXPR_SIZEOF.I32(4(I32), P32.iv_class_R_V$4)) );  [UNIX_ABI]


BBLOCK 6:
preds: 5
succs: 7
exec: 0
prob: 50
context: C0.1, attr:


3260  22 loop_iv_list_V$54 = 0(I32);
3261  23  ( (rtx_def_R_V$1 *)t6 ) = gen_reg_rtx( (I32) 4(I32) );  [UNIX_ABI]


BBLOCK 7:
preds: 6
succs: 10 8
exec: 0
prob: 50
context: C0.1, attr:


3261  24 addr_placeholder_V$56 = t6;
3270  28 if ( (loop_end_761_V$18e->rtstr_V$70_2.1)[2(SI32)] != 0(I32) )


BBLOCK 8:
preds: 7
succs: 9
exec: 0
prob: 50
context: C0.1, attr:


3273  26  ( (rtx_def_R_V$1 *)t7 ) = emit_note_after( (SI32) -1(SI32), (rtx_def_R_V$1 *)loop_end_761_V$18e );  [UNIX_ABI]


BBLOCK 9:
preds: 8
succs: 11
exec: 0
prob: 50
context: C0.1, attr:


3273  27 end_insert_before.761_V$19c = t7;


BBLOCK 10:
preds: 7
succs: 11
exec: 0
prob: 50
context: C0.1, attr:


3271  25 end_insert_before.761_V$19c = (loop_end_761_V$18e->rtstr_V$70_2.1)[2(SI32)];


BBLOCK 11:
preds: 10 9
succs: 12
exec: 0
prob: 50
context: C0.1, attr:


3277  29 p.761_V$18f = scan_start_761_V$189;


BBLOCK 12:
preds: 103 11
succs: 13 104
exec: 0
prob: 50
context: C0.1, attr:


3278 456 L456:
3278 454 if ( 1(SI32) )


BBLOCK 13:
preds: 12
succs: 14 15
exec: 0
prob: 50
context: C0.1, attr:


3280  30 p.761_V$18f = (p.761_V$18f->rtstr_V$70_2.1)[2(SI32)];
3283  32 if ( p.761_V$18f == scan_start_761_V$189 )


BBLOCK 14:
preds: 13
succs: 104
exec: 0
prob: 50
context: C0.1, attr:


3284  31 goto L1;


BBLOCK 15:
preds: 13
succs: 16 21
exec: 0
prob: 50
context: C0.1, attr:


3285  38 if ( p.761_V$18f == end_761_V$18a )


BBLOCK 16:
preds: 15
succs: 18 17
exec: 0
prob: 50
context: C0.1, attr:


3287  35 if ( loop_top_761_V$18b != 0(I32) )


BBLOCK 17:
preds: 16
succs: 104
exec: 0
prob: 50
context: C0.1, attr:


3290  34 goto L1;


BBLOCK 18:
preds: 16
succs: 19
exec: 0
prob: 50
context: C0.1, attr:


3288  33 p.761_V$18f = loop_top_761_V$18b;


BBLOCK 19:
preds: 18
succs: 20 21
exec: 0
prob: 50
context: C0.1, attr:


3291  37 if ( p.761_V$18f == scan_start_761_V$189 )


BBLOCK 20:
preds: 19
succs: 104
exec: 0
prob: 50
context: C0.1, attr:


3292  36 goto L1;


BBLOCK 21:
preds: 19 15
succs: 22 34
exec: 0
prob: 50
context: C0.1, attr:


3295  54 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 27(SI32) )


BBLOCK 22:
preds: 21
succs: 23
exec: 0
prob: 50
context: C0.1, attr:


3296  50  ( (rtx_def_R_V$1 *)t10 ) = single_set( (rtx_def_R_V$1 *)p.761_V$18f );  [UNIX_ABI]


BBLOCK 23:
preds: 22
succs: 24 34
exec: 0
prob: 50
context: C0.1, attr:


3296  51 t11 = t10;
3296  52 set.761_V$190 = t11;
3296  53 if ( t11 != 0(I32) )


BBLOCK 24:
preds: 23
succs: 25 34
exec: 0
prob: 50
context: C0.1, attr:


3297  49 if ( EXPR_CONV.I16.SI32((set.761_V$190->rtstr_V$70_2.1)[0(SI32)]->code_V$64) == 52(SI32) )


BBLOCK 25:
preds: 24
succs: 26 34
exec: 0
prob: 50
context: C0.1, attr:


3299  39 dest_reg.761_V$193 = (set.761_V$190->rtstr_V$70_2.1)[0(SI32)];
3300  48 if ( (dest_reg.761_V$193->rtwint_V$6e_2.0)[0(SI32)] < max_reg_before_loop_V$3e )


BBLOCK 26:
preds: 25
succs: 27 34
exec: 0
prob: 50
context: C0.1, attr:


3300 434 if ( (dest_reg.761_V$193->rtwint_V$6e_2.0)[0(SI32)] >= 64(SI32) )


BBLOCK 27:
preds: 26
succs: 28 34
exec: 0
prob: 50
context: C0.1, attr:


3300 433 if ( *((I32*) (reg_iv_type_V$51 + (dest_reg.761_V$193->rtwint_V$6e_2.0)[0(SI32)] * 4(I32))) != 2(I32) )


BBLOCK 28:
preds: 27
succs: 29
exec: 0
prob: 50
context: C0.1, attr:


3304  46  ( (SI32) t9 ) = basic_induction_var( (rtx_def_R_V$1 *)(set.761_V$190->rtstr_V$70_2.1)[1(SI32)], (SI32) EXPR_CONV.SI8.SI32((set.761_V$190->rtstr_V$70_2.1)[1(SI32)]->_BFA__V$65) << 24(I32) a>> 24(I32), (rtx_def_R_V$1 *)dest_reg.761_V$193, (rtx_def_R_V$1 *)p.761_V$18f, (P32 *)&inc_val.761_V$191, (P32 *)&mult_val.761_V$192 );  [UNIX_ABI]


BBLOCK 29:
preds: 28
succs: 32 30
exec: 0
prob: 50
context: C0.1, attr:


3304  47 if ( t9 != 0(SI32) )


BBLOCK 30:
preds: 29
succs: 31 34
exec: 0
prob: 50
context: C0.1, attr:


3317  45 if ( (dest_reg.761_V$193->rtwint_V$6e_2.0)[0(SI32)] < max_reg_before_loop_V$3e )


BBLOCK 31:
preds: 30
succs: 34
exec: 0
prob: 50
context: C0.1, attr:


3318  44 *((I32*) (reg_iv_type_V$51 + (dest_reg.761_V$193->rtwint_V$6e_2.0)[0(SI32)] * 4(I32))) = 2(I32);


BBLOCK 32:
preds: 29
succs: 33
exec: 0
prob: 50
context: C0.1, attr:


3312  40  ( (void *)t8 ) = _alloca{ic=_ALLOCA}( (I32) EXPR_SIZEOF.I32(80(I32), induction_R_V$5) );  [UNIX_ABI]
3312  41 v.766_V$19e = t8;
3313  42 record_biv( (induction_R_V$5 *)v.766_V$19e, (rtx_def_R_V$1 *)p.761_V$18f, (rtx_def_R_V$1 *)dest_reg.761_V$193, (rtx_def_R_V$1 *)inc_val.761_V$191, (rtx_def_R_V$1 *)mult_val.761_V$192, (SI32) not_every_iteration.761_V$194, (SI32) maybe_multiple.761_V$195 );  [UNIX_ABI]


BBLOCK 33:
preds: 32
succs: 34
exec: 0
prob: 50
context: C0.1, attr:


3315  43 *((I32*) (reg_iv_type_V$51 + (dest_reg.761_V$193->rtwint_V$6e_2.0)[0(SI32)] * 4(I32))) = 1(I32);


BBLOCK 34:
preds: 33 31 30 27 26 25 24 23 21
succs: 35 67
exec: 0
prob: 50
context: C0.1, attr:


3327  86 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 31(SI32) )


BBLOCK 35:
preds: 34
succs: 36
exec: 0
prob: 50
context: C0.1, attr:


3329  55 insn.767_V$1ba = p.761_V$18f;
3331  56 maybe_multiple.761_V$195 = 0(SI32);


BBLOCK 36:
preds: 65 35
succs: 37 66
exec: 0
prob: 50
context: C0.1, attr:


3333 441 L441:
3333 439 if ( 1(SI32) )


BBLOCK 37:
preds: 36
succs: 38 39
exec: 0
prob: 50
context: C0.1, attr:


3335  57 insn.767_V$1ba = (insn.767_V$1ba->rtstr_V$70_2.1)[2(SI32)];
3336  59 if ( insn.767_V$1ba == scan_start_761_V$189 )


BBLOCK 38:
preds: 37
succs: 66
exec: 0
prob: 50
context: C0.1, attr:


3337  58 goto L2;


BBLOCK 39:
preds: 37
succs: 40 45
exec: 0
prob: 50
context: C0.1, attr:


3338  65 if ( insn.767_V$1ba == end_761_V$18a )


BBLOCK 40:
preds: 39
succs: 42 41
exec: 0
prob: 50
context: C0.1, attr:


3340  62 if ( loop_top_761_V$18b != 0(I32) )


BBLOCK 41:
preds: 40
succs: 66
exec: 0
prob: 50
context: C0.1, attr:


3343  61 goto L2;


BBLOCK 42:
preds: 40
succs: 43
exec: 0
prob: 50
context: C0.1, attr:


3341  60 insn.767_V$1ba = loop_top_761_V$18b;


BBLOCK 43:
preds: 42
succs: 44 45
exec: 0
prob: 50
context: C0.1, attr:


3344  64 if ( insn.767_V$1ba == scan_start_761_V$189 )


BBLOCK 44:
preds: 43
succs: 66
exec: 0
prob: 50
context: C0.1, attr:


3345  63 goto L2;


BBLOCK 45:
preds: 43 39
succs: 46 65
exec: 0
prob: 50
context: C0.1, attr:


3348  84 if ( EXPR_CONV.I16.SI32(insn.767_V$1ba->code_V$64) == 28(SI32) )


BBLOCK 46:
preds: 45
succs: 47 65
exec: 0
prob: 50
context: C0.1, attr:


3348 438 if ( EXPR_CONV.I16.SI32((insn.767_V$1ba->rtstr_V$70_2.1)[3(SI32)]->code_V$64) != 45(SI32) )


BBLOCK 47:
preds: 46
succs: 48
exec: 0
prob: 50
context: C0.1, attr:


3350  81  ( (SI32) t14 ) = condjump_p( (rtx_def_R_V$1 *)insn.767_V$1ba );  [UNIX_ABI]


BBLOCK 48:
preds: 47
succs: 64 49
exec: 0
prob: 50
context: C0.1, attr:


3350  83 if ( t14 == 0(SI32) )


BBLOCK 49:
preds: 48
succs: 50 65
exec: 0
prob: 50
context: C0.1, attr:


3351  80 if ( (insn.767_V$1ba->rtstr_V$70_2.1)[7(SI32)] != 0(I32) )


BBLOCK 50:
preds: 49
succs: 63 51
exec: 0
prob: 50
context: C0.1, attr:


3352  79 if ( ((insn.767_V$1ba->rtstr_V$70_2.1)[7(SI32)]->rtwint_V$6e_2.0)[0(SI32)] >= max_uid_for_loop_V$26 )


BBLOCK 51:
preds: 50
succs: 62 52
exec: 0
prob: 50
context: C0.1, attr:


3352 435 if ( (insn.767_V$1ba->rtwint_V$6e_2.0)[0(SI32)] >= max_uid_for_loop_V$26 )


BBLOCK 52:
preds: 51
succs: 55 53
exec: 0
prob: 50
context: C0.1, attr:


3354  71 if ( ((insn.767_V$1ba->rtstr_V$70_2.1)[7(SI32)]->rtwint_V$6e_2.0)[0(SI32)] < max_uid_for_loop_V$26 )


BBLOCK 53:
preds: 52
succs:
exec: 0
prob: 50
context: C0.1, attr:


3354  68 abort{ic=ABORT}(  );  [UNIX_ABI]


BBLOCK 54:
preds:
succs: 56
exec: 0
prob: 50
context: C0.1, attr:


3354  70 t12 = -1(SI32);


BBLOCK 55:
preds: 52
succs: 56
exec: 0
prob: 50
context: C0.1, attr:


3354  69 t12 = *((SI32*) (uid_luid_V$24 + ((insn.767_V$1ba->rtstr_V$70_2.1)[7(SI32)]->rtwint_V$6e_2.0)[0(SI32)] * 4(I32)));


BBLOCK 56:
preds: 55 54
succs: 59 57
exec: 0
prob: 50
context: C0.1, attr:


3355  75 if ( (insn.767_V$1ba->rtwint_V$6e_2.0)[0(SI32)] < max_uid_for_loop_V$26 )


BBLOCK 57:
preds: 56
succs:
exec: 0
prob: 50
context: C0.1, attr:


3355  72 abort{ic=ABORT}(  );  [UNIX_ABI]


BBLOCK 58:
preds:
succs: 60
exec: 0
prob: 50
context: C0.1, attr:


3355  74 t13 = -1(SI32);


BBLOCK 59:
preds: 56
succs: 60
exec: 0
prob: 50
context: C0.1, attr:


3355  73 t13 = *((SI32*) (uid_luid_V$24 + (insn.767_V$1ba->rtwint_V$6e_2.0)[0(SI32)] * 4(I32)));


BBLOCK 60:
preds: 59 58
succs: 61 65
exec: 0
prob: 50
context: C0.1, attr:


3355  76 if ( t12 < t13 )


BBLOCK 61:
preds: 64 62 60
succs: 66
exec: 0
prob: 50
context: C0.1, attr:


3352  77 L77:
3357  66 maybe_multiple.761_V$195 = 1(SI32);
3358  67 goto L2;


BBLOCK 62:
preds: 63 51
succs: 61
exec: 0
prob: 50
context: C0.1, attr:


3352 437 L437:
3352  78 goto L77;


BBLOCK 63:
preds: 50
succs: 62
exec: 0
prob: 50
context: C0.1, attr:


3352 436 goto L437;


BBLOCK 64:
preds: 48
succs: 61
exec: 0
prob: 50
context: C0.1, attr:


3350  82 goto L77;


BBLOCK 65:
preds: 60 49 46 45
succs: 36
exec: 0
prob: 50
context: C0.1, attr:


3333 440 goto L441;


BBLOCK 66:
preds: 61 44 41 38 36
succs: 67
exec: 0
prob: 50
context: C0.1, attr:


3361   2 L2:


BBLOCK 67:
preds: 66 34
succs: 97 68
exec: 0
prob: 50
context: C0.1, attr:


3368 653 t92 = EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64);
3368 654 if ( t92 == 28(SI32) )


BBLOCK 68:
preds: 67
succs: 70 69
exec: 0
prob: 50
context: C0.1, attr:


3368 656 if ( t92 == 31(SI32) )


BBLOCK 69:
preds: 68
succs: 86
exec: 0
prob: 50
context: C0.1, attr:


3368 110 goto L109;


BBLOCK 70:
preds: 97 68
succs: 72 71
exec: 0
prob: 50
context: C0.1, attr:


3373 452 L452:
3373 107 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 28(SI32) )


BBLOCK 71:
preds: 70
succs: 73
exec: 0
prob: 50
context: C0.1, attr:


3373 445 goto L446;


BBLOCK 72:
preds: 70
succs: 74 73
exec: 0
prob: 50
context: C0.1, attr:


3373 444 if ( (p.761_V$18f->rtstr_V$70_2.1)[7(SI32)] == loop_top_761_V$18b )


BBLOCK 73:
preds: 72 71
succs: 79
exec: 0
prob: 50
context: C0.1, attr:


3373 446 L446:
3373 106 goto L105;


BBLOCK 74:
preds: 72
succs: 76 75
exec: 0
prob: 50
context: C0.1, attr:


3374 104 if ( ((p.761_V$18f->rtstr_V$70_2.1)[2(SI32)]->rtstr_V$70_2.1)[2(SI32)] == loop_end_761_V$18e )


BBLOCK 75:
preds: 74
succs: 78
exec: 0
prob: 50
context: C0.1, attr:


3374 103 goto L102;


BBLOCK 76:
preds: 74
succs: 77
exec: 0
prob: 50
context: C0.1, attr:


3374 100  ( (SI32) t17 ) = simplejump_p( (rtx_def_R_V$1 *)p.761_V$18f );  [UNIX_ABI]


BBLOCK 77:
preds: 76
succs: 84 78
exec: 0
prob: 50
context: C0.1, attr:


3374 101 if ( t17 != 0(SI32) )


BBLOCK 78:
preds: 77 75
succs: 80 79
exec: 0
prob: 50
context: C0.1, attr:


3374 102 L102:
3375  99 if ( (p.761_V$18f->rtstr_V$70_2.1)[2(SI32)] == loop_end_761_V$18e )


BBLOCK 79:
preds: 78 73
succs: 85
exec: 0
prob: 50
context: C0.1, attr:


3373 105 L105:
3368  96 t15 = 0(SI32);


BBLOCK 80:
preds: 78
succs: 81
exec: 0
prob: 50
context: C0.1, attr:


3375  97  ( (SI32) t16 ) = condjump_p( (rtx_def_R_V$1 *)p.761_V$18f );  [UNIX_ABI]


BBLOCK 81:
preds: 80
succs: 83 82
exec: 0
prob: 50
context: C0.1, attr:


3375 442 if ( t16 != 0(SI32) )


BBLOCK 82:
preds: 81
succs: 85
exec: 0
prob: 50
context: C0.1, attr:


3375 443 t15 = 0(SI32);


BBLOCK 83:
preds: 81
succs: 85
exec: 0
prob: 50
context: C0.1, attr:


3375  98 t15 = 1(SI32);


BBLOCK 84:
preds: 77
succs: 85
exec: 0
prob: 50
context: C0.1, attr:


3368  95 t15 = 1(SI32);


BBLOCK 85:
preds: 84 83 82 79
succs: 95 86
exec: 0
prob: 50
context: C0.1, attr:


3373 108 if ( t15 == 0(SI32) )


BBLOCK 86:
preds: 85 69
succs: 87 96
exec: 0
prob: 50
context: C0.1, attr:


3368 109 L109:
3378  94 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 32(SI32) )


BBLOCK 87:
preds: 86
succs: 89 88
exec: 0
prob: 50
context: C0.1, attr:


3383  93 if ( (p.761_V$18f->rtwint_V$6e_2.0)[4(SI32)] == -9(SI32) )


BBLOCK 88:
preds: 87
succs: 90
exec: 0
prob: 50
context: C0.1, attr:


3385 448 goto L449;


BBLOCK 89:
preds: 87
succs: 94 90
exec: 0
prob: 50
context: C0.1, attr:


3383 447 if ( loop_depth.761_V$19d == 0(SI32) )


BBLOCK 90:
preds: 89 88
succs: 93 91
exec: 0
prob: 50
context: C0.1, attr:


3385 449 L449:
3385  92 if ( (p.761_V$18f->rtwint_V$6e_2.0)[4(SI32)] == -4(SI32) )


BBLOCK 91:
preds: 90
succs: 92 96
exec: 0
prob: 50
context: C0.1, attr:


3387  91 if ( (p.761_V$18f->rtwint_V$6e_2.0)[4(SI32)] == -5(SI32) )


BBLOCK 92:
preds: 91
succs: 96
exec: 0
prob: 50
context: C0.1, attr:


3388  90 loop_depth.761_V$19d = loop_depth.761_V$19d - 1(SI32);


BBLOCK 93:
preds: 90
succs: 96
exec: 0
prob: 50
context: C0.1, attr:


3386  89 loop_depth.761_V$19d = loop_depth.761_V$19d + 1(SI32);


BBLOCK 94:
preds: 89
succs: 96
exec: 0
prob: 50
context: C0.1, attr:


3384  88 not_every_iteration.761_V$194 = 0(SI32);


BBLOCK 95:
preds: 85
succs: 96
exec: 0
prob: 50
context: C0.1, attr:


3376  87 not_every_iteration.761_V$194 = 1(SI32);


BBLOCK 96:
preds: 95 94 93 92 91 86
succs: 98
exec: 0
prob: 50
context: C0.1, attr:


3368 588 goto L587;


BBLOCK 97:
preds: 67
succs: 70
exec: 0
prob: 50
context: C0.1, attr:


3373 655 goto L452;


BBLOCK 98:
preds: 96
succs: 99 103
exec: 0
prob: 50
context: C0.1, attr:


3368 587 L587:
3401 115 if ( not_every_iteration.761_V$194 != 0(SI32) )


BBLOCK 99:
preds: 98
succs: 100 103
exec: 0
prob: 50
context: C0.1, attr:


3401 453 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 31(SI32) )


BBLOCK 100:
preds: 99
succs: 101
exec: 0
prob: 50
context: C0.1, attr:


3402 113  ( (SI32) t18 ) = no_labels_between_p( (rtx_def_R_V$1 *)p.761_V$18f, (rtx_def_R_V$1 *)loop_end_761_V$18e );  [UNIX_ABI]


BBLOCK 101:
preds: 100
succs: 102 103
exec: 0
prob: 50
context: C0.1, attr:


3402 114 if ( t18 != 0(SI32) )


BBLOCK 102:
preds: 101
succs: 103
exec: 0
prob: 50
context: C0.1, attr:


3403 112 not_every_iteration.761_V$194 = 0(SI32);


BBLOCK 103:
preds: 102 101 99 98
succs: 12
exec: 0
prob: 50
context: C0.1, attr:


3278 455 goto L456;


BBLOCK 104:
preds: 20 17 14 12
succs: 105
exec: 0
prob: 50
context: C0.1, attr:


3408   1 L1:
3408 117 backbl.761_V$197 = &loop_iv_list_V$54;
3408 118 bl.761_V$196 = *((P32.iv_class_R_V$4*) backbl.761_V$197);


BBLOCK 105:
preds: 121 104
succs: 106 122
exec: 0
prob: 50
context: C0.1, attr:


3408 470 L470:
3408 468 if ( bl.761_V$196 != 0(I32) )


BBLOCK 106:
preds: 105
succs: 120 107
exec: 0
prob: 50
context: C0.1, attr:


3410 126 if ( *((I32*) (reg_iv_type_V$51 + bl.761_V$196->regno_V$1bd * 4(I32))) != 1(I32) )


BBLOCK 107:
preds: 106
succs: 119 108
exec: 0
prob: 50
context: C0.1, attr:


3410 465 if ( EXPR_CONV.SI16.SI32(*((SI16*) (n_times_set_V$33 + bl.761_V$196->regno_V$1bd * 2(I32)))) != bl.761_V$196->biv_count_V$1be )


BBLOCK 108:
preds: 107
succs: 111 109
exec: 0
prob: 50
context: C0.1, attr:


3410 462 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(bl.761_V$196->_BFA__V$1c8) & 1(I32)) >> 0(I32)) == 0(SI32) )


BBLOCK 109:
preds: 108
succs: 110 121
exec: 0
prob: 50
context: C0.1, attr:


3431 123 backbl.761_V$197 = &bl.761_V$196->next_V$1c5;
3433 125 if ( loop_dump_stream_V$4e != 0(I32) )


BBLOCK 110:
preds: 109
succs: 121
exec: 0
prob: 50
context: C0.1, attr:


3434 124  ( (SI32) t20 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.24_V$1d1, (SI32) bl.761_V$196->regno_V$1bd );  [UNIX_ABI]


BBLOCK 111:
preds: 119 108
succs: 112 118
exec: 0
prob: 50
context: C0.1, attr:


3418 464 L464:
3418 120 if ( loop_dump_stream_V$4e != 0(I32) )


BBLOCK 112:
preds: 111
succs: 116 113
exec: 0
prob: 50
context: C0.1, attr:


3421 457 if ( *((I32*) (reg_iv_type_V$51 + bl.761_V$196->regno_V$1bd * 4(I32))) != 1(I32) )


BBLOCK 113:
preds: 112
succs: 115 114
exec: 0
prob: 50
context: C0.1, attr:


3421 460 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(bl.761_V$196->_BFA__V$1c8) & 1(I32)) >> 0(I32)) == 0(SI32) )


BBLOCK 114:
preds: 113
succs: 117
exec: 0
prob: 50
context: C0.1, attr:


3421 461 t87 = &.L_2__STRING.23_V$1d0;


BBLOCK 115:
preds: 113
succs: 117
exec: 0
prob: 50
context: C0.1, attr:


3421 459 t87 = &.L_2__STRING.22_V$1cf;


BBLOCK 116:
preds: 112
succs: 117
exec: 0
prob: 50
context: C0.1, attr:


3421 458 t87 = &.L_2__STRING.21_V$1cd;


BBLOCK 117:
preds: 116 115 114
succs: 118
exec: 0
prob: 50
context: C0.1, attr:


3419 119  ( (SI32) t19 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.20_V$1bc, (SI32) bl.761_V$196->regno_V$1bd, (SI8 *)t87 );  [UNIX_ABI]


BBLOCK 118:
preds: 117 111
succs: 121
exec: 0
prob: 50
context: C0.1, attr:


3426 121 *((I32*) (reg_iv_type_V$51 + bl.761_V$196->regno_V$1bd * 4(I32))) = 2(I32);
3427 122 *((P32.iv_class_R_V$4*) backbl.761_V$197) = bl.761_V$196->next_V$1c5;


BBLOCK 119:
preds: 120 107
succs: 111
exec: 0
prob: 50
context: C0.1, attr:


3418 467 L467:
3418 463 goto L464;


BBLOCK 120:
preds: 106
succs: 119
exec: 0
prob: 50
context: C0.1, attr:


3418 466 goto L467;


BBLOCK 121:
preds: 118 110 109
succs: 105
exec: 0
prob: 50
context: C0.1, attr:


3408 127 bl.761_V$196 = bl.761_V$196->next_V$1c5;
3408 469 goto L470;


BBLOCK 122:
preds: 105
succs: 123 126
exec: 0
prob: 50
context: C0.1, attr:


3439 132 if ( loop_iv_list_V$54 == 0(I32) )


BBLOCK 123:
preds: 122
succs: 124 125
exec: 0
prob: 50
context: C0.1, attr:


3443 130 if ( flag_unroll_loops_V$22 != 0(SI32) )


BBLOCK 124:
preds: 123
succs: 125
exec: 0
prob: 50
context: C0.1, attr:


3444 129 unroll_loop( (rtx_def_R_V$1 *)loop_end_761_V$18e, (SI32) insn_count_761_V$18c, (rtx_def_R_V$1 *)loop_start_761_V$18d, (rtx_def_R_V$1 *)end_insert_before.761_V$19c, (SI32) 0(SI32) );  [UNIX_ABI]


BBLOCK 125:
preds: 124 123
succs:
exec: 0
prob: 50
context: C0.1, attr:


3446 131 return ;


BBLOCK 126:
preds: 122
succs: 127
exec: 0
prob: 50
context: C0.1, attr:


3452 133 call_seen.761_V$19a = 0(SI32);
3453 134 p.761_V$18f = loop_start_761_V$18d;


BBLOCK 127:
preds: 156 126
succs: 128 157
exec: 0
prob: 50
context: C0.1, attr:


3453 480 L480:
3453 478 if ( p.761_V$18f != 0(I32) )


BBLOCK 128:
preds: 127
succs: 129 157
exec: 0
prob: 50
context: C0.1, attr:


3453 481 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) != 31(SI32) )


BBLOCK 129:
preds: 128
succs: 130 131
exec: 0
prob: 50
context: C0.1, attr:


3455 135 note_insn_V$55 = p.761_V$18f;
3457 137 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 29(SI32) )


BBLOCK 130:
preds: 129
succs: 131
exec: 0
prob: 50
context: C0.1, attr:


3458 136 call_seen.761_V$19a = 1(SI32);


BBLOCK 131:
preds: 130 129
succs: 138 132
exec: 0
prob: 50
context: C0.1, attr:


3460 647 t91 = EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64);
3460 648 if ( t91 == 29(SI32) )


BBLOCK 132:
preds: 131
succs: 137 133
exec: 0
prob: 50
context: C0.1, attr:


3460 650 if ( t91 == 28(SI32) )


BBLOCK 133:
preds: 132
succs: 134 139
exec: 0
prob: 50
context: C0.1, attr:


3460 652 if ( t91 == 27(SI32) )


BBLOCK 134:
preds: 138 137 133
succs: 135
exec: 0
prob: 50
context: C0.1, attr:


3462 476 L476:


BBLOCK 135:
preds: 134
succs: 136
exec: 0
prob: 50
context: C0.1, attr:


3462 473 L473:
3462 138  ( (SI32) t21 ) = note_stores( (rtx_def_R_V$1 *)(p.761_V$18f->rtstr_V$70_2.1)[3(SI32)], (void *)raddr(record_initial)(P32) );  [UNIX_ABI]


BBLOCK 136:
preds: 135
succs: 139
exec: 0
prob: 50
context: C0.1, attr:


3460 600 goto L599;


BBLOCK 137:
preds: 132
succs: 134
exec: 0
prob: 50
context: C0.1, attr:


3462 651 goto L476;


BBLOCK 138:
preds: 131
succs: 134
exec: 0
prob: 50
context: C0.1, attr:


3462 649 goto L476;


BBLOCK 139:
preds: 136 133
succs: 140 156
exec: 0
prob: 50
context: C0.1, attr:


3460 599 L599:
3467 160 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 28(SI32) )


BBLOCK 140:
preds: 139
succs: 141 156
exec: 0
prob: 50
context: C0.1, attr:


3467 477 if ( (p.761_V$18f->rtstr_V$70_2.1)[7(SI32)] != 0(I32) )


BBLOCK 141:
preds: 140
succs: 142
exec: 0
prob: 50
context: C0.1, attr:


3469 157  ( (rtx_def_R_V$1 *)t27 ) = next_real_insn( (rtx_def_R_V$1 *)(p.761_V$18f->rtstr_V$70_2.1)[7(SI32)] );  [UNIX_ABI]


BBLOCK 142:
preds: 141
succs: 143
exec: 0
prob: 50
context: C0.1, attr:


3469 158  ( (rtx_def_R_V$1 *)t28 ) = next_real_insn( (rtx_def_R_V$1 *)loop_end_761_V$18e );  [UNIX_ABI]


BBLOCK 143:
preds: 142
succs: 144 156
exec: 0
prob: 50
context: C0.1, attr:


3469 159 if ( t27 == t28 )


BBLOCK 144:
preds: 143
succs: 145
exec: 0
prob: 50
context: C0.1, attr:


3470 153  ( (rtx_def_R_V$1 *)t25 ) = get_condition_for_loop( (rtx_def_R_V$1 *)p.761_V$18f );  [UNIX_ABI]


BBLOCK 145:
preds: 144
succs: 146 156
exec: 0
prob: 50
context: C0.1, attr:


3470 154 t26 = t25;
3470 155 test.761_V$19b = t26;
3470 156 if ( t26 != 0(I32) )


BBLOCK 146:
preds: 145
succs: 147 156
exec: 0
prob: 50
context: C0.1, attr:


3471 152 if ( EXPR_CONV.I16.SI32((test.761_V$19b->rtstr_V$70_2.1)[0(SI32)]->code_V$64) == 52(SI32) )


BBLOCK 147:
preds: 146
succs: 148 156
exec: 0
prob: 50
context: C0.1, attr:


3472 151 if ( ((test.761_V$19b->rtstr_V$70_2.1)[0(SI32)]->rtwint_V$6e_2.0)[0(SI32)] < max_reg_before_loop_V$3e )


BBLOCK 148:
preds: 147
succs: 149 156
exec: 0
prob: 50
context: C0.1, attr:


3473 148 t24 = *((P32.iv_class_R_V$4*) (reg_biv_class_V$53 + ((test.761_V$19b->rtstr_V$70_2.1)[0(SI32)]->rtwint_V$6e_2.0)[0(SI32)] * 4(I32)));
3473 149 bl.761_V$196 = t24;
3473 150 if ( t24 != 0(I32) )


BBLOCK 149:
preds: 148
succs: 150
exec: 0
prob: 50
context: C0.1, attr:


3474 146  ( (SI32) t23 ) = valid_initial_value_p( (rtx_def_R_V$1 *)(test.761_V$19b->rtstr_V$70_2.1)[1(SI32)], (rtx_def_R_V$1 *)p.761_V$18f, (SI32) call_seen.761_V$19a, (rtx_def_R_V$1 *)loop_start_761_V$18d );  [UNIX_ABI]


BBLOCK 150:
preds: 149
succs: 151 156
exec: 0
prob: 50
context: C0.1, attr:


3474 147 if ( t23 != 0(SI32) )


BBLOCK 151:
preds: 150
succs: 152 156
exec: 0
prob: 50
context: C0.1, attr:


3475 145 if ( bl.761_V$196->init_insn_V$1c6 == 0(I32) )


BBLOCK 152:
preds: 151
succs: 154 153
exec: 0
prob: 50
context: C0.1, attr:


3478 144 if ( EXPR_CONV.I16.SI32(test.761_V$19b->code_V$64) == 90(SI32) )


BBLOCK 153:
preds: 152
succs: 156
exec: 0
prob: 50
context: C0.1, attr:


3485 143 bl.761_V$196->initial_test_V$1c4 = test.761_V$19b;


BBLOCK 154:
preds: 152
succs: 155
exec: 0
prob: 50
context: C0.1, attr:


3480 140 bl.761_V$196->init_insn_V$1c6 = p.761_V$18f;
3481 141  ( (rtx_def_R_V$1 *)t22 ) = gen_rtx( (I32) 41(I32), (I32) 0(I32), (rtx_def_R_V$1 *)(test.761_V$19b->rtstr_V$70_2.1)[0(SI32)], (rtx_def_R_V$1 *)(test.761_V$19b->rtstr_V$70_2.1)[1(SI32)] );  [UNIX_ABI]


BBLOCK 155:
preds: 154
succs: 156
exec: 0
prob: 50
context: C0.1, attr:


3481 142 bl.761_V$196->init_set_V$1c7 = t22;


BBLOCK 156:
preds: 155 153 151 150 148 147 146 145 143 140 139
succs: 127
exec: 0
prob: 50
context: C0.1, attr:


3453 161 p.761_V$18f = (p.761_V$18f->rtstr_V$70_2.1)[1(SI32)];
3453 479 goto L480;


BBLOCK 157:
preds: 128 127
succs: 158
exec: 0
prob: 50
context: C0.1, attr:


3492 163 bl.761_V$196 = loop_iv_list_V$54;


BBLOCK 158:
preds: 176 157
succs: 159 177
exec: 0
prob: 50
context: C0.1, attr:


3492 487 L487:
3492 485 if ( bl.761_V$196 != 0(I32) )


BBLOCK 159:
preds: 158
succs: 160 161
exec: 0
prob: 50
context: C0.1, attr:


3496 165 if ( bl.761_V$196->init_insn_V$1c6 == 0(I32) )


BBLOCK 160:
preds: 159
succs: 176
exec: 0
prob: 50
context: C0.1, attr:


3497 164 goto L3;


BBLOCK 161:
preds: 159
succs: 162 163
exec: 0
prob: 50
context: C0.1, attr:


3499 166 src.779_V$1d2 = ((bl.761_V$196->init_set_V$1c7)->rtstr_V$70_2.1)[1(SI32)];
3501 168 if ( loop_dump_stream_V$4e != 0(I32) )


BBLOCK 162:
preds: 161
succs: 163
exec: 0
prob: 50
context: C0.1, attr:


3502 167  ( (SI32) t29 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.25_V$1d4, (SI32) bl.761_V$196->regno_V$1bd, (SI32) ((bl.761_V$196->init_insn_V$1c6)->rtwint_V$6e_2.0)[0(SI32)] );  [UNIX_ABI]


BBLOCK 163:
preds: 162 161
succs: 175 164
exec: 0
prob: 50
context: C0.1, attr:


3506 181 if ( EXPR_CONV.SI8.SI32(src.779_V$1d2->_BFA__V$65) << 24(I32) a>> 24(I32) == EXPR_CONV.SI8.SI32((*((P32.rtx_def_R_V$1*) (regno_reg_rtx_V$16 + bl.761_V$196->regno_V$1bd * 4(I32))))->_BFA__V$65) << 24(I32) a>> 24(I32) )


BBLOCK 164:
preds: 163
succs: 166 165
exec: 0
prob: 50
context: C0.1, attr:


3506 482 if ( EXPR_CONV.SI8.SI32(src.779_V$1d2->_BFA__V$65) << 24(I32) a>> 24(I32) == 0(SI32) )


BBLOCK 165:
preds: 164
succs: 168
exec: 0
prob: 50
context: C0.1, attr:


3506 180 goto L179;


BBLOCK 166:
preds: 175 164
succs: 167
exec: 0
prob: 50
context: C0.1, attr:


3508 484 L484:
3508 177  ( (SI32) t34 ) = valid_initial_value_p( (rtx_def_R_V$1 *)src.779_V$1d2, (rtx_def_R_V$1 *)bl.761_V$196->init_insn_V$1c6, (SI32) call_seen.761_V$19a, (rtx_def_R_V$1 *)loop_start_761_V$18d );  [UNIX_ABI]


BBLOCK 167:
preds: 166
succs: 170 168
exec: 0
prob: 50
context: C0.1, attr:


3508 178 if ( t34 != 0(SI32) )


BBLOCK 168:
preds: 167 165
succs: 169 176
exec: 0
prob: 50
context: C0.1, attr:


3506 179 L179:
3528 176 if ( loop_dump_stream_V$4e != 0(I32) )


BBLOCK 169:
preds: 168
succs: 176
exec: 0
prob: 50
context: C0.1, attr:


3529 175  ( (SI32) t33 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.27_V$1d7 );  [UNIX_ABI]


BBLOCK 170:
preds: 167
succs: 171 176
exec: 0
prob: 50
context: C0.1, attr:


3510 169 bl.761_V$196->initial_value_V$1c3 = src.779_V$1d2;
3512 174 if ( loop_dump_stream_V$4e != 0(I32) )


BBLOCK 171:
preds: 170
succs: 174 172
exec: 0
prob: 50
context: C0.1, attr:


3514 173 if ( EXPR_CONV.I16.SI32(src.779_V$1d2->code_V$64) == 47(SI32) )


BBLOCK 172:
preds: 171
succs: 173
exec: 0
prob: 50
context: C0.1, attr:


3518 171  ( (SI32) t31 ) = print_rtl( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (rtx_def_R_V$1 *)src.779_V$1d2 );  [UNIX_ABI]


BBLOCK 173:
preds: 172
succs: 176
exec: 0
prob: 50
context: C0.1, attr:


3519 172  ( (SI32) t32 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.17_V$12b );  [UNIX_ABI]


BBLOCK 174:
preds: 171
succs: 176
exec: 0
prob: 50
context: C0.1, attr:


3515 170  ( (SI32) t30 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.26_V$1d6, (SI32) (src.779_V$1d2->rtwint_V$6e_2.0)[0(SI32)] );  [UNIX_ABI]


BBLOCK 175:
preds: 163
succs: 166
exec: 0
prob: 50
context: C0.1, attr:


3508 483 goto L484;


BBLOCK 176:
preds: 174 173 170 169 168 160
succs: 158
exec: 0
prob: 50
context: C0.1, attr:


3538   3 L3:
3492 182 bl.761_V$196 = bl.761_V$196->next_V$1c5;
3492 486 goto L487;


BBLOCK 177:
preds: 158
succs: 178
exec: 0
prob: 50
context: C0.1, attr:


3538 184 not_every_iteration.761_V$194 = 0(SI32);
3539 185 loop_depth.761_V$19d = 0(SI32);
3540 186 p.761_V$18f = scan_start_761_V$189;


BBLOCK 178:
preds: 266 177
succs: 179 267
exec: 0
prob: 50
context: C0.1, attr:


3541 514 L514:
3541 512 if ( 1(SI32) )


BBLOCK 179:
preds: 178
succs: 180 181
exec: 0
prob: 50
context: C0.1, attr:


3543 187 p.761_V$18f = (p.761_V$18f->rtstr_V$70_2.1)[2(SI32)];
3546 189 if ( p.761_V$18f == scan_start_761_V$189 )


BBLOCK 180:
preds: 179
succs: 267
exec: 0
prob: 50
context: C0.1, attr:


3547 188 goto L4;


BBLOCK 181:
preds: 179
succs: 182 187
exec: 0
prob: 50
context: C0.1, attr:


3548 195 if ( p.761_V$18f == end_761_V$18a )


BBLOCK 182:
preds: 181
succs: 184 183
exec: 0
prob: 50
context: C0.1, attr:


3550 192 if ( loop_top_761_V$18b != 0(I32) )


BBLOCK 183:
preds: 182
succs: 267
exec: 0
prob: 50
context: C0.1, attr:


3553 191 goto L4;


BBLOCK 184:
preds: 182
succs: 185
exec: 0
prob: 50
context: C0.1, attr:


3551 190 p.761_V$18f = loop_top_761_V$18b;


BBLOCK 185:
preds: 184
succs: 186 187
exec: 0
prob: 50
context: C0.1, attr:


3554 194 if ( p.761_V$18f == scan_start_761_V$189 )


BBLOCK 186:
preds: 185
succs: 267
exec: 0
prob: 50
context: C0.1, attr:


3555 193 goto L4;


BBLOCK 187:
preds: 185 181
succs: 188 221
exec: 0
prob: 50
context: C0.1, attr:


3559 248 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 27(SI32) )


BBLOCK 188:
preds: 187
succs: 189
exec: 0
prob: 50
context: C0.1, attr:


3560 244  ( (rtx_def_R_V$1 *)t48 ) = single_set( (rtx_def_R_V$1 *)p.761_V$18f );  [UNIX_ABI]


BBLOCK 189:
preds: 188
succs: 190 221
exec: 0
prob: 50
context: C0.1, attr:


3560 245 t49 = t48;
3560 246 set.761_V$190 = t49;
3560 247 if ( t49 != 0(I32) )


BBLOCK 190:
preds: 189
succs: 191 221
exec: 0
prob: 50
context: C0.1, attr:


3561 243 if ( EXPR_CONV.I16.SI32((set.761_V$190->rtstr_V$70_2.1)[0(SI32)]->code_V$64) == 52(SI32) )


BBLOCK 191:
preds: 190
succs: 192 221
exec: 0
prob: 50
context: C0.1, attr:


3562 242 if ( EXPR_CONV.SI8.SI32(*((SI8*) (may_not_optimize_V$35 + ((set.761_V$190->rtstr_V$70_2.1)[0(SI32)]->rtwint_V$6e_2.0)[0(SI32)]))) == 0(SI32) )


BBLOCK 192:
preds: 191
succs: 193 194
exec: 0
prob: 50
context: C0.1, attr:


3568 196 regnote.786_V$1dc = 0(I32);
3570 197 dest_reg.761_V$193 = (set.761_V$190->rtstr_V$70_2.1)[0(SI32)];
3571 199 if ( (dest_reg.761_V$193->rtwint_V$6e_2.0)[0(SI32)] < 64(SI32) )


BBLOCK 193:
preds: 192
succs: 266
exec: 0
prob: 50
context: C0.1, attr:


3572 198 goto L5;


BBLOCK 194:
preds: 192
succs: 195
exec: 0
prob: 50
context: C0.1, attr:


3575 236  ( (SI32) t46 ) = general_induction_var( (rtx_def_R_V$1 *)(set.761_V$190->rtstr_V$70_2.1)[1(SI32)], (P32 *)&src_reg.786_V$1d8, (P32 *)&add_val.786_V$1d9, (P32 *)&mult_val.786_V$1da );  [UNIX_ABI]


BBLOCK 195:
preds: 194
succs: 220 196
exec: 0
prob: 50
context: C0.1, attr:


3575 237 t47 = t46;
3575 238 benefit.786_V$1db = t47;
3574 241 if ( t47 != 0(SI32) )


BBLOCK 196:
preds: 195
succs: 197
exec: 0
prob: 50
context: C0.1, attr:


3579 232  ( (rtx_def_R_V$1 *)t44 ) = find_reg_note( (rtx_def_R_V$1 *)p.761_V$18f, (I32) 5(I32), (rtx_def_R_V$1 *)0(I32) );  [UNIX_ABI]


BBLOCK 197:
preds: 196
succs: 198 221
exec: 0
prob: 50
context: C0.1, attr:


3579 233 t45 = t44;
3579 234 regnote.786_V$1dc = t45;
3579 235 if ( t45 != 0(I32) )


BBLOCK 198:
preds: 197
succs: 199
exec: 0
prob: 50
context: C0.1, attr:


3580 228  ( (SI32) t42 ) = general_induction_var( (rtx_def_R_V$1 *)(regnote.786_V$1dc->rtstr_V$70_2.1)[0(SI32)], (P32 *)&src_reg.786_V$1d8, (P32 *)&add_val.786_V$1d9, (P32 *)&mult_val.786_V$1da );  [UNIX_ABI]


BBLOCK 199:
preds: 198
succs: 200 221
exec: 0
prob: 50
context: C0.1, attr:


3580 229 t43 = t42;
3580 230 benefit.786_V$1db = t43;
3580 231 if ( t43 != 0(SI32) )


BBLOCK 200:
preds: 220 199
succs: 201 221
exec: 0
prob: 50
context: C0.1, attr:


3574 239 L239:
3585 227 if ( (dest_reg.761_V$193->rtwint_V$6e_2.0)[0(SI32)] < max_reg_before_loop_V$3e )


BBLOCK 201:
preds: 200
succs: 202 221
exec: 0
prob: 50
context: C0.1, attr:


3587 226 if ( dest_reg.761_V$193 != src_reg.786_V$1d8 )


BBLOCK 202:
preds: 201
succs: 219 203
exec: 0
prob: 50
context: C0.1, attr:


3589 225 if ( EXPR_CONV.SI16.SI32(*((SI16*) (n_times_set_V$33 + (dest_reg.761_V$193->rtwint_V$6e_2.0)[0(SI32)] * 2(I32)))) == 1(SI32) )


BBLOCK 203:
preds: 202
succs: 204
exec: 0
prob: 50
context: C0.1, attr:


3591 219  ( (SI32) t40 ) = consec_sets_giv( (SI32) benefit.786_V$1db, (rtx_def_R_V$1 *)p.761_V$18f, (rtx_def_R_V$1 *)src_reg.786_V$1d8, (rtx_def_R_V$1 *)dest_reg.761_V$193, (P32 *)&add_val.786_V$1d9, (P32 *)&mult_val.786_V$1da );  [UNIX_ABI]


BBLOCK 204:
preds: 203
succs: 205 221
exec: 0
prob: 50
context: C0.1, attr:


3591 220 t41 = t40;
3591 221 benefit.786_V$1db = t41;
3591 222 if ( t41 != 0(SI32) )


BBLOCK 205:
preds: 219 204
succs: 206
exec: 0
prob: 50
context: C0.1, attr:


3589 223 L223:
3598 200  ( (void *)t35 ) = _alloca{ic=_ALLOCA}( (I32) EXPR_SIZEOF.I32(80(I32), induction_R_V$5) );  [UNIX_ABI]
3598 201 v.787_V$1de = t35;
3601 204  ( (rtx_def_R_V$1 *)t37 ) = find_reg_note( (rtx_def_R_V$1 *)p.761_V$18f, (I32) 6(I32), (rtx_def_R_V$1 *)0(I32) );  [UNIX_ABI]


BBLOCK 206:
preds: 205
succs: 207 209
exec: 0
prob: 50
context: C0.1, attr:


3601 205 if ( t37 != 0(I32) )


BBLOCK 207:
preds: 206
succs: 208
exec: 0
prob: 50
context: C0.1, attr:


3602 202  ( (SI32) t36 ) = libcall_benefit( (rtx_def_R_V$1 *)p.761_V$18f );  [UNIX_ABI]


BBLOCK 208:
preds: 207
succs: 209
exec: 0
prob: 50
context: C0.1, attr:


3602 203 benefit.786_V$1db = benefit.786_V$1db + t36;


BBLOCK 209:
preds: 208 206
succs: 210
exec: 0
prob: 50
context: C0.1, attr:


3605 206 count.787_V$1dd = EXPR_CONV.SI16.SI32(*((SI16*) (n_times_set_V$33 + (dest_reg.761_V$193->rtwint_V$6e_2.0)[0(SI32)] * 2(I32)))) - 1(SI32);


BBLOCK 210:
preds: 217 209
succs: 211 218
exec: 0
prob: 50
context: C0.1, attr:


3605 493 L493:
3605 491 if ( count.787_V$1dd > 0(SI32) )


BBLOCK 211:
preds: 210
succs: 212 215
exec: 0
prob: 50
context: C0.1, attr:


3611 212 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) != 32(SI32) )


BBLOCK 212:
preds: 211
succs: 213
exec: 0
prob: 50
context: C0.1, attr:


3612 208  ( (rtx_def_R_V$1 *)t38 ) = find_reg_note( (rtx_def_R_V$1 *)p.761_V$18f, (I32) 7(I32), (rtx_def_R_V$1 *)0(I32) );  [UNIX_ABI]


BBLOCK 213:
preds: 212
succs: 214 215
exec: 0
prob: 50
context: C0.1, attr:


3612 209 t39 = t38;
3612 210 temp.787_V$1df = t39;
3612 211 if ( t39 != 0(I32) )


BBLOCK 214:
preds: 213
succs: 215
exec: 0
prob: 50
context: C0.1, attr:


3613 207 p.761_V$18f = (temp.787_V$1df->rtstr_V$70_2.1)[0(SI32)];


BBLOCK 215:
preds: 216 214 213 211
succs: 216 217
exec: 0
prob: 50
context: C0.1, attr:


3616 488 L488:
3615 213 p.761_V$18f = (p.761_V$18f->rtstr_V$70_2.1)[2(SI32)];
3616 489 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 32(SI32) )


BBLOCK 216:
preds: 215
succs: 215
exec: 0
prob: 50
context: C0.1, attr:


3616 490 goto L488;


BBLOCK 217:
preds: 215
succs: 210
exec: 0
prob: 50
context: C0.1, attr:


3606 216 count.787_V$1dd = count.787_V$1dd - 1(SI32);
3605 492 goto L493;


BBLOCK 218:
preds: 210
succs: 221
exec: 0
prob: 50
context: C0.1, attr:


3619 218 record_giv( (induction_R_V$5 *)v.787_V$1de, (rtx_def_R_V$1 *)p.761_V$18f, (rtx_def_R_V$1 *)src_reg.786_V$1d8, (rtx_def_R_V$1 *)dest_reg.761_V$193, (rtx_def_R_V$1 *)mult_val.786_V$1da, (rtx_def_R_V$1 *)add_val.786_V$1d9, (SI32) benefit.786_V$1db, (SI32) 1(SI32), (SI32) not_every_iteration.761_V$194, (void *)0(I32), (rtx_def_R_V$1 *)loop_start_761_V$18d, (rtx_def_R_V$1 *)loop_end_761_V$18e );  [UNIX_ABI]


BBLOCK 219:
preds: 202
succs: 205
exec: 0
prob: 50
context: C0.1, attr:


3589 224 goto L223;


BBLOCK 220:
preds: 195
succs: 200
exec: 0
prob: 50
context: C0.1, attr:


3574 240 goto L239;


BBLOCK 221:
preds: 218 204 201 200 199 197 191 190 189 187
succs: 223 222
exec: 0
prob: 50
context: C0.1, attr:


3637 642 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) < 32(SI32) )


BBLOCK 222:
preds: 221
succs: 226
exec: 0
prob: 50
context: C0.1, attr:


3637 645 t90 = 0(SI32);


BBLOCK 223:
preds: 221
succs: 225 224
exec: 0
prob: 50
context: C0.1, attr:


3637 643 if ( (1(I32) << EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) & 2550136832(I32)) != 0(I32) )


BBLOCK 224:
preds: 223
succs: 226
exec: 0
prob: 50
context: C0.1, attr:


3637 646 t90 = 0(SI32);


BBLOCK 225:
preds: 223
succs: 226
exec: 0
prob: 50
context: C0.1, attr:


3637 644 t90 = 1(SI32);


BBLOCK 226:
preds: 225 224 222
succs: 227 230
exec: 0
prob: 50
context: C0.1, attr:


3637 641 if ( t90 )


BBLOCK 227:
preds: 226
succs: 228
exec: 0
prob: 50
context: C0.1, attr:


3639 499 L499:


BBLOCK 228:
preds: 227
succs: 229
exec: 0
prob: 50
context: C0.1, attr:


3639 496 L496:
3639 249 update_giv_derive( (rtx_def_R_V$1 *)p.761_V$18f );  [UNIX_ABI]


BBLOCK 229:
preds: 228
succs: 230
exec: 0
prob: 50
context: C0.1, attr:


3637 611 goto L610;


BBLOCK 230:
preds: 229 226
succs: 260 231
exec: 0
prob: 50
context: C0.1, attr:


3637 610 L610:
3646 637 t89 = EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64);
3646 638 if ( t89 == 28(SI32) )


BBLOCK 231:
preds: 230
succs: 233 232
exec: 0
prob: 50
context: C0.1, attr:


3646 640 if ( t89 == 31(SI32) )


BBLOCK 232:
preds: 231
succs: 249
exec: 0
prob: 50
context: C0.1, attr:


3646 274 goto L273;


BBLOCK 233:
preds: 260 231
succs: 235 234
exec: 0
prob: 50
context: C0.1, attr:


3651 510 L510:
3651 271 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 28(SI32) )


BBLOCK 234:
preds: 233
succs: 236
exec: 0
prob: 50
context: C0.1, attr:


3651 503 goto L504;


BBLOCK 235:
preds: 233
succs: 237 236
exec: 0
prob: 50
context: C0.1, attr:


3651 502 if ( (p.761_V$18f->rtstr_V$70_2.1)[7(SI32)] == loop_top_761_V$18b )


BBLOCK 236:
preds: 235 234
succs: 242
exec: 0
prob: 50
context: C0.1, attr:


3651 504 L504:
3651 270 goto L269;


BBLOCK 237:
preds: 235
succs: 239 238
exec: 0
prob: 50
context: C0.1, attr:


3652 268 if ( ((p.761_V$18f->rtstr_V$70_2.1)[2(SI32)]->rtstr_V$70_2.1)[2(SI32)] == loop_end_761_V$18e )


BBLOCK 238:
preds: 237
succs: 241
exec: 0
prob: 50
context: C0.1, attr:


3652 267 goto L266;


BBLOCK 239:
preds: 237
succs: 240
exec: 0
prob: 50
context: C0.1, attr:


3652 264  ( (SI32) t52 ) = simplejump_p( (rtx_def_R_V$1 *)p.761_V$18f );  [UNIX_ABI]


BBLOCK 240:
preds: 239
succs: 247 241
exec: 0
prob: 50
context: C0.1, attr:


3652 265 if ( t52 != 0(SI32) )


BBLOCK 241:
preds: 240 238
succs: 243 242
exec: 0
prob: 50
context: C0.1, attr:


3652 266 L266:
3653 263 if ( (p.761_V$18f->rtstr_V$70_2.1)[2(SI32)] == loop_end_761_V$18e )


BBLOCK 242:
preds: 241 236
succs: 248
exec: 0
prob: 50
context: C0.1, attr:


3651 269 L269:
3646 260 t50 = 0(SI32);


BBLOCK 243:
preds: 241
succs: 244
exec: 0
prob: 50
context: C0.1, attr:


3653 261  ( (SI32) t51 ) = condjump_p( (rtx_def_R_V$1 *)p.761_V$18f );  [UNIX_ABI]


BBLOCK 244:
preds: 243
succs: 246 245
exec: 0
prob: 50
context: C0.1, attr:


3653 500 if ( t51 != 0(SI32) )


BBLOCK 245:
preds: 244
succs: 248
exec: 0
prob: 50
context: C0.1, attr:


3653 501 t50 = 0(SI32);


BBLOCK 246:
preds: 244
succs: 248
exec: 0
prob: 50
context: C0.1, attr:


3653 262 t50 = 1(SI32);


BBLOCK 247:
preds: 240
succs: 248
exec: 0
prob: 50
context: C0.1, attr:


3646 259 t50 = 1(SI32);


BBLOCK 248:
preds: 247 246 245 242
succs: 258 249
exec: 0
prob: 50
context: C0.1, attr:


3651 272 if ( t50 == 0(SI32) )


BBLOCK 249:
preds: 248 232
succs: 250 259
exec: 0
prob: 50
context: C0.1, attr:


3646 273 L273:
3656 258 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 32(SI32) )


BBLOCK 250:
preds: 249
succs: 252 251
exec: 0
prob: 50
context: C0.1, attr:


3661 257 if ( (p.761_V$18f->rtwint_V$6e_2.0)[4(SI32)] == -9(SI32) )


BBLOCK 251:
preds: 250
succs: 253
exec: 0
prob: 50
context: C0.1, attr:


3663 506 goto L507;


BBLOCK 252:
preds: 250
succs: 257 253
exec: 0
prob: 50
context: C0.1, attr:


3661 505 if ( loop_depth.761_V$19d == 0(SI32) )


BBLOCK 253:
preds: 252 251
succs: 256 254
exec: 0
prob: 50
context: C0.1, attr:


3663 507 L507:
3663 256 if ( (p.761_V$18f->rtwint_V$6e_2.0)[4(SI32)] == -4(SI32) )


BBLOCK 254:
preds: 253
succs: 255 259
exec: 0
prob: 50
context: C0.1, attr:


3665 255 if ( (p.761_V$18f->rtwint_V$6e_2.0)[4(SI32)] == -5(SI32) )


BBLOCK 255:
preds: 254
succs: 259
exec: 0
prob: 50
context: C0.1, attr:


3666 254 loop_depth.761_V$19d = loop_depth.761_V$19d - 1(SI32);


BBLOCK 256:
preds: 253
succs: 259
exec: 0
prob: 50
context: C0.1, attr:


3664 253 loop_depth.761_V$19d = loop_depth.761_V$19d + 1(SI32);


BBLOCK 257:
preds: 252
succs: 259
exec: 0
prob: 50
context: C0.1, attr:


3662 252 not_every_iteration.761_V$194 = 0(SI32);


BBLOCK 258:
preds: 248
succs: 259
exec: 0
prob: 50
context: C0.1, attr:


3654 251 not_every_iteration.761_V$194 = 1(SI32);


BBLOCK 259:
preds: 258 257 256 255 254 249
succs: 261
exec: 0
prob: 50
context: C0.1, attr:


3646 616 goto L615;


BBLOCK 260:
preds: 230
succs: 233
exec: 0
prob: 50
context: C0.1, attr:


3651 639 goto L510;


BBLOCK 261:
preds: 259
succs: 262 266
exec: 0
prob: 50
context: C0.1, attr:


3646 615 L615:
3678 279 if ( not_every_iteration.761_V$194 != 0(SI32) )


BBLOCK 262:
preds: 261
succs: 263 266
exec: 0
prob: 50
context: C0.1, attr:


3678 511 if ( EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64) == 31(SI32) )


BBLOCK 263:
preds: 262
succs: 264
exec: 0
prob: 50
context: C0.1, attr:


3679 277  ( (SI32) t53 ) = no_labels_between_p( (rtx_def_R_V$1 *)p.761_V$18f, (rtx_def_R_V$1 *)loop_end_761_V$18e );  [UNIX_ABI]


BBLOCK 264:
preds: 263
succs: 265 266
exec: 0
prob: 50
context: C0.1, attr:


3679 278 if ( t53 != 0(SI32) )


BBLOCK 265:
preds: 264
succs: 266
exec: 0
prob: 50
context: C0.1, attr:


3680 276 not_every_iteration.761_V$194 = 0(SI32);


BBLOCK 266:
preds: 265 264 262 261 193
succs: 178
exec: 0
prob: 50
context: C0.1, attr:


3688   5 L5:
3541 513 goto L514;


BBLOCK 267:
preds: 186 183 180 178
succs: 268
exec: 0
prob: 50
context: C0.1, attr:


3688   4 L4:
3688 281  ( (I32) t54 ) = loop_iterations( (rtx_def_R_V$1 *)loop_start_761_V$18d, (rtx_def_R_V$1 *)loop_end_761_V$18e );  [UNIX_ABI]


BBLOCK 268:
preds: 267
succs: 269
exec: 0
prob: 50
context: C0.1, attr:


3688 282 loop_n_iterations_V$2f = t54;
3695 283 bl.761_V$196 = loop_iv_list_V$54;


BBLOCK 269:
preds: 276 268
succs: 270 277
exec: 0
prob: 50
context: C0.1, attr:


3695 521 L521:
3695 519 if ( bl.761_V$196 != 0(I32) )


BBLOCK 270:
preds: 269
succs: 271
exec: 0
prob: 50
context: C0.1, attr:


3699 284 v.790_V$1e0 = bl.761_V$196->giv_V$1c1;


BBLOCK 271:
preds: 275 270
succs: 272 276
exec: 0
prob: 50
context: C0.1, attr:


3699 518 L518:
3699 516 if ( v.790_V$1e0 != 0(I32) )


BBLOCK 272:
preds: 271
succs: 273 275
exec: 0
prob: 50
context: C0.1, attr:


3700 286 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(v.790_V$1e0->_BFA__V$1ab) & 1(I32)) >> 0(I32)) == 0(SI32) )


BBLOCK 273:
preds: 272
succs: 274 275
exec: 0
prob: 50
context: C0.1, attr:


3700 515 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(v.790_V$1e0->_BFA__V$1ab) & 2(I32)) >> 1(I32)) == 0(SI32) )


BBLOCK 274:
preds: 273
succs: 275
exec: 0
prob: 50
context: C0.1, attr:


3701 285 check_final_value( (induction_R_V$5 *)v.790_V$1e0, (rtx_def_R_V$1 *)loop_start_761_V$18d, (rtx_def_R_V$1 *)loop_end_761_V$18e );  [UNIX_ABI]


BBLOCK 275:
preds: 274 273 272
succs: 271
exec: 0
prob: 50
context: C0.1, attr:


3699 287 v.790_V$1e0 = v.790_V$1e0->next_iv_V$1b6;
3699 517 goto L518;


BBLOCK 276:
preds: 271
succs: 269
exec: 0
prob: 50
context: C0.1, attr:


3695 289 bl.761_V$196 = bl.761_V$196->next_V$1c5;
3695 520 goto L521;


BBLOCK 277:
preds: 269
succs: 278
exec: 0
prob: 50
context: C0.1, attr:


3707 291  ( (SI32) t55 ) = check_dbra_loop( (rtx_def_R_V$1 *)loop_end_761_V$18e, (SI32) insn_count_761_V$18c, (rtx_def_R_V$1 *)loop_start_761_V$18d );  [UNIX_ABI]


BBLOCK 278:
preds: 277
succs: 279
exec: 0
prob: 50
context: C0.1, attr:


3710 292  ( (void *)t56 ) = _alloca{ic=_ALLOCA}( (I32) EXPR_CONV.SI32.I32(max_reg_before_loop_V$3e) * (EXPR_SIZEOF.I32(4(I32), P32.rtx_def_R_V$1)) );  [UNIX_ABI]
3710 293 reg_map.761_V$199 = t56;
3711 294  ( (void *)t57 ) = memset{ic=MEMSET}( (void *)reg_map.761_V$199, (SI32) 0(SI32), (I32) EXPR_CONV.SI32.I32(max_reg_before_loop_V$3e) * (EXPR_SIZEOF.I32(4(I32), P32.rtx_def_R_V$1)) );  [UNIX_ABI]


BBLOCK 279:
preds: 278
succs: 280
exec: 0
prob: 50
context: C0.1, attr:


3716 295 bl.761_V$196 = loop_iv_list_V$54;


BBLOCK 280:
preds: 409 279
succs: 281 410
exec: 0
prob: 50
context: C0.1, attr:


3716 571 L571:
3716 569 if ( bl.761_V$196 != 0(I32) )


BBLOCK 281:
preds: 280
succs: 284 282
exec: 0
prob: 50
context: C0.1, attr:


3721 296 final_value.791_V$1e4 = 0(I32);
3739 322 if ( (loop_end_761_V$18e->rtwint_V$6e_2.0)[0(SI32)] < max_uid_for_loop_V$26 )


BBLOCK 282:
preds: 281
succs:
exec: 0
prob: 50
context: C0.1, attr:


3739 319 abort{ic=ABORT}(  );  [UNIX_ABI]


BBLOCK 283:
preds:
succs: 285
exec: 0
prob: 50
context: C0.1, attr:


3739 321 t65 = -1(SI32);


BBLOCK 284:
preds: 281
succs: 285
exec: 0
prob: 50
context: C0.1, attr:


3739 320 t65 = *((SI32*) (uid_luid_V$24 + (loop_end_761_V$18e->rtwint_V$6e_2.0)[0(SI32)] * 4(I32)));


BBLOCK 285:
preds: 284 283
succs: 287 286
exec: 0
prob: 50
context: C0.1, attr:


3739 324 if ( *((SI32*) (uid_luid_V$24 + *((SI32*) (regno_last_uid_V$1a + bl.761_V$196->regno_V$1bd * 4(I32))) * 4(I32))) < t65 )


BBLOCK 286:
preds: 285
succs: 288
exec: 0
prob: 50
context: C0.1, attr:


3739 529 goto L530;


BBLOCK 287:
preds: 285
succs: 289 288
exec: 0
prob: 50
context: C0.1, attr:


3739 528 if ( bl.761_V$196->init_insn_V$1c6 != 0(I32) )


BBLOCK 288:
preds: 287 286
succs: 290
exec: 0
prob: 50
context: C0.1, attr:


3739 530 L530:
3739 526 goto L527;


BBLOCK 289:
preds: 287
succs: 291 290
exec: 0
prob: 50
context: C0.1, attr:


3739 525 if ( ((bl.761_V$196->init_insn_V$1c6)->rtwint_V$6e_2.0)[0(SI32)] < max_uid_for_loop_V$26 )


BBLOCK 290:
preds: 289 288
succs: 301
exec: 0
prob: 50
context: C0.1, attr:


3739 527 L527:
3739 323 goto L310;


BBLOCK 291:
preds: 289
succs: 294 292
exec: 0
prob: 50
context: C0.1, attr:


3742 316 if ( ((bl.761_V$196->init_insn_V$1c6)->rtwint_V$6e_2.0)[0(SI32)] < max_uid_for_loop_V$26 )


BBLOCK 292:
preds: 291
succs:
exec: 0
prob: 50
context: C0.1, attr:


3742 313 abort{ic=ABORT}(  );  [UNIX_ABI]


BBLOCK 293:
preds:
succs: 295
exec: 0
prob: 50
context: C0.1, attr:


3742 315 t64 = -1(SI32);


BBLOCK 294:
preds: 291
succs: 295
exec: 0
prob: 50
context: C0.1, attr:


3742 314 t64 = *((SI32*) (uid_luid_V$24 + ((bl.761_V$196->init_insn_V$1c6)->rtwint_V$6e_2.0)[0(SI32)] * 4(I32)));


BBLOCK 295:
preds: 294 293
succs: 297 296
exec: 0
prob: 50
context: C0.1, attr:


3742 318 if ( *((SI32*) (uid_luid_V$24 + *((SI32*) (regno_first_uid_V$19 + bl.761_V$196->regno_V$1bd * 4(I32))) * 4(I32))) >= t64 )


BBLOCK 296:
preds: 295
succs: 301
exec: 0
prob: 50
context: C0.1, attr:


3742 317 goto L310;


BBLOCK 297:
preds: 295
succs: 299 298
exec: 0
prob: 50
context: C0.1, attr:


3744 312 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(bl.761_V$196->_BFA__V$1c8) & 4(I32)) >> 2(I32)) == 0(SI32) )


BBLOCK 298:
preds: 297
succs: 301
exec: 0
prob: 50
context: C0.1, attr:


3744 311 goto L310;


BBLOCK 299:
preds: 297
succs: 300
exec: 0
prob: 50
context: C0.1, attr:


3746 306  ( (SI32) t63 ) = reg_mentioned_p( (rtx_def_R_V$1 *)(bl.761_V$196->biv_V$1bf)->dest_reg_V$1a3, (rtx_def_R_V$1 *)((bl.761_V$196->init_set_V$1c7)->rtstr_V$70_2.1)[1(SI32)] );  [UNIX_ABI]


BBLOCK 300:
preds: 299
succs: 310 301
exec: 0
prob: 50
context: C0.1, attr:


3746 309 if ( t63 == 0(SI32) )


BBLOCK 301:
preds: 300 298 296 290
succs: 302
exec: 0
prob: 50
context: C0.1, attr:


3744 310 L310:
3747 302  ( (rtx_def_R_V$1 *)t61 ) = final_biv_value( (iv_class_R_V$4 *)bl.761_V$196, (rtx_def_R_V$1 *)loop_start_761_V$18d, (rtx_def_R_V$1 *)loop_end_761_V$18e );  [UNIX_ABI]


BBLOCK 302:
preds: 301
succs: 304 303
exec: 0
prob: 50
context: C0.1, attr:


3747 303 t62 = t61;
3747 304 final_value.791_V$1e4 = t62;
3747 305 if ( t62 != 0(I32) )


BBLOCK 303:
preds: 302
succs: 305
exec: 0
prob: 50
context: C0.1, attr:


3756 523 goto L524;


BBLOCK 304:
preds: 302
succs: 308 305
exec: 0
prob: 50
context: C0.1, attr:


3747 522 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(bl.761_V$196->_BFA__V$1c8) & 4(I32)) >> 2(I32)) == 0(SI32) )


BBLOCK 305:
preds: 304 303
succs: 306 311
exec: 0
prob: 50
context: C0.1, attr:


3756 524 L524:
3756 301 if ( loop_dump_stream_V$4e != 0(I32) )


BBLOCK 306:
preds: 305
succs: 307
exec: 0
prob: 50
context: C0.1, attr:


3758 299  ( (SI32) t59 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.28_V$1e6, (SI32) bl.761_V$196->regno_V$1bd );  [UNIX_ABI]


BBLOCK 307:
preds: 306
succs: 311
exec: 0
prob: 50
context: C0.1, attr:


3761 300  ( (SI32) t60 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.29_V$1e8, (SI32) *((SI32*) (regno_first_uid_V$19 + bl.761_V$196->regno_V$1bd * 4(I32))), (SI32) *((SI32*) (regno_last_uid_V$1a + bl.761_V$196->regno_V$1bd * 4(I32))) );  [UNIX_ABI]


BBLOCK 308:
preds: 310 304
succs: 309
exec: 0
prob: 50
context: C0.1, attr:


3746 307 L307:
3752 297  ( (SI32) t58 ) = maybe_eliminate_biv( (iv_class_R_V$4 *)bl.761_V$196, (rtx_def_R_V$1 *)loop_start_761_V$18d, (rtx_def_R_V$1 *)end_761_V$18a, (SI32) 0(SI32), (SI32) threshold.761_V$198, (SI32) insn_count_761_V$18c );  [UNIX_ABI]


BBLOCK 309:
preds: 308
succs: 311
exec: 0
prob: 50
context: C0.1, attr:


3752 298 bl.761_V$196->_BFA__V$1c8 = EXPR_CONV.I32.I8(EXPR_CONV.I8.I32(bl.761_V$196->_BFA__V$1c8) & ~2(I32) | (EXPR_CONV.SI32.I32(t58) & 1(I32)) << 1(I32));


BBLOCK 310:
preds: 300
succs: 308
exec: 0
prob: 50
context: C0.1, attr:


3746 308 goto L307;


BBLOCK 311:
preds: 309 307 305
succs: 312
exec: 0
prob: 50
context: C0.1, attr:


3769 325 combine_givs( (iv_class_R_V$4 *)bl.761_V$196 );  [UNIX_ABI]


BBLOCK 312:
preds: 311
succs: 313
exec: 0
prob: 50
context: C0.1, attr:


3774 326 all_reduced.791_V$1e3 = 1(SI32);
3778 327 v.791_V$1e1 = bl.761_V$196->giv_V$1c1;


BBLOCK 313:
preds: 338 312
succs: 314 339
exec: 0
prob: 50
context: C0.1, attr:


3778 544 L544:
3778 542 if ( v.791_V$1e1 != 0(I32) )


BBLOCK 314:
preds: 313
succs: 317 315
exec: 0
prob: 50
context: C0.1, attr:


3782 329 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(v.791_V$1e1->_BFA__V$1ab) & 4(I32)) >> 2(I32)) != 0(SI32) )


BBLOCK 315:
preds: 314
succs: 316 318
exec: 0
prob: 50
context: C0.1, attr:


3782 531 if ( v.791_V$1e1->same_V$1b7 != 0(I32) )


BBLOCK 316:
preds: 317 315
succs: 338
exec: 0
prob: 50
context: C0.1, attr:


3783 533 L533:
3783 328 goto L6;


BBLOCK 317:
preds: 314
succs: 316
exec: 0
prob: 50
context: C0.1, attr:


3783 532 goto L533;


BBLOCK 318:
preds: 315
succs: 319 322
exec: 0
prob: 50
context: C0.1, attr:


3785 330 benefit.791_V$1e2 = v.791_V$1e1->benefit_V$1a9;
3797 332 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(v.791_V$1e1->_BFA__V$1ab) & 1(I32)) >> 0(I32)) == 0(SI32) )


BBLOCK 319:
preds: 318
succs: 320 322
exec: 0
prob: 50
context: C0.1, attr:


3797 535 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(bl.761_V$196->_BFA__V$1c8) & 2(I32)) >> 1(I32)) == 0(SI32) )


BBLOCK 320:
preds: 319
succs: 321 322
exec: 0
prob: 50
context: C0.1, attr:


3797 534 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32((v.791_V$1e1->dest_reg_V$1a3)->_BFA__V$66) & 8(I32)) >> 3(I32)) != 0(SI32) )


BBLOCK 321:
preds: 320
succs: 322
exec: 0
prob: 50
context: C0.1, attr:


3799 331 benefit.791_V$1e2 = benefit.791_V$1e2 - copy_cost_V$50;


BBLOCK 322:
preds: 321 320 319 318
succs: 324 323
exec: 0
prob: 50
context: C0.1, attr:


3803 333 benefit.791_V$1e2 = benefit.791_V$1e2 - add_cost_V$4f * bl.761_V$196->biv_count_V$1be;
3822 349 if ( v.791_V$1e1->lifetime_V$1b3 * threshold.761_V$198 * benefit.791_V$1e2 < insn_count_761_V$18c )


BBLOCK 323:
preds: 322
succs: 325
exec: 0
prob: 50
context: C0.1, attr:


3838 540 goto L541;


BBLOCK 324:
preds: 322
succs: 335 325
exec: 0
prob: 50
context: C0.1, attr:


3822 539 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(bl.761_V$196->_BFA__V$1c8) & 8(I32)) >> 3(I32)) == 0(SI32) )


BBLOCK 325:
preds: 324 323
succs: 326
exec: 0
prob: 50
context: C0.1, attr:


3838 541 L541:
3838 338 tv.794_V$1e9 = bl.761_V$196->biv_V$1bf;


BBLOCK 326:
preds: 333 325
succs: 327 334
exec: 0
prob: 50
context: C0.1, attr:


3838 538 L538:
3838 536 if ( tv.794_V$1e9 != 0(I32) )


BBLOCK 327:
preds: 326
succs: 328 333
exec: 0
prob: 50
context: C0.1, attr:


3839 346 if ( tv.794_V$1e9->mult_val_V$1a7 == const1_rtx_V$e )


BBLOCK 328:
preds: 327
succs: 329
exec: 0
prob: 50
context: C0.1, attr:


3840 344  ( (SI32) t68 ) = product_cheap_p( (rtx_def_R_V$1 *)tv.794_V$1e9->add_val_V$1a8, (rtx_def_R_V$1 *)v.791_V$1e1->mult_val_V$1a7 );  [UNIX_ABI]


BBLOCK 329:
preds: 328
succs: 330 333
exec: 0
prob: 50
context: C0.1, attr:


3840 345 if ( t68 == 0(SI32) )


BBLOCK 330:
preds: 329
succs: 331 332
exec: 0
prob: 50
context: C0.1, attr:


3842 340 if ( loop_dump_stream_V$4e != 0(I32) )


BBLOCK 331:
preds: 330
succs: 332
exec: 0
prob: 50
context: C0.1, attr:


3843 339  ( (SI32) t67 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.31_V$1ec, (SI32) ((v.791_V$1e1->insn_V$19f)->rtwint_V$6e_2.0)[0(SI32)] );  [UNIX_ABI]


BBLOCK 332:
preds: 331 330
succs: 334
exec: 0
prob: 50
context: C0.1, attr:


3846 341 v.791_V$1e1->_BFA__V$1ab = EXPR_CONV.I32.I8(EXPR_CONV.I8.I32(v.791_V$1e1->_BFA__V$1ab) & ~4(I32) | (1(I32) & 1(I32)) << 2(I32));
3847 342 all_reduced.791_V$1e3 = 0(SI32);
3848 343 goto L7;


BBLOCK 333:
preds: 329 327
succs: 326
exec: 0
prob: 50
context: C0.1, attr:


3838 347 tv.794_V$1e9 = tv.794_V$1e9->next_iv_V$1b6;
3838 537 goto L538;


BBLOCK 334:
preds: 332 326
succs: 338
exec: 0
prob: 50
context: C0.1, attr:


3850   7 L7:


BBLOCK 335:
preds: 324
succs: 336 337
exec: 0
prob: 50
context: C0.1, attr:


3825 335 if ( loop_dump_stream_V$4e != 0(I32) )


BBLOCK 336:
preds: 335
succs: 337
exec: 0
prob: 50
context: C0.1, attr:


3826 334  ( (SI32) t66 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.30_V$1eb, (SI32) ((v.791_V$1e1->insn_V$19f)->rtwint_V$6e_2.0)[0(SI32)], (SI32) v.791_V$1e1->lifetime_V$1b3 * threshold.761_V$198 * benefit.791_V$1e2, (SI32) insn_count_761_V$18c );  [UNIX_ABI]


BBLOCK 337:
preds: 336 335
succs: 338
exec: 0
prob: 50
context: C0.1, attr:


3830 336 v.791_V$1e1->_BFA__V$1ab = EXPR_CONV.I32.I8(EXPR_CONV.I8.I32(v.791_V$1e1->_BFA__V$1ab) & ~4(I32) | (1(I32) & 1(I32)) << 2(I32));
3831 337 all_reduced.791_V$1e3 = 0(SI32);


BBLOCK 338:
preds: 337 334 316
succs: 313
exec: 0
prob: 50
context: C0.1, attr:


3855   6 L6:
3778 350 v.791_V$1e1 = v.791_V$1e1->next_iv_V$1b6;
3778 543 goto L544;


BBLOCK 339:
preds: 313
succs: 340
exec: 0
prob: 50
context: C0.1, attr:


3855 352 v.791_V$1e1 = bl.761_V$196->giv_V$1c1;


BBLOCK 340:
preds: 351 339
succs: 341 352
exec: 0
prob: 50
context: C0.1, attr:


3855 551 L551:
3855 549 if ( v.791_V$1e1 != 0(I32) )


BBLOCK 341:
preds: 340
succs: 342 351
exec: 0
prob: 50
context: C0.1, attr:


3858 362 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(v.791_V$1e1->_BFA__V$1ab) & 4(I32)) >> 2(I32)) == 0(SI32) )


BBLOCK 342:
preds: 341
succs: 343 351
exec: 0
prob: 50
context: C0.1, attr:


3858 548 if ( v.791_V$1e1->same_V$1b7 == 0(I32) )


BBLOCK 343:
preds: 342
succs: 344
exec: 0
prob: 50
context: C0.1, attr:


3860 353  ( (rtx_def_R_V$1 *)t69 ) = gen_reg_rtx( (I32) v.791_V$1e1->mode_V$1a5 );  [UNIX_ABI]


BBLOCK 344:
preds: 343
succs: 345
exec: 0
prob: 50
context: C0.1, attr:


3860 354 v.791_V$1e1->new_reg_V$1a0 = t69;
3864 355 tv.798_V$1ed = bl.761_V$196->biv_V$1bf;


BBLOCK 345:
preds: 349 344
succs: 346 350
exec: 0
prob: 50
context: C0.1, attr:


3864 547 L547:
3864 545 if ( tv.798_V$1ed != 0(I32) )


BBLOCK 346:
preds: 345
succs: 348 347
exec: 0
prob: 50
context: C0.1, attr:


3866 358 if ( tv.798_V$1ed->mult_val_V$1a7 == const1_rtx_V$e )


BBLOCK 347:
preds: 346
succs: 349
exec: 0
prob: 50
context: C0.1, attr:


3872 357 emit_iv_add_mult( (rtx_def_R_V$1 *)tv.798_V$1ed->add_val_V$1a8, (rtx_def_R_V$1 *)v.791_V$1e1->mult_val_V$1a7, (rtx_def_R_V$1 *)v.791_V$1e1->add_val_V$1a8, (rtx_def_R_V$1 *)v.791_V$1e1->new_reg_V$1a0, (rtx_def_R_V$1 *)tv.798_V$1ed->insn_V$19f );  [UNIX_ABI]


BBLOCK 348:
preds: 346
succs: 349
exec: 0
prob: 50
context: C0.1, attr:


3867 356 emit_iv_add_mult( (rtx_def_R_V$1 *)tv.798_V$1ed->add_val_V$1a8, (rtx_def_R_V$1 *)v.791_V$1e1->mult_val_V$1a7, (rtx_def_R_V$1 *)v.791_V$1e1->new_reg_V$1a0, (rtx_def_R_V$1 *)v.791_V$1e1->new_reg_V$1a0, (rtx_def_R_V$1 *)tv.798_V$1ed->insn_V$19f );  [UNIX_ABI]


BBLOCK 349:
preds: 348 347
succs: 345
exec: 0
prob: 50
context: C0.1, attr:


3864 359 tv.798_V$1ed = tv.798_V$1ed->next_iv_V$1b6;
3864 546 goto L547;


BBLOCK 350:
preds: 345
succs: 351
exec: 0
prob: 50
context: C0.1, attr:


3878 361 emit_iv_add_mult( (rtx_def_R_V$1 *)bl.761_V$196->initial_value_V$1c3, (rtx_def_R_V$1 *)v.791_V$1e1->mult_val_V$1a7, (rtx_def_R_V$1 *)v.791_V$1e1->add_val_V$1a8, (rtx_def_R_V$1 *)v.791_V$1e1->new_reg_V$1a0, (rtx_def_R_V$1 *)loop_start_761_V$18d );  [UNIX_ABI]


BBLOCK 351:
preds: 350 342 341
succs: 340
exec: 0
prob: 50
context: C0.1, attr:


3855 363 v.791_V$1e1 = v.791_V$1e1->next_iv_V$1b6;
3855 550 goto L551;


BBLOCK 352:
preds: 340
succs: 353
exec: 0
prob: 50
context: C0.1, attr:


3893 365 v.791_V$1e1 = bl.761_V$196->giv_V$1c1;


BBLOCK 353:
preds: 389 352
succs: 354 390
exec: 0
prob: 50
context: C0.1, attr:


3893 562 L562:
3893 560 if ( v.791_V$1e1 != 0(I32) )


BBLOCK 354:
preds: 353
succs: 355 357
exec: 0
prob: 50
context: C0.1, attr:


3895 367 if ( v.791_V$1e1->same_V$1b7 != 0(I32) )


BBLOCK 355:
preds: 354
succs: 356 357
exec: 0
prob: 50
context: C0.1, attr:


3895 552 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32((v.791_V$1e1->same_V$1b7)->_BFA__V$1ab) & 4(I32)) >> 2(I32)) != 0(SI32) )


BBLOCK 356:
preds: 355
succs: 357
exec: 0
prob: 50
context: C0.1, attr:


3896 366 v.791_V$1e1->_BFA__V$1ab = EXPR_CONV.I32.I8(EXPR_CONV.I8.I32(v.791_V$1e1->_BFA__V$1ab) & ~4(I32) | (1(I32) & 1(I32)) << 2(I32));


BBLOCK 357:
preds: 356 355 354
succs: 358 359
exec: 0
prob: 50
context: C0.1, attr:


3898 369 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(v.791_V$1e1->_BFA__V$1ab) & 4(I32)) >> 2(I32)) != 0(SI32) )


BBLOCK 358:
preds: 357
succs: 389
exec: 0
prob: 50
context: C0.1, attr:


3899 368 goto L8;


BBLOCK 359:
preds: 357
succs: 360 366
exec: 0
prob: 50
context: C0.1, attr:


3901 375 if ( v.791_V$1e1->giv_type_V$1a2 == 1(I32) )


BBLOCK 360:
preds: 359
succs: 361 366
exec: 0
prob: 50
context: C0.1, attr:


3901 556 if ( *((SI32*) (regno_first_uid_V$19 + ((v.791_V$1e1->dest_reg_V$1a3)->rtwint_V$6e_2.0)[0(SI32)] * 4(I32))) == ((v.791_V$1e1->insn_V$19f)->rtwint_V$6e_2.0)[0(SI32)] )


BBLOCK 361:
preds: 360
succs: 362
exec: 0
prob: 50
context: C0.1, attr:


3906 370 v1.802_V$1ee = bl.761_V$196->giv_V$1c1;


BBLOCK 362:
preds: 365 361
succs: 363 366
exec: 0
prob: 50
context: C0.1, attr:


3906 555 L555:
3906 553 if ( v1.802_V$1ee != 0(I32) )


BBLOCK 363:
preds: 362
succs: 364 365
exec: 0
prob: 50
context: C0.1, attr:


3907 372 if ( *((SI32*) (regno_last_uid_V$1a + ((v.791_V$1e1->dest_reg_V$1a3)->rtwint_V$6e_2.0)[0(SI32)] * 4(I32))) == ((v1.802_V$1ee->insn_V$19f)->rtwint_V$6e_2.0)[0(SI32)] )


BBLOCK 364:
preds: 363
succs: 365
exec: 0
prob: 50
context: C0.1, attr:


3908 371 v.791_V$1e1->_BFA__V$1ab = EXPR_CONV.I32.I8(EXPR_CONV.I8.I32(v.791_V$1e1->_BFA__V$1ab) & ~128(I32) | (1(I32) & 1(I32)) << 7(I32));


BBLOCK 365:
preds: 364 363
succs: 362
exec: 0
prob: 50
context: C0.1, attr:


3906 373 v1.802_V$1ee = v1.802_V$1ee->next_iv_V$1b6;
3906 554 goto L555;


BBLOCK 366:
preds: 362 360 359
succs: 367 369
exec: 0
prob: 50
context: C0.1, attr:


3913 378 if ( v.791_V$1e1->same_V$1b7 != 0(I32) )


BBLOCK 367:
preds: 366
succs: 368
exec: 0
prob: 50
context: C0.1, attr:


3914 376  ( (rtx_def_R_V$1 *)t70 ) = replace_rtx( (rtx_def_R_V$1 *)v.791_V$1e1->new_reg_V$1a0, (rtx_def_R_V$1 *)(v.791_V$1e1->same_V$1b7)->dest_reg_V$1a3, (rtx_def_R_V$1 *)(v.791_V$1e1->same_V$1b7)->new_reg_V$1a0 );  [UNIX_ABI]


BBLOCK 368:
preds: 367
succs: 369
exec: 0
prob: 50
context: C0.1, attr:


3914 377 v.791_V$1e1->new_reg_V$1a0 = t70;


BBLOCK 369:
preds: 368 366
succs: 374 370
exec: 0
prob: 50
context: C0.1, attr:


3917 384 if ( v.791_V$1e1->giv_type_V$1a2 == 0(I32) )


BBLOCK 370:
preds: 369
succs: 373 371
exec: 0
prob: 50
context: C0.1, attr:


3921 383 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(v.791_V$1e1->_BFA__V$1ab) & 1(I32)) >> 0(I32)) != 0(SI32) )


BBLOCK 371:
preds: 370
succs: 372
exec: 0
prob: 50
context: C0.1, attr:


3947 381  ( (rtx_def_R_V$1 *)t72 ) = gen_move_insn( (rtx_def_R_V$1 *)v.791_V$1e1->dest_reg_V$1a3, (rtx_def_R_V$1 *)v.791_V$1e1->new_reg_V$1a0 );  [UNIX_ABI]


BBLOCK 372:
preds: 371
succs: 375
exec: 0
prob: 50
context: C0.1, attr:


3947 382  ( (rtx_def_R_V$1 *)t73 ) = emit_insn_after( (rtx_def_R_V$1 *)t72, (rtx_def_R_V$1 *)v.791_V$1e1->insn_V$19f );  [UNIX_ABI]


BBLOCK 373:
preds: 370
succs: 375
exec: 0
prob: 50
context: C0.1, attr:


3923 380 *((P32.rtx_def_R_V$1*) (reg_map.761_V$199 + ((v.791_V$1e1->dest_reg_V$1a3)->rtwint_V$6e_2.0)[0(SI32)] * 4(I32))) = v.791_V$1e1->new_reg_V$1a0;


BBLOCK 374:
preds: 369
succs: 375
exec: 0
prob: 50
context: C0.1, attr:


3920 379  ( (SI32) t71 ) = validate_change( (rtx_def_R_V$1 *)v.791_V$1e1->insn_V$19f, (P32 *)v.791_V$1e1->location_V$1a4, (rtx_def_R_V$1 *)v.791_V$1e1->new_reg_V$1a0, (SI32) 0(SI32) );  [UNIX_ABI]


BBLOCK 375:
preds: 374 373 372
succs: 377 376
exec: 0
prob: 50
context: C0.1, attr:


3956 392 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(bl.761_V$196->_BFA__V$1c8) & 8(I32)) >> 3(I32)) != 0(SI32) )


BBLOCK 376:
preds: 375
succs: 378
exec: 0
prob: 50
context: C0.1, attr:


3959 558 goto L559;


BBLOCK 377:
preds: 375
succs: 384 378
exec: 0
prob: 50
context: C0.1, attr:


3956 557 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(v.791_V$1e1->_BFA__V$1ab) & 1(I32)) >> 0(I32)) == 0(SI32) )


BBLOCK 378:
preds: 377 376
succs: 379 385
exec: 0
prob: 50
context: C0.1, attr:


3959 559 L559:
3959 391 if ( v.791_V$1e1->final_value_V$1aa != 0(I32) )


BBLOCK 379:
preds: 378
succs: 381 380
exec: 0
prob: 50
context: C0.1, attr:


3967 388 if ( *((SI32*) (loop_number_exit_count_V$2e + *((SI32*) (uid_loop_num_V$25 + (loop_start_761_V$18d->rtwint_V$6e_2.0)[0(SI32)] * 4(I32))) * 4(I32))) != 0(SI32) )


BBLOCK 380:
preds: 379
succs: 382
exec: 0
prob: 50
context: C0.1, attr:


3970 387 insert_before.805_V$1ef = end_insert_before.761_V$19c;


BBLOCK 381:
preds: 379
succs: 382
exec: 0
prob: 50
context: C0.1, attr:


3968 386 insert_before.805_V$1ef = loop_start_761_V$18d;


BBLOCK 382:
preds: 381 380
succs: 383
exec: 0
prob: 50
context: C0.1, attr:


3971 389  ( (rtx_def_R_V$1 *)t74 ) = gen_move_insn( (rtx_def_R_V$1 *)v.791_V$1e1->dest_reg_V$1a3, (rtx_def_R_V$1 *)v.791_V$1e1->final_value_V$1aa );  [UNIX_ABI]


BBLOCK 383:
preds: 382
succs: 385
exec: 0
prob: 50
context: C0.1, attr:


3971 390  ( (rtx_def_R_V$1 *)t75 ) = emit_insn_before( (rtx_def_R_V$1 *)t74, (rtx_def_R_V$1 *)insert_before.805_V$1ef );  [UNIX_ABI]


BBLOCK 384:
preds: 377
succs: 385
exec: 0
prob: 50
context: C0.1, attr:


3957 385 emit_iv_add_mult( (rtx_def_R_V$1 *)bl.761_V$196->initial_value_V$1c3, (rtx_def_R_V$1 *)v.791_V$1e1->mult_val_V$1a7, (rtx_def_R_V$1 *)v.791_V$1e1->add_val_V$1a8, (rtx_def_R_V$1 *)v.791_V$1e1->dest_reg_V$1a3, (rtx_def_R_V$1 *)end_insert_before.761_V$19c );  [UNIX_ABI]


BBLOCK 385:
preds: 384 383 378
succs: 386 389
exec: 0
prob: 50
context: C0.1, attr:


3989 396 if ( loop_dump_stream_V$4e != 0(I32) )


BBLOCK 386:
preds: 385
succs: 387
exec: 0
prob: 50
context: C0.1, attr:


3991 393  ( (SI32) t76 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.32_V$1f0, (SI32) ((v.791_V$1e1->insn_V$19f)->rtwint_V$6e_2.0)[0(SI32)] );  [UNIX_ABI]


BBLOCK 387:
preds: 386
succs: 388
exec: 0
prob: 50
context: C0.1, attr:


3993 394  ( (SI32) t77 ) = print_rtl( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (rtx_def_R_V$1 *)v.791_V$1e1->new_reg_V$1a0 );  [UNIX_ABI]


BBLOCK 388:
preds: 387
succs: 389
exec: 0
prob: 50
context: C0.1, attr:


3994 395  ( (SI32) t78 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.17_V$12b );  [UNIX_ABI]


BBLOCK 389:
preds: 388 385 358
succs: 353
exec: 0
prob: 50
context: C0.1, attr:


4012   8 L8:
3893 397 v.791_V$1e1 = v.791_V$1e1->next_iv_V$1b6;
3893 561 goto L562;


BBLOCK 390:
preds: 353
succs: 391
exec: 0
prob: 50
context: C0.1, attr:


4012 399 v.791_V$1e1 = bl.761_V$196->giv_V$1c1;


BBLOCK 391:
preds: 395 390
succs: 392 396
exec: 0
prob: 50
context: C0.1, attr:


4012 566 L566:
4012 564 if ( v.791_V$1e1 != 0(I32) )


BBLOCK 392:
preds: 391
succs: 393 395
exec: 0
prob: 50
context: C0.1, attr:


4013 401 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(v.791_V$1e1->_BFA__V$1ab) & 128(I32)) >> 7(I32)) == 0(SI32) )


BBLOCK 393:
preds: 392
succs: 394 395
exec: 0
prob: 50
context: C0.1, attr:


4013 563 if ( v.791_V$1e1->same_V$1b7 != 0(I32) )


BBLOCK 394:
preds: 393
succs: 395
exec: 0
prob: 50
context: C0.1, attr:


4014 400 (v.791_V$1e1->same_V$1b7)->_BFA__V$1ab = EXPR_CONV.I32.I8(EXPR_CONV.I8.I32((v.791_V$1e1->same_V$1b7)->_BFA__V$1ab) & ~128(I32) | (0(I32) & 1(I32)) << 7(I32));


BBLOCK 395:
preds: 394 393 392
succs: 391
exec: 0
prob: 50
context: C0.1, attr:


4012 402 v.791_V$1e1 = v.791_V$1e1->next_iv_V$1b6;
4012 565 goto L566;


BBLOCK 396:
preds: 391
succs: 397 409
exec: 0
prob: 50
context: C0.1, attr:


4034 414 if ( all_reduced.791_V$1e3 == 1(SI32) )


BBLOCK 397:
preds: 396
succs: 398 409
exec: 0
prob: 50
context: C0.1, attr:


4034 568 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(bl.761_V$196->_BFA__V$1c8) & 2(I32)) >> 1(I32)) != 0(SI32) )


BBLOCK 398:
preds: 397
succs: 399
exec: 0
prob: 50
context: C0.1, attr:


4035 412  ( (SI32) t82 ) = maybe_eliminate_biv( (iv_class_R_V$4 *)bl.761_V$196, (rtx_def_R_V$1 *)loop_start_761_V$18d, (rtx_def_R_V$1 *)end_761_V$18a, (SI32) 1(SI32), (SI32) threshold.761_V$198, (SI32) insn_count_761_V$18c );  [UNIX_ABI]


BBLOCK 399:
preds: 398
succs: 400 409
exec: 0
prob: 50
context: C0.1, attr:


4035 413 if ( t82 != 0(SI32) )


BBLOCK 400:
preds: 399
succs: 401 407
exec: 0
prob: 50
context: C0.1, attr:


4051 409 if ( final_value.791_V$1e4 != 0(I32) )


BBLOCK 401:
preds: 400
succs: 402 407
exec: 0
prob: 50
context: C0.1, attr:


4051 567 if ( EXPR_CONV.I32.SI32((EXPR_CONV.I8.I32(bl.761_V$196->_BFA__V$1c8) & 8(I32)) >> 3(I32)) == 0(SI32) )


BBLOCK 402:
preds: 401
succs: 404 403
exec: 0
prob: 50
context: C0.1, attr:


4059 406 if ( *((SI32*) (loop_number_exit_count_V$2e + *((SI32*) (uid_loop_num_V$25 + (loop_start_761_V$18d->rtwint_V$6e_2.0)[0(SI32)] * 4(I32))) * 4(I32))) != 0(SI32) )


BBLOCK 403:
preds: 402
succs: 405
exec: 0
prob: 50
context: C0.1, attr:


4062 405 insert_before.808_V$1f1 = end_insert_before.761_V$19c;


BBLOCK 404:
preds: 402
succs: 405
exec: 0
prob: 50
context: C0.1, attr:


4060 404 insert_before.808_V$1f1 = loop_start_761_V$18d;


BBLOCK 405:
preds: 404 403
succs: 406
exec: 0
prob: 50
context: C0.1, attr:


4064 407  ( (rtx_def_R_V$1 *)t79 ) = gen_move_insn( (rtx_def_R_V$1 *)(bl.761_V$196->biv_V$1bf)->dest_reg_V$1a3, (rtx_def_R_V$1 *)final_value.791_V$1e4 );  [UNIX_ABI]


BBLOCK 406:
preds: 405
succs: 407
exec: 0
prob: 50
context: C0.1, attr:


4064 408  ( (rtx_def_R_V$1 *)t80 ) = emit_insn_before( (rtx_def_R_V$1 *)t79, (rtx_def_R_V$1 *)end_insert_before.761_V$19c );  [UNIX_ABI]


BBLOCK 407:
preds: 406 401 400
succs: 408 409
exec: 0
prob: 50
context: C0.1, attr:


4081 411 if ( loop_dump_stream_V$4e != 0(I32) )


BBLOCK 408:
preds: 407
succs: 409
exec: 0
prob: 50
context: C0.1, attr:


4082 410  ( (SI32) t81 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.33_V$1f3, (SI32) bl.761_V$196->regno_V$1bd );  [UNIX_ABI]


BBLOCK 409:
preds: 408 407 399 397 396
succs: 280
exec: 0
prob: 50
context: C0.1, attr:


3716 415 bl.761_V$196 = bl.761_V$196->next_V$1c5;
3716 570 goto L571;


BBLOCK 410:
preds: 280
succs: 411
exec: 0
prob: 50
context: C0.1, attr:


4090 417 p.761_V$18f = loop_start_761_V$18d;


BBLOCK 411:
preds: 421 410
succs: 412 422
exec: 0
prob: 50
context: C0.1, attr:


4090 580 L580:
4090 578 if ( p.761_V$18f != end_761_V$18a )


BBLOCK 412:
preds: 411
succs: 420 413
exec: 0
prob: 50
context: C0.1, attr:


4091 631 t88 = EXPR_CONV.I16.SI32(p.761_V$18f->code_V$64);
4091 632 if ( t88 == 29(SI32) )


BBLOCK 413:
preds: 412
succs: 419 414
exec: 0
prob: 50
context: C0.1, attr:


4091 634 if ( t88 == 28(SI32) )


BBLOCK 414:
preds: 413
succs: 415 421
exec: 0
prob: 50
context: C0.1, attr:


4091 636 if ( t88 == 27(SI32) )


BBLOCK 415:
preds: 420 419 414
succs: 416
exec: 0
prob: 50
context: C0.1, attr:


4094 577 L577:


BBLOCK 416:
preds: 415
succs: 417
exec: 0
prob: 50
context: C0.1, attr:


4094 574 L574:
4094 418  ( (SI32) t83 ) = replace_regs( (rtx_def_R_V$1 *)(p.761_V$18f->rtstr_V$70_2.1)[3(SI32)], (P32 *)reg_map.761_V$199, (SI32) max_reg_before_loop_V$3e, (SI32) 0(SI32) );  [UNIX_ABI]


BBLOCK 417:
preds: 416
succs: 418
exec: 0
prob: 50
context: C0.1, attr:


4095 419  ( (SI32) t84 ) = replace_regs( (rtx_def_R_V$1 *)(p.761_V$18f->rtstr_V$70_2.1)[6(SI32)], (P32 *)reg_map.761_V$199, (SI32) max_reg_before_loop_V$3e, (SI32) 0(SI32) );  [UNIX_ABI]


BBLOCK 418:
preds: 417
succs: 421
exec: 0
prob: 50
context: C0.1, attr:


4096 420 (p.761_V$18f->rtwint_V$6e_2.0)[4(SI32)] = -1(SI32);
4091 630 goto L629;


BBLOCK 419:
preds: 413
succs: 415
exec: 0
prob: 50
context: C0.1, attr:


4094 635 goto L577;


BBLOCK 420:
preds: 412
succs: 415
exec: 0
prob: 50
context: C0.1, attr:


4094 633 goto L577;


BBLOCK 421:
preds: 418 414
succs: 411
exec: 0
prob: 50
context: C0.1, attr:


4091 629 L629:
4090 422 p.761_V$18f = (p.761_V$18f->rtstr_V$70_2.1)[2(SI32)];
4090 579 goto L580;


BBLOCK 422:
preds: 411
succs: 423 424
exec: 0
prob: 50
context: C0.1, attr:


4103 425 if ( flag_unroll_loops_V$22 != 0(SI32) )


BBLOCK 423:
preds: 422
succs: 424
exec: 0
prob: 50
context: C0.1, attr:


4104 424 unroll_loop( (rtx_def_R_V$1 *)loop_end_761_V$18e, (SI32) insn_count_761_V$18c, (rtx_def_R_V$1 *)loop_start_761_V$18d, (rtx_def_R_V$1 *)end_insert_before.761_V$19c, (SI32) 1(SI32) );  [UNIX_ABI]


BBLOCK 424:
preds: 423 422
succs: 425 426
exec: 0
prob: 50
context: C0.1, attr:


4106 427 if ( loop_dump_stream_V$4e != 0(I32) )


BBLOCK 425:
preds: 424
succs: 426
exec: 0
prob: 50
context: C0.1, attr:


4107 426  ( (SI32) t85 ) = fprintf{ic=FPRINTF}( (_IO_FILE_R_V$0 *)loop_dump_stream_V$4e, (SI8 *)&.L_2__STRING.17_V$12b );  [UNIX_ABI]


BBLOCK 426:
preds: 425 424
succs:
exec: 0
prob: 50
context: C0.1, attr:


4108 428 return ;


BBLOCK 427:
preds:
succs:
exec: 0
prob: 50
context: C0.1, attr:


4108 429 return ;


Root Context C0.1 {
} C0.1
