diff --color -urN a/src/ucs/arch/aarch64/cpu.h b/src/ucs/arch/aarch64/cpu.h
--- a/src/ucs/arch/aarch64/cpu.h	2021-05-24 15:14:07.106681080 +0000
+++ b/src/ucs/arch/aarch64/cpu.h	2021-05-24 15:30:24.276681080 +0000
@@ -12,6 +12,7 @@
 #include "config.h"
 #include <time.h>
 #include <string.h>
+#include <stdint.h>
 #include <sys/times.h>
 #include <ucs/sys/compiler_def.h>
 #include <ucs/arch/generic/cpu.h>
@@ -167,7 +168,7 @@
     unsigned dcache;
     unsigned dic;
     unsigned idc;
-    unsigned ctr_el0;
+    uint64_t ctr_el0;
 
     /* Get cache line size, using ctr_el0 register
      *
@@ -203,7 +204,7 @@
      *                   0x4
      *                   Smallest instruction cache line size is 16 words.
      */
-    asm volatile ("mrs\t%0, ctr_el0":"=r" (ctr_el0));
+    asm volatile ("mrs\t%x0, ctr_el0":"=r" (ctr_el0));
     icache = sizeof(int) << (ctr_el0 & 0xf);
     dcache = sizeof(int) << ((ctr_el0 >> 16) & 0xf);
     dic = (ctr_el0 >> 29) & 0x1;
