{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705678823325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705678823325 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 19 18:40:23 2024 " "Processing started: Fri Jan 19 18:40:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705678823325 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678823325 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips -c mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips -c mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678823325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705678823591 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705678823591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_level2_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_level2_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_level2_32bit " "Found entity 1: cla_level2_32bit" {  } { { "cla_level2_32bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level2_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_level1_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_level1_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_16bit " "Found entity 1: cla_16bit" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bit " "Found entity 1: and_4bit" {  } { { "and_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/and_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_8bit " "Found entity 1: and_8bit" {  } { { "and_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/and_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16bit " "Found entity 1: and_16bit" {  } { { "and_16bit.v" "" { Text "C:/Users/serdar/Desktop/mips/and_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "and_32bit.v" "" { Text "C:/Users/serdar/Desktop/mips/and_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_4bit " "Found entity 1: or_4bit" {  } { { "or_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/or_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bit " "Found entity 1: or_8bit" {  } { { "or_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/or_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_16bit " "Found entity 1: or_16bit" {  } { { "or_16bit.v" "" { Text "C:/Users/serdar/Desktop/mips/or_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32bit " "Found entity 1: or_32bit" {  } { { "or_32bit.v" "" { Text "C:/Users/serdar/Desktop/mips/or_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_4bit " "Found entity 1: xor_4bit" {  } { { "xor_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/xor_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_8bit " "Found entity 1: xor_8bit" {  } { { "xor_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/xor_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_16bit " "Found entity 1: xor_16bit" {  } { { "xor_16bit.v" "" { Text "C:/Users/serdar/Desktop/mips/xor_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32bit " "Found entity 1: xor_32bit" {  } { { "xor_32bit.v" "" { Text "C:/Users/serdar/Desktop/mips/xor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_4bit " "Found entity 1: nor_4bit" {  } { { "nor_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/nor_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_8bit " "Found entity 1: nor_8bit" {  } { { "nor_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/nor_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_16bit " "Found entity 1: nor_16bit" {  } { { "nor_16bit.v" "" { Text "C:/Users/serdar/Desktop/mips/nor_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file nor_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32bit " "Found entity 1: nor_32bit" {  } { { "nor_32bit.v" "" { Text "C:/Users/serdar/Desktop/mips/nor_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.v" "" { Text "C:/Users/serdar/Desktop/mips/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "mux_8x1.v" "" { Text "C:/Users/serdar/Desktop/mips/mux_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/serdar/Desktop/mips/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block " "Found entity 1: register_block" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_block.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_block " "Found entity 1: instruction_block" {  } { { "instruction_block.v" "" { Text "C:/Users/serdar/Desktop/mips/instruction_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/serdar/Desktop/mips/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/serdar/Desktop/mips/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "C:/Users/serdar/Desktop/mips/shift_left_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mips.v" "" { Text "C:/Users/serdar/Desktop/mips/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "C:/Users/serdar/Desktop/mips/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "C:/Users/serdar/Desktop/mips/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "C:/Users/serdar/Desktop/mips/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_block_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file register_block_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_block_tb " "Found entity 1: register_block_tb" {  } { { "register_block_tb.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5bit " "Found entity 1: mux_5bit" {  } { { "mux_5bit.v" "" { Text "C:/Users/serdar/Desktop/mips/mux_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_5bit " "Found entity 1: and_5bit" {  } { { "and_5bit.v" "" { Text "C:/Users/serdar/Desktop/mips/and_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_5bit " "Found entity 1: or_5bit" {  } { { "or_5bit.v" "" { Text "C:/Users/serdar/Desktop/mips/or_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828611 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mips_tb.v(19) " "Verilog HDL warning at mips_tb.v(19): extended using \"x\" or \"z\"" {  } { { "mips_tb.v" "" { Text "C:/Users/serdar/Desktop/mips/mips_tb.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1705678828612 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mips_tb.v(77) " "Verilog HDL warning at mips_tb.v(77): extended using \"x\" or \"z\"" {  } { { "mips_tb.v" "" { Text "C:/Users/serdar/Desktop/mips/mips_tb.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1705678828612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_tb " "Found entity 1: mips_tb" {  } { { "mips_tb.v" "" { Text "C:/Users/serdar/Desktop/mips/mips_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat.v 1 1 " "Found 1 design units, including 1 entities, in source file concat.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_block_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_block_tb " "Found entity 1: memory_block_tb" {  } { { "memory_block_tb.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file concat_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_tb " "Found entity 1: concat_tb" {  } { { "concat_tb.v" "" { Text "C:/Users/serdar/Desktop/mips/concat_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2_tb " "Found entity 1: shift_left_2_tb" {  } { { "shift_left_2_tb.v" "" { Text "C:/Users/serdar/Desktop/mips/shift_left_2_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.v" "" { Text "C:/Users/serdar/Desktop/mips/control_unit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control_tb " "Found entity 1: alu_control_tb" {  } { { "alu_control_tb.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_control_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_left_2_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2_jump " "Found entity 1: shift_left_2_jump" {  } { { "shift_left_2_jump.v" "" { Text "C:/Users/serdar/Desktop/mips/shift_left_2_jump.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_4bit " "Found entity 1: cla_4bit" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705678828621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p0_and_c0 cla_level1_8bit.v(7) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(7): created implicit net for \"p0_and_c0\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_p0_and_c0 cla_level1_8bit.v(12) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(12): created implicit net for \"p1_and_p0_and_c0\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828621 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_g0 cla_level1_8bit.v(13) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(13): created implicit net for \"p1_and_g0\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_p0_and_c0_or_p1_and_g0 cla_level1_8bit.v(14) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(14): created implicit net for \"p1_and_p0_and_c0_or_p1_and_g0\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_p0_and_c0_and_p2 cla_level1_8bit.v(20) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(20): created implicit net for \"p1_and_p0_and_c0_and_p2\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_g0_and_p2 cla_level1_8bit.v(21) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(21): created implicit net for \"p1_and_g0_and_p2\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1_and_p2 cla_level1_8bit.v(22) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(22): created implicit net for \"g1_and_p2\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_g0_and_p2_or_p1_and_g0_and_p2 cla_level1_8bit.v(23) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(23): created implicit net for \"p1_and_g0_and_p2_or_p1_and_g0_and_p2\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1_and_p2_or_p1_and_g0_and_p2_or_p1_and_g0_and_p2 cla_level1_8bit.v(24) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(24): created implicit net for \"g1_and_p2_or_p1_and_g0_and_p2_or_p1_and_g0_and_p2\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_p0_and_c0_and_p2_and_p3 cla_level1_8bit.v(30) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(30): created implicit net for \"p1_and_p0_and_c0_and_p2_and_p3\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_g0_and_p2_and_p3 cla_level1_8bit.v(31) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(31): created implicit net for \"p1_and_g0_and_p2_and_p3\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1_and_p2_and_p3 cla_level1_8bit.v(32) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(32): created implicit net for \"g1_and_p2_and_p3\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3_and_g2 cla_level1_8bit.v(33) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(33): created implicit net for \"p3_and_g2\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3 cla_level1_8bit.v(34) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(34): created implicit net for \"p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1_and_p2_and_p3_or_p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3 cla_level1_8bit.v(35) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(35): created implicit net for \"g1_and_p2_and_p3_or_p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1_and_p2_and_p3_or_p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3_or_p3_and_g2 cla_level1_8bit.v(36) " "Verilog HDL Implicit Net warning at cla_level1_8bit.v(36): created implicit net for \"g1_and_p2_and_p3_or_p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3_or_p3_and_g2\"" {  } { { "cla_level1_8bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s0_ mux_2x1.v(46) " "Verilog HDL Implicit Net warning at mux_2x1.v(46): created implicit net for \"s0_\"" {  } { { "mux_2x1.v" "" { Text "C:/Users/serdar/Desktop/mips/mux_2x1.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and1_result alu_control.v(11) " "Verilog HDL Implicit Net warning at alu_control.v(11): created implicit net for \"and1_result\"" {  } { { "alu_control.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_control.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3_result alu_control.v(16) " "Verilog HDL Implicit Net warning at alu_control.v(16): created implicit net for \"and3_result\"" {  } { { "alu_control.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_control.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4_result alu_control.v(17) " "Verilog HDL Implicit Net warning at alu_control.v(17): created implicit net for \"and4_result\"" {  } { { "alu_control.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_control.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9_result alu_control.v(22) " "Verilog HDL Implicit Net warning at alu_control.v(22): created implicit net for \"and9_result\"" {  } { { "alu_control.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_control.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5_result alu_control.v(23) " "Verilog HDL Implicit Net warning at alu_control.v(23): created implicit net for \"and5_result\"" {  } { { "alu_control.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_control.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6_result alu_control.v(24) " "Verilog HDL Implicit Net warning at alu_control.v(24): created implicit net for \"and6_result\"" {  } { { "alu_control.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_control.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "xor_result alu_control.v(28) " "Verilog HDL Implicit Net warning at alu_control.v(28): created implicit net for \"xor_result\"" {  } { { "alu_control.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_control.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7_result alu_control.v(29) " "Verilog HDL Implicit Net warning at alu_control.v(29): created implicit net for \"and7_result\"" {  } { { "alu_control.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_control.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8_result alu_control.v(30) " "Verilog HDL Implicit Net warning at alu_control.v(30): created implicit net for \"and8_result\"" {  } { { "alu_control.v" "" { Text "C:/Users/serdar/Desktop/mips/alu_control.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "canWrite mips.v(7) " "Verilog HDL Implicit Net warning at mips.v(7): created implicit net for \"canWrite\"" {  } { { "mips.v" "" { Text "C:/Users/serdar/Desktop/mips/mips.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s0_ mux_5bit.v(20) " "Verilog HDL Implicit Net warning at mux_5bit.v(20): created implicit net for \"s0_\"" {  } { { "mux_5bit.v" "" { Text "C:/Users/serdar/Desktop/mips/mux_5bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p0_and_c0 cla_4bit.v(14) " "Verilog HDL Implicit Net warning at cla_4bit.v(14): created implicit net for \"p0_and_c0\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_p0_and_c0 cla_4bit.v(18) " "Verilog HDL Implicit Net warning at cla_4bit.v(18): created implicit net for \"p1_and_p0_and_c0\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_g0 cla_4bit.v(19) " "Verilog HDL Implicit Net warning at cla_4bit.v(19): created implicit net for \"p1_and_g0\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_p0_and_c0_or_p1_and_g0 cla_4bit.v(20) " "Verilog HDL Implicit Net warning at cla_4bit.v(20): created implicit net for \"p1_and_p0_and_c0_or_p1_and_g0\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_p0_and_c0_and_p2 cla_4bit.v(24) " "Verilog HDL Implicit Net warning at cla_4bit.v(24): created implicit net for \"p1_and_p0_and_c0_and_p2\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_g0_and_p2 cla_4bit.v(25) " "Verilog HDL Implicit Net warning at cla_4bit.v(25): created implicit net for \"p1_and_g0_and_p2\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1_and_p2 cla_4bit.v(26) " "Verilog HDL Implicit Net warning at cla_4bit.v(26): created implicit net for \"g1_and_p2\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_g0_and_p2_or_p1_and_g0_and_p2 cla_4bit.v(27) " "Verilog HDL Implicit Net warning at cla_4bit.v(27): created implicit net for \"p1_and_g0_and_p2_or_p1_and_g0_and_p2\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1_and_p2_or_p1_and_g0_and_p2_or_p1_and_g0_and_p2 cla_4bit.v(28) " "Verilog HDL Implicit Net warning at cla_4bit.v(28): created implicit net for \"g1_and_p2_or_p1_and_g0_and_p2_or_p1_and_g0_and_p2\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_p0_and_c0_and_p2_and_p3 cla_4bit.v(33) " "Verilog HDL Implicit Net warning at cla_4bit.v(33): created implicit net for \"p1_and_p0_and_c0_and_p2_and_p3\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_g0_and_p2_and_p3 cla_4bit.v(34) " "Verilog HDL Implicit Net warning at cla_4bit.v(34): created implicit net for \"p1_and_g0_and_p2_and_p3\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1_and_p2_and_p3 cla_4bit.v(35) " "Verilog HDL Implicit Net warning at cla_4bit.v(35): created implicit net for \"g1_and_p2_and_p3\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3_and_g2 cla_4bit.v(36) " "Verilog HDL Implicit Net warning at cla_4bit.v(36): created implicit net for \"p3_and_g2\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3 cla_4bit.v(37) " "Verilog HDL Implicit Net warning at cla_4bit.v(37): created implicit net for \"p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1_and_p2_and_p3_or_p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3 cla_4bit.v(38) " "Verilog HDL Implicit Net warning at cla_4bit.v(38): created implicit net for \"g1_and_p2_and_p3_or_p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1_and_p2_and_p3_or_p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3_or_p3_and_g2 cla_4bit.v(39) " "Verilog HDL Implicit Net warning at cla_4bit.v(39): created implicit net for \"g1_and_p2_and_p3_or_p1_and_p0_and_c0_and_p2_and_p3_or_p1_and_g0_and_p2_and_p3_or_p3_and_g2\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_out cla_4bit.v(40) " "Verilog HDL Implicit Net warning at cla_4bit.v(40): created implicit net for \"c_out\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_p0 cla_4bit.v(47) " "Verilog HDL Implicit Net warning at cla_4bit.v(47): created implicit net for \"p1_and_p0\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3_and_p2 cla_4bit.v(48) " "Verilog HDL Implicit Net warning at cla_4bit.v(48): created implicit net for \"p3_and_p2\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p1_and_g0_and_p2_and_p3_or_g1_and_p2_and_p3 cla_4bit.v(52) " "Verilog HDL Implicit Net warning at cla_4bit.v(52): created implicit net for \"p1_and_g0_and_p2_and_p3_or_g1_and_p2_and_p3\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828623 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "p3_and_g2_or_p1_and_g0_and_p2_and_p3_or_g1_and_p2_and_p3 cla_4bit.v(53) " "Verilog HDL Implicit Net warning at cla_4bit.v(53): created implicit net for \"p3_and_g2_or_p1_and_g0_and_p2_and_p3_or_g1_and_p2_and_p3\"" {  } { { "cla_4bit.v" "" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828623 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips " "Elaborating entity \"mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705678828656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_level2_32bit cla_level2_32bit:pc_adder " "Elaborating entity \"cla_level2_32bit\" for hierarchy \"cla_level2_32bit:pc_adder\"" {  } { { "mips.v" "pc_adder" { Text "C:/Users/serdar/Desktop/mips/mips.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_16bit cla_level2_32bit:pc_adder\|cla_16bit:cla1 " "Elaborating entity \"cla_16bit\" for hierarchy \"cla_level2_32bit:pc_adder\|cla_16bit:cla1\"" {  } { { "cla_level2_32bit.v" "cla1" { Text "C:/Users/serdar/Desktop/mips/cla_level2_32bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla_4bit cla_level2_32bit:pc_adder\|cla_16bit:cla1\|cla_4bit:cla1 " "Elaborating entity \"cla_4bit\" for hierarchy \"cla_level2_32bit:pc_adder\|cla_16bit:cla1\|cla_4bit:cla1\"" {  } { { "cla_level1_8bit.v" "cla1" { Text "C:/Users/serdar/Desktop/mips/cla_level1_8bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_4bit cla_level2_32bit:pc_adder\|cla_16bit:cla1\|cla_4bit:cla1\|xor_4bit:xor1 " "Elaborating entity \"xor_4bit\" for hierarchy \"cla_level2_32bit:pc_adder\|cla_16bit:cla1\|cla_4bit:cla1\|xor_4bit:xor1\"" {  } { { "cla_4bit.v" "xor1" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bit cla_level2_32bit:pc_adder\|cla_16bit:cla1\|cla_4bit:cla1\|and_4bit:and11 " "Elaborating entity \"and_4bit\" for hierarchy \"cla_level2_32bit:pc_adder\|cla_16bit:cla1\|cla_4bit:cla1\|and_4bit:and11\"" {  } { { "cla_4bit.v" "and11" { Text "C:/Users/serdar/Desktop/mips/cla_4bit.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_block instruction_block:instruction_memory " "Elaborating entity \"instruction_block\" for hierarchy \"instruction_block:instruction_memory\"" {  } { { "mips.v" "instruction_memory" { Text "C:/Users/serdar/Desktop/mips/mips.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu\"" {  } { { "mips.v" "cu" { Text "C:/Users/serdar/Desktop/mips/mips.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5bit mux_5bit:regDst_mux1 " "Elaborating entity \"mux_5bit\" for hierarchy \"mux_5bit:regDst_mux1\"" {  } { { "mips.v" "regDst_mux1" { Text "C:/Users/serdar/Desktop/mips/mips.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_5bit mux_5bit:regDst_mux1\|and_5bit:and1 " "Elaborating entity \"and_5bit\" for hierarchy \"mux_5bit:regDst_mux1\|and_5bit:and1\"" {  } { { "mux_5bit.v" "and1" { Text "C:/Users/serdar/Desktop/mips/mux_5bit.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_5bit mux_5bit:regDst_mux1\|or_5bit:or65 " "Elaborating entity \"or_5bit\" for hierarchy \"mux_5bit:regDst_mux1\|or_5bit:or65\"" {  } { { "mux_5bit.v" "or65" { Text "C:/Users/serdar/Desktop/mips/mux_5bit.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_block register_block:registers " "Elaborating entity \"register_block\" for hierarchy \"register_block:registers\"" {  } { { "mips.v" "registers" { Text "C:/Users/serdar/Desktop/mips/mips.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828671 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "register_block.v(30) " "Verilog HDL warning at register_block.v(30): ignoring unsupported system task" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 30 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data2 register_block.v(16) " "Verilog HDL Always Construct warning at register_block.v(16): inferring latch(es) for variable \"read_data2\", which holds its previous value in one or more paths through the always construct" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[0\] register_block.v(20) " "Inferred latch for \"read_data2\[0\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[1\] register_block.v(20) " "Inferred latch for \"read_data2\[1\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[2\] register_block.v(20) " "Inferred latch for \"read_data2\[2\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[3\] register_block.v(20) " "Inferred latch for \"read_data2\[3\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[4\] register_block.v(20) " "Inferred latch for \"read_data2\[4\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[5\] register_block.v(20) " "Inferred latch for \"read_data2\[5\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[6\] register_block.v(20) " "Inferred latch for \"read_data2\[6\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[7\] register_block.v(20) " "Inferred latch for \"read_data2\[7\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[8\] register_block.v(20) " "Inferred latch for \"read_data2\[8\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[9\] register_block.v(20) " "Inferred latch for \"read_data2\[9\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[10\] register_block.v(20) " "Inferred latch for \"read_data2\[10\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[11\] register_block.v(20) " "Inferred latch for \"read_data2\[11\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[12\] register_block.v(20) " "Inferred latch for \"read_data2\[12\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[13\] register_block.v(20) " "Inferred latch for \"read_data2\[13\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[14\] register_block.v(20) " "Inferred latch for \"read_data2\[14\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[15\] register_block.v(20) " "Inferred latch for \"read_data2\[15\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[16\] register_block.v(20) " "Inferred latch for \"read_data2\[16\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[17\] register_block.v(20) " "Inferred latch for \"read_data2\[17\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[18\] register_block.v(20) " "Inferred latch for \"read_data2\[18\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[19\] register_block.v(20) " "Inferred latch for \"read_data2\[19\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[20\] register_block.v(20) " "Inferred latch for \"read_data2\[20\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[21\] register_block.v(20) " "Inferred latch for \"read_data2\[21\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[22\] register_block.v(20) " "Inferred latch for \"read_data2\[22\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[23\] register_block.v(20) " "Inferred latch for \"read_data2\[23\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828672 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[24\] register_block.v(20) " "Inferred latch for \"read_data2\[24\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828673 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[25\] register_block.v(20) " "Inferred latch for \"read_data2\[25\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828673 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[26\] register_block.v(20) " "Inferred latch for \"read_data2\[26\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828673 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[27\] register_block.v(20) " "Inferred latch for \"read_data2\[27\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828673 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[28\] register_block.v(20) " "Inferred latch for \"read_data2\[28\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828673 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[29\] register_block.v(20) " "Inferred latch for \"read_data2\[29\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828673 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[30\] register_block.v(20) " "Inferred latch for \"read_data2\[30\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828673 "|mips|register_block:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[31\] register_block.v(20) " "Inferred latch for \"read_data2\[31\]\" at register_block.v(20)" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828673 "|mips|register_block:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_control_unit " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_control_unit\"" {  } { { "mips.v" "alu_control_unit" { Text "C:/Users/serdar/Desktop/mips/mips.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_ext " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_ext\"" {  } { { "mips.v" "sign_ext" { Text "C:/Users/serdar/Desktop/mips/mips.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16bit sign_extend:sign_ext\|or_16bit:or16bit " "Elaborating entity \"or_16bit\" for hierarchy \"sign_extend:sign_ext\|or_16bit:or16bit\"" {  } { { "sign_extend.v" "or16bit" { Text "C:/Users/serdar/Desktop/mips/sign_extend.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_8bit sign_extend:sign_ext\|or_16bit:or16bit\|or_8bit:t1 " "Elaborating entity \"or_8bit\" for hierarchy \"sign_extend:sign_ext\|or_16bit:or16bit\|or_8bit:t1\"" {  } { { "or_16bit.v" "t1" { Text "C:/Users/serdar/Desktop/mips/or_16bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_4bit sign_extend:sign_ext\|or_16bit:or16bit\|or_8bit:t1\|or_4bit:t1 " "Elaborating entity \"or_4bit\" for hierarchy \"sign_extend:sign_ext\|or_16bit:or16bit\|or_8bit:t1\|or_4bit:t1\"" {  } { { "or_8bit.v" "t1" { Text "C:/Users/serdar/Desktop/mips/or_8bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:read_data2_or_extended_imm " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:read_data2_or_extended_imm\"" {  } { { "mips.v" "read_data2_or_extended_imm" { Text "C:/Users/serdar/Desktop/mips/mips.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit mux_2x1:read_data2_or_extended_imm\|and_32bit:and1 " "Elaborating entity \"and_32bit\" for hierarchy \"mux_2x1:read_data2_or_extended_imm\|and_32bit:and1\"" {  } { { "mux_2x1.v" "and1" { Text "C:/Users/serdar/Desktop/mips/mux_2x1.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_16bit mux_2x1:read_data2_or_extended_imm\|and_32bit:and1\|and_16bit:t1 " "Elaborating entity \"and_16bit\" for hierarchy \"mux_2x1:read_data2_or_extended_imm\|and_32bit:and1\|and_16bit:t1\"" {  } { { "and_32bit.v" "t1" { Text "C:/Users/serdar/Desktop/mips/and_32bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_8bit mux_2x1:read_data2_or_extended_imm\|and_32bit:and1\|and_16bit:t1\|and_8bit:t1 " "Elaborating entity \"and_8bit\" for hierarchy \"mux_2x1:read_data2_or_extended_imm\|and_32bit:and1\|and_16bit:t1\|and_8bit:t1\"" {  } { { "and_16bit.v" "t1" { Text "C:/Users/serdar/Desktop/mips/and_16bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit mux_2x1:read_data2_or_extended_imm\|or_32bit:or65 " "Elaborating entity \"or_32bit\" for hierarchy \"mux_2x1:read_data2_or_extended_imm\|or_32bit:or65\"" {  } { { "mux_2x1.v" "or65" { Text "C:/Users/serdar/Desktop/mips/mux_2x1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:aluu " "Elaborating entity \"alu\" for hierarchy \"alu:aluu\"" {  } { { "mips.v" "aluu" { Text "C:/Users/serdar/Desktop/mips/mips.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_32bit alu:aluu\|xor_32bit:xor32 " "Elaborating entity \"xor_32bit\" for hierarchy \"alu:aluu\|xor_32bit:xor32\"" {  } { { "alu.v" "xor32" { Text "C:/Users/serdar/Desktop/mips/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_16bit alu:aluu\|xor_32bit:xor32\|xor_16bit:t1 " "Elaborating entity \"xor_16bit\" for hierarchy \"alu:aluu\|xor_32bit:xor32\|xor_16bit:t1\"" {  } { { "xor_32bit.v" "t1" { Text "C:/Users/serdar/Desktop/mips/xor_32bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_8bit alu:aluu\|xor_32bit:xor32\|xor_16bit:t1\|xor_8bit:t1 " "Elaborating entity \"xor_8bit\" for hierarchy \"alu:aluu\|xor_32bit:xor32\|xor_16bit:t1\|xor_8bit:t1\"" {  } { { "xor_16bit.v" "t1" { Text "C:/Users/serdar/Desktop/mips/xor_16bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_32bit alu:aluu\|nor_32bit:nor32 " "Elaborating entity \"nor_32bit\" for hierarchy \"alu:aluu\|nor_32bit:nor32\"" {  } { { "alu.v" "nor32" { Text "C:/Users/serdar/Desktop/mips/alu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_16bit alu:aluu\|nor_32bit:nor32\|nor_16bit:t1 " "Elaborating entity \"nor_16bit\" for hierarchy \"alu:aluu\|nor_32bit:nor32\|nor_16bit:t1\"" {  } { { "nor_32bit.v" "t1" { Text "C:/Users/serdar/Desktop/mips/nor_32bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_8bit alu:aluu\|nor_32bit:nor32\|nor_16bit:t1\|nor_8bit:t1 " "Elaborating entity \"nor_8bit\" for hierarchy \"alu:aluu\|nor_32bit:nor32\|nor_16bit:t1\|nor_8bit:t1\"" {  } { { "nor_16bit.v" "t1" { Text "C:/Users/serdar/Desktop/mips/nor_16bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor_4bit alu:aluu\|nor_32bit:nor32\|nor_16bit:t1\|nor_8bit:t1\|nor_4bit:t1 " "Elaborating entity \"nor_4bit\" for hierarchy \"alu:aluu\|nor_32bit:nor32\|nor_16bit:t1\|nor_8bit:t1\|nor_4bit:t1\"" {  } { { "nor_8bit.v" "t1" { Text "C:/Users/serdar/Desktop/mips/nor_8bit.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod alu:aluu\|mod:mod1 " "Elaborating entity \"mod\" for hierarchy \"alu:aluu\|mod:mod1\"" {  } { { "alu.v" "mod1" { Text "C:/Users/serdar/Desktop/mips/alu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu alu:aluu\|mod:mod1\|mod_cu:mod1 " "Elaborating entity \"mod_cu\" for hierarchy \"alu:aluu\|mod:mod1\|mod_cu:mod1\"" {  } { { "mod.v" "mod1" { Text "C:/Users/serdar/Desktop/mips/mod.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp alu:aluu\|mod:mod1\|mod_cu:mod1\|mod_dp:mod1 " "Elaborating entity \"mod_dp\" for hierarchy \"alu:aluu\|mod:mod1\|mod_cu:mod1\|mod_dp:mod1\"" {  } { { "mod_cu.v" "mod1" { Text "C:/Users/serdar/Desktop/mips/mod_cu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1 alu:aluu\|mux_8x1:mux " "Elaborating entity \"mux_8x1\" for hierarchy \"alu:aluu\|mux_8x1:mux\"" {  } { { "alu.v" "mux" { Text "C:/Users/serdar/Desktop/mips/alu.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:sl2_for_imm " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:sl2_for_imm\"" {  } { { "mips.v" "sl2_for_imm" { Text "C:/Users/serdar/Desktop/mips/mips.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2_jump shift_left_2_jump:sl2_for_jump " "Elaborating entity \"shift_left_2_jump\" for hierarchy \"shift_left_2_jump:sl2_for_jump\"" {  } { { "mips.v" "sl2_for_jump" { Text "C:/Users/serdar/Desktop/mips/mips.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat concat:concat_for_jump_address " "Elaborating entity \"concat\" for hierarchy \"concat:concat_for_jump_address\"" {  } { { "mips.v" "concat_for_jump_address" { Text "C:/Users/serdar/Desktop/mips/mips.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828849 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(7) " "Verilog HDL warning at concat.v(7): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 7 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828849 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(8) " "Verilog HDL warning at concat.v(8): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 8 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828849 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(9) " "Verilog HDL warning at concat.v(9): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 9 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828849 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(10) " "Verilog HDL warning at concat.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828849 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(11) " "Verilog HDL warning at concat.v(11): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 11 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(12) " "Verilog HDL warning at concat.v(12): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 12 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(13) " "Verilog HDL warning at concat.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(14) " "Verilog HDL warning at concat.v(14): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 14 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(15) " "Verilog HDL warning at concat.v(15): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 15 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(16) " "Verilog HDL warning at concat.v(16): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 16 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(17) " "Verilog HDL warning at concat.v(17): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(18) " "Verilog HDL warning at concat.v(18): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 18 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(19) " "Verilog HDL warning at concat.v(19): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 19 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(20) " "Verilog HDL warning at concat.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(21) " "Verilog HDL warning at concat.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(22) " "Verilog HDL warning at concat.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(23) " "Verilog HDL warning at concat.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(24) " "Verilog HDL warning at concat.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(25) " "Verilog HDL warning at concat.v(25): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 25 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(26) " "Verilog HDL warning at concat.v(26): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 26 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(27) " "Verilog HDL warning at concat.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(28) " "Verilog HDL warning at concat.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(29) " "Verilog HDL warning at concat.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(30) " "Verilog HDL warning at concat.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(31) " "Verilog HDL warning at concat.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(32) " "Verilog HDL warning at concat.v(32): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 32 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(33) " "Verilog HDL warning at concat.v(33): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 33 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(34) " "Verilog HDL warning at concat.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(35) " "Verilog HDL warning at concat.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(36) " "Verilog HDL warning at concat.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(37) " "Verilog HDL warning at concat.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 concat.v(38) " "Verilog HDL warning at concat.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "concat.v" "" { Text "C:/Users/serdar/Desktop/mips/concat.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1705678828850 "|mips|concat:concat_for_jump_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_block memory_block:data_Memory " "Elaborating entity \"memory_block\" for hierarchy \"memory_block:data_Memory\"" {  } { { "mips.v" "data_Memory" { Text "C:/Users/serdar/Desktop/mips/mips.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678828866 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "memory_block.v(37) " "Verilog HDL warning at memory_block.v(37): ignoring unsupported system task" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 37 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1705678828877 "|mips|memory_block:data_Memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data memory_block.v(12) " "Verilog HDL Always Construct warning at memory_block.v(12): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1705678828882 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] memory_block.v(13) " "Inferred latch for \"read_data\[0\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] memory_block.v(13) " "Inferred latch for \"read_data\[1\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] memory_block.v(13) " "Inferred latch for \"read_data\[2\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] memory_block.v(13) " "Inferred latch for \"read_data\[3\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] memory_block.v(13) " "Inferred latch for \"read_data\[4\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] memory_block.v(13) " "Inferred latch for \"read_data\[5\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] memory_block.v(13) " "Inferred latch for \"read_data\[6\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] memory_block.v(13) " "Inferred latch for \"read_data\[7\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] memory_block.v(13) " "Inferred latch for \"read_data\[8\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] memory_block.v(13) " "Inferred latch for \"read_data\[9\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] memory_block.v(13) " "Inferred latch for \"read_data\[10\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] memory_block.v(13) " "Inferred latch for \"read_data\[11\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] memory_block.v(13) " "Inferred latch for \"read_data\[12\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] memory_block.v(13) " "Inferred latch for \"read_data\[13\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] memory_block.v(13) " "Inferred latch for \"read_data\[14\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] memory_block.v(13) " "Inferred latch for \"read_data\[15\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] memory_block.v(13) " "Inferred latch for \"read_data\[16\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828887 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] memory_block.v(13) " "Inferred latch for \"read_data\[17\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] memory_block.v(13) " "Inferred latch for \"read_data\[18\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] memory_block.v(13) " "Inferred latch for \"read_data\[19\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] memory_block.v(13) " "Inferred latch for \"read_data\[20\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] memory_block.v(13) " "Inferred latch for \"read_data\[21\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] memory_block.v(13) " "Inferred latch for \"read_data\[22\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] memory_block.v(13) " "Inferred latch for \"read_data\[23\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] memory_block.v(13) " "Inferred latch for \"read_data\[24\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] memory_block.v(13) " "Inferred latch for \"read_data\[25\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] memory_block.v(13) " "Inferred latch for \"read_data\[26\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] memory_block.v(13) " "Inferred latch for \"read_data\[27\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] memory_block.v(13) " "Inferred latch for \"read_data\[28\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] memory_block.v(13) " "Inferred latch for \"read_data\[29\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] memory_block.v(13) " "Inferred latch for \"read_data\[30\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] memory_block.v(13) " "Inferred latch for \"read_data\[31\]\" at memory_block.v(13)" {  } { { "memory_block.v" "" { Text "C:/Users/serdar/Desktop/mips/memory_block.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678828888 "|mips|memory_block:data_Memory"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_block:registers\|read_data2\[2\] " "LATCH primitive \"register_block:registers\|read_data2\[2\]\" is permanently enabled" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1705678829256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_block:registers\|read_data2\[1\] " "LATCH primitive \"register_block:registers\|read_data2\[1\]\" is permanently enabled" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1705678829256 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "register_block:registers\|read_data2\[0\] " "LATCH primitive \"register_block:registers\|read_data2\[0\]\" is permanently enabled" {  } { { "register_block.v" "" { Text "C:/Users/serdar/Desktop/mips/register_block.v" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1705678829256 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1705678829535 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/serdar/Desktop/mips/output_files/mips.map.smsg " "Generated suppressed messages file C:/Users/serdar/Desktop/mips/output_files/mips.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678829563 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705678829734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705678829734 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "mips.v" "" { Text "C:/Users/serdar/Desktop/mips/mips.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705678829772 "|mips|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705678829772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705678829772 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705678829772 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705678829772 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705678829791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 19 18:40:29 2024 " "Processing ended: Fri Jan 19 18:40:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705678829791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705678829791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705678829791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705678829791 ""}
