C Z6.0+porelrel+poconp+popacq
"PodWWRelRel RfeRelCon PodRWConP Wse PodWRPAcq FreAcqRel"
Cycle=RfeRelCon PodRWConP Wse PodWRPAcq FreAcqRel PodWWRelRel
Relax=
Safe=Wse PodWW PodWR PodRW FreAcqRel RfeRelCon
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Rf Ws Fr
Orig=PodWWRelRel RfeRelCon PodRWConP Wse PodWRPAcq FreAcqRel

{}

P0 (atomic_int* y,atomic_int* x) {
  atomic_store_explicit(x,1,memory_order_release);
  atomic_store_explicit(y,1,memory_order_release);
}

P1 (volatile int* z,atomic_int* y) {
  int r0 = atomic_load_explicit(y,memory_order_consume);
  *z = 1;
}

P2 (volatile int* z,atomic_int* x) {
  *z = 2;
  int r0 = atomic_load_explicit(x,memory_order_acquire);
}

exists
(z=2 /\ 1:r0=1 /\ 2:r0=0)
