\hypertarget{power6_8hh_source}{}\doxysection{power6.\+hh}
\label{power6_8hh_source}\index{power6.hh@{power6.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{keyword}{namespace }optkit::ibm::power6\{}
\DoxyCodeLine{00003     \textcolor{keyword}{enum} power6 : uint64\_t \{}
\DoxyCodeLine{00004         PM\_LSU\_REJECT\_STQ\_FULL = 0x1a0030, \textcolor{comment}{// LSU reject due to store queue full}}
\DoxyCodeLine{00005         PM\_DPU\_HELD\_FXU\_MULTI = 0x210a6, \textcolor{comment}{// DISP unit held due to FXU multicycle}}
\DoxyCodeLine{00006         PM\_VMX1\_STALL = 0xb008c, \textcolor{comment}{// VMX1 stall}}
\DoxyCodeLine{00007         PM\_PMC2\_SAVED = 0x100022, \textcolor{comment}{// PMC2 rewind value saved}}
\DoxyCodeLine{00008         PM\_L2SB\_IC\_INV = 0x5068c, \textcolor{comment}{// L2 slice B I cache invalidate}}
\DoxyCodeLine{00009         PM\_IERAT\_MISS\_64K = 0x392076, \textcolor{comment}{// IERAT misses for 64K page}}
\DoxyCodeLine{00010         PM\_THRD\_PRIO\_DIFF\_3or4\_CYC = 0x323040, \textcolor{comment}{// Cycles thread priority difference is 3 or 4}}
\DoxyCodeLine{00011         PM\_LD\_REF\_L1\_BOTH = 0x180036, \textcolor{comment}{// Both units L1 D cache load reference}}
\DoxyCodeLine{00012         PM\_FPU1\_FCONV = 0xd10a8, \textcolor{comment}{// FPU1 executed FCONV instruction}}
\DoxyCodeLine{00013         PM\_IBUF\_FULL\_COUNT = 0x40085, \textcolor{comment}{// Periods instruction buffer full}}
\DoxyCodeLine{00014         PM\_MRK\_LSU\_DERAT\_MISS = 0x400012, \textcolor{comment}{// Marked DERAT miss}}
\DoxyCodeLine{00015         PM\_MRK\_ST\_CMPL = 0x100006, \textcolor{comment}{// Marked store instruction completed}}
\DoxyCodeLine{00016         PM\_L2\_CASTOUT\_MOD = 0x150630, \textcolor{comment}{// L2 castouts -\/ Modified (M}}
\DoxyCodeLine{00017         PM\_FPU1\_ST\_FOLDED = 0xd10ac, \textcolor{comment}{// FPU1 folded store}}
\DoxyCodeLine{00018         PM\_MRK\_INST\_TIMEO = 0x40003e, \textcolor{comment}{// Marked Instruction finish timeout}}
\DoxyCodeLine{00019         PM\_DPU\_WT = 0x300004, \textcolor{comment}{// Cycles DISP unit is stalled waiting for instructions}}
\DoxyCodeLine{00020         PM\_DPU\_HELD\_RESTART = 0x30086, \textcolor{comment}{// DISP unit held after restart coming}}
\DoxyCodeLine{00021         PM\_IERAT\_MISS = 0x420ce, \textcolor{comment}{// IERAT miss count}}
\DoxyCodeLine{00022         PM\_FPU\_SINGLE = 0x4c1030, \textcolor{comment}{// FPU executed single precision instruction}}
\DoxyCodeLine{00023         PM\_MRK\_PTEG\_FROM\_LMEM = 0x412042, \textcolor{comment}{// Marked PTEG loaded from local memory}}
\DoxyCodeLine{00024         PM\_HV\_COUNT = 0x200017, \textcolor{comment}{// Hypervisor Periods}}
\DoxyCodeLine{00025         PM\_L2SA\_ST\_HIT = 0x50786, \textcolor{comment}{// L2 slice A store hits}}
\DoxyCodeLine{00026         PM\_L2\_LD\_MISS\_INST = 0x250530, \textcolor{comment}{// L2 instruction load misses}}
\DoxyCodeLine{00027         PM\_EXT\_INT = 0x2000f8, \textcolor{comment}{// External interrupts}}
\DoxyCodeLine{00028         PM\_LSU1\_LDF = 0x8008c, \textcolor{comment}{// LSU1 executed Floating Point load instruction}}
\DoxyCodeLine{00029         PM\_FAB\_CMD\_ISSUED = 0x150130, \textcolor{comment}{// Fabric command issued}}
\DoxyCodeLine{00030         PM\_PTEG\_FROM\_L21 = 0x213048, \textcolor{comment}{// PTEG loaded from private L2 other core}}
\DoxyCodeLine{00031         PM\_L2SA\_MISS = 0x50584, \textcolor{comment}{// L2 slice A misses}}
\DoxyCodeLine{00032         PM\_PTEG\_FROM\_RL2L3\_MOD = 0x11304c, \textcolor{comment}{// PTEG loaded from remote L2 or L3 modified}}
\DoxyCodeLine{00033         PM\_DPU\_WT\_COUNT = 0x300005, \textcolor{comment}{// Periods DISP unit is stalled waiting for instructions}}
\DoxyCodeLine{00034         PM\_MRK\_PTEG\_FROM\_L25\_MOD = 0x312046, \textcolor{comment}{// Marked PTEG loaded from L2.5 modified}}
\DoxyCodeLine{00035         PM\_LD\_HIT\_L2 = 0x250730, \textcolor{comment}{// L2 D cache load hits}}
\DoxyCodeLine{00036         PM\_PTEG\_FROM\_DL2L3\_SHR = 0x31304c, \textcolor{comment}{// PTEG loaded from distant L2 or L3 shared}}
\DoxyCodeLine{00037         PM\_MEM\_DP\_RQ\_GLOB\_LOC = 0x150230, \textcolor{comment}{// Memory read queue marking cache line double pump state from global to local}}
\DoxyCodeLine{00038         PM\_L3SA\_MISS = 0x50084, \textcolor{comment}{// L3 slice A misses}}
\DoxyCodeLine{00039         PM\_NO\_ITAG\_COUNT = 0x40089, \textcolor{comment}{// Periods no ITAG available}}
\DoxyCodeLine{00040         PM\_DSLB\_MISS = 0x830e8, \textcolor{comment}{// Data SLB misses}}
\DoxyCodeLine{00041         PM\_LSU\_FLUSH\_ALIGN = 0x220cc, \textcolor{comment}{// Flush caused by alignment exception}}
\DoxyCodeLine{00042         PM\_DPU\_HELD\_FPU\_CR = 0x210a0, \textcolor{comment}{// DISP unit held due to FPU updating CR}}
\DoxyCodeLine{00043         PM\_PTEG\_FROM\_L2MISS = 0x113028, \textcolor{comment}{// PTEG loaded from L2 miss}}
\DoxyCodeLine{00044         PM\_MRK\_DATA\_FROM\_DMEM = 0x20304a, \textcolor{comment}{// Marked data loaded from distant memory}}
\DoxyCodeLine{00045         PM\_PTEG\_FROM\_LMEM = 0x41304a, \textcolor{comment}{// PTEG loaded from local memory}}
\DoxyCodeLine{00046         PM\_MRK\_DERAT\_REF\_64K = 0x182044, \textcolor{comment}{// Marked DERAT reference for 64K page}}
\DoxyCodeLine{00047         PM\_L2SA\_LD\_REQ\_INST = 0x50580, \textcolor{comment}{// L2 slice A instruction load requests}}
\DoxyCodeLine{00048         PM\_MRK\_DERAT\_MISS\_16M = 0x392044, \textcolor{comment}{// Marked DERAT misses for 16M page}}
\DoxyCodeLine{00049         PM\_DATA\_FROM\_DL2L3\_MOD = 0x40005c, \textcolor{comment}{// Data loaded from distant L2 or L3 modified}}
\DoxyCodeLine{00050         PM\_FPU0\_FXMULT = 0xd0086, \textcolor{comment}{// FPU0 executed fixed point multiplication}}
\DoxyCodeLine{00051         PM\_L3SB\_MISS = 0x5008c, \textcolor{comment}{// L3 slice B misses}}
\DoxyCodeLine{00052         PM\_STCX\_CANCEL = 0x830ec, \textcolor{comment}{// stcx cancel by core}}
\DoxyCodeLine{00053         PM\_L2SA\_LD\_MISS\_DATA = 0x50482, \textcolor{comment}{// L2 slice A data load misses}}
\DoxyCodeLine{00054         PM\_IC\_INV\_L2 = 0x250632, \textcolor{comment}{// L1 I cache entries invalidated from L2}}
\DoxyCodeLine{00055         PM\_DPU\_HELD = 0x200004, \textcolor{comment}{// DISP unit held}}
\DoxyCodeLine{00056         PM\_PMC1\_OVERFLOW = 0x200014, \textcolor{comment}{// PMC1 Overflow}}
\DoxyCodeLine{00057         PM\_THRD\_PRIO\_6\_CYC = 0x222046, \textcolor{comment}{// Cycles thread running at priority level 6}}
\DoxyCodeLine{00058         PM\_MRK\_PTEG\_FROM\_L3MISS = 0x312054, \textcolor{comment}{// Marked PTEG loaded from L3 miss}}
\DoxyCodeLine{00059         PM\_MRK\_LSU0\_REJECT\_UST = 0x930e2, \textcolor{comment}{// LSU0 marked unaligned store reject}}
\DoxyCodeLine{00060         PM\_MRK\_INST\_DISP = 0x10001a, \textcolor{comment}{// Marked instruction dispatched}}
\DoxyCodeLine{00061         PM\_LARX = 0x830ea, \textcolor{comment}{// Larx executed}}
\DoxyCodeLine{00062         PM\_INST\_CMPL = 0x2, \textcolor{comment}{// Instructions completed}}
\DoxyCodeLine{00063         PM\_FXU\_IDLE = 0x100050, \textcolor{comment}{// FXU idle}}
\DoxyCodeLine{00064         PM\_MRK\_DATA\_FROM\_DL2L3\_MOD = 0x40304c, \textcolor{comment}{// Marked data loaded from distant L2 or L3 modified}}
\DoxyCodeLine{00065         PM\_L2\_LD\_REQ\_DATA = 0x150430, \textcolor{comment}{// L2 data load requests}}
\DoxyCodeLine{00066         PM\_LSU\_DERAT\_MISS\_CYC = 0x1000fc, \textcolor{comment}{// DERAT miss latency}}
\DoxyCodeLine{00067         PM\_DPU\_HELD\_POWER\_COUNT = 0x20003d, \textcolor{comment}{// Periods DISP unit held due to Power Management}}
\DoxyCodeLine{00068         PM\_INST\_FROM\_RL2L3\_MOD = 0x142044, \textcolor{comment}{// Instruction fetched from remote L2 or L3 modified}}
\DoxyCodeLine{00069         PM\_DATA\_FROM\_DMEM\_CYC = 0x20002e, \textcolor{comment}{// Load latency from distant memory}}
\DoxyCodeLine{00070         PM\_DATA\_FROM\_DMEM = 0x20005e, \textcolor{comment}{// Data loaded from distant memory}}
\DoxyCodeLine{00071         PM\_LSU\_REJECT\_PARTIAL\_SECTOR = 0x1a0032, \textcolor{comment}{// LSU reject due to partial sector valid}}
\DoxyCodeLine{00072         PM\_LSU\_REJECT\_DERAT\_MPRED = 0x2a0030, \textcolor{comment}{// LSU reject due to mispredicted DERAT}}
\DoxyCodeLine{00073         PM\_LSU1\_REJECT\_ULD = 0x90088, \textcolor{comment}{// LSU1 unaligned load reject}}
\DoxyCodeLine{00074         PM\_DATA\_FROM\_L3\_CYC = 0x200022, \textcolor{comment}{// Load latency from L3}}
\DoxyCodeLine{00075         PM\_FXU1\_BUSY\_FXU0\_IDLE = 0x400050, \textcolor{comment}{// FXU1 busy FXU0 idle}}
\DoxyCodeLine{00076         PM\_INST\_FROM\_MEM\_DP = 0x142042, \textcolor{comment}{// Instruction fetched from double pump memory}}
\DoxyCodeLine{00077         PM\_LSU\_FLUSH\_DSI = 0x220ce, \textcolor{comment}{// Flush caused by DSI}}
\DoxyCodeLine{00078         PM\_MRK\_DERAT\_REF\_16G = 0x482044, \textcolor{comment}{// Marked DERAT reference for 16G page}}
\DoxyCodeLine{00079         PM\_LSU\_LDF\_BOTH = 0x180038, \textcolor{comment}{// Both LSU units executed Floating Point load instruction}}
\DoxyCodeLine{00080         PM\_FPU1\_1FLOP = 0xc0088, \textcolor{comment}{// FPU1 executed add}}
\DoxyCodeLine{00081         PM\_DATA\_FROM\_RMEM\_CYC = 0x40002c, \textcolor{comment}{// Load latency from remote memory}}
\DoxyCodeLine{00082         PM\_INST\_PTEG\_SECONDARY = 0x910ac, \textcolor{comment}{// Instruction table walk matched in secondary PTEG}}
\DoxyCodeLine{00083         PM\_L1\_ICACHE\_MISS = 0x100056, \textcolor{comment}{// L1 I cache miss count}}
\DoxyCodeLine{00084         PM\_INST\_DISP\_LLA = 0x310a2, \textcolor{comment}{// Instruction dispatched under load look ahead}}
\DoxyCodeLine{00085         PM\_THRD\_BOTH\_RUN\_CYC = 0x400004, \textcolor{comment}{// Both threads in run cycles}}
\DoxyCodeLine{00086         PM\_LSU\_ST\_CHAINED = 0x820ce, \textcolor{comment}{// number of chained stores}}
\DoxyCodeLine{00087         PM\_FPU1\_FXDIV = 0xc10a8, \textcolor{comment}{// FPU1 executed fixed point division}}
\DoxyCodeLine{00088         PM\_FREQ\_UP = 0x40003c, \textcolor{comment}{// Frequency is being slewed up due to Power Management}}
\DoxyCodeLine{00089         PM\_FAB\_RETRY\_SYS\_PUMP = 0x50182, \textcolor{comment}{// Retry of a system pump}}
\DoxyCodeLine{00090         PM\_DATA\_FROM\_LMEM = 0x40005e, \textcolor{comment}{// Data loaded from local memory}}
\DoxyCodeLine{00091         PM\_PMC3\_OVERFLOW = 0x400014, \textcolor{comment}{// PMC3 Overflow}}
\DoxyCodeLine{00092         PM\_LSU0\_REJECT\_SET\_MPRED = 0xa0084, \textcolor{comment}{// LSU0 reject due to mispredicted set}}
\DoxyCodeLine{00093         PM\_LSU0\_REJECT\_DERAT\_MPRED = 0xa0082, \textcolor{comment}{// LSU0 reject due to mispredicted DERAT}}
\DoxyCodeLine{00094         PM\_LSU1\_REJECT\_STQ\_FULL = 0xa0088, \textcolor{comment}{// LSU1 reject due to store queue full}}
\DoxyCodeLine{00095         PM\_MRK\_BR\_MPRED = 0x300052, \textcolor{comment}{// Marked branch mispredicted}}
\DoxyCodeLine{00096         PM\_L2SA\_ST\_MISS = 0x50486, \textcolor{comment}{// L2 slice A store misses}}
\DoxyCodeLine{00097         PM\_LSU0\_REJECT\_EXTERN = 0xa10a4, \textcolor{comment}{// LSU0 external reject request}}
\DoxyCodeLine{00098         PM\_MRK\_BR\_TAKEN = 0x100052, \textcolor{comment}{// Marked branch taken}}
\DoxyCodeLine{00099         PM\_ISLB\_MISS = 0x830e0, \textcolor{comment}{// Instruction SLB misses}}
\DoxyCodeLine{00100         PM\_CYC = 0x1e, \textcolor{comment}{// Processor cycles}}
\DoxyCodeLine{00101         PM\_FPU\_FXDIV = 0x1c1034, \textcolor{comment}{// FPU executed fixed point division}}
\DoxyCodeLine{00102         PM\_DPU\_HELD\_LLA\_END = 0x30084, \textcolor{comment}{// DISP unit held due to load look ahead ended}}
\DoxyCodeLine{00103         PM\_MEM0\_DP\_CL\_WR\_LOC = 0x50286, \textcolor{comment}{// cacheline write setting dp to local side 0}}
\DoxyCodeLine{00104         PM\_MRK\_LSU\_REJECT\_ULD = 0x193034, \textcolor{comment}{// Marked unaligned load reject}}
\DoxyCodeLine{00105         PM\_1PLUS\_PPC\_CMPL = 0x100004, \textcolor{comment}{// One or more PPC instruction completed}}
\DoxyCodeLine{00106         PM\_PTEG\_FROM\_DMEM = 0x21304a, \textcolor{comment}{// PTEG loaded from distant memory}}
\DoxyCodeLine{00107         PM\_DPU\_WT\_BR\_MPRED\_COUNT = 0x40000d, \textcolor{comment}{// Periods DISP unit is stalled due to branch misprediction}}
\DoxyCodeLine{00108         PM\_GCT\_FULL\_CYC = 0x40086, \textcolor{comment}{// Cycles GCT full}}
\DoxyCodeLine{00109         PM\_INST\_FROM\_L25\_SHR = 0x442046, \textcolor{comment}{// Instruction fetched from L2.5 shared}}
\DoxyCodeLine{00110         PM\_MRK\_DERAT\_MISS\_4K = 0x292044, \textcolor{comment}{// Marked DERAT misses for 4K page}}
\DoxyCodeLine{00111         PM\_DC\_PREF\_STREAM\_ALLOC = 0x810a2, \textcolor{comment}{// D cache new prefetch stream allocated}}
\DoxyCodeLine{00112         PM\_FPU1\_FIN = 0xd0088, \textcolor{comment}{// FPU1 produced a result}}
\DoxyCodeLine{00113         PM\_BR\_MPRED\_TA = 0x410ac, \textcolor{comment}{// Branch mispredictions due to target address}}
\DoxyCodeLine{00114         PM\_DPU\_HELD\_POWER = 0x20003c, \textcolor{comment}{// DISP unit held due to Power Management}}
\DoxyCodeLine{00115         PM\_RUN\_INST\_CMPL = 0x500009, \textcolor{comment}{// Run instructions completed}}
\DoxyCodeLine{00116         PM\_GCT\_EMPTY\_CYC = 0x1000f8, \textcolor{comment}{// Cycles GCT empty}}
\DoxyCodeLine{00117         PM\_LLA\_COUNT = 0xc01f, \textcolor{comment}{// Transitions into Load Look Ahead mode}}
\DoxyCodeLine{00118         PM\_LSU0\_REJECT\_NO\_SCRATCH = 0xa10a2, \textcolor{comment}{// LSU0 reject due to scratch register not available}}
\DoxyCodeLine{00119         PM\_DPU\_WT\_IC\_MISS = 0x20000c, \textcolor{comment}{// Cycles DISP unit is stalled due to I cache miss}}
\DoxyCodeLine{00120         PM\_DATA\_FROM\_L3MISS = 0x3000fe, \textcolor{comment}{// Data loaded from private L3 miss}}
\DoxyCodeLine{00121         PM\_FPU\_FPSCR = 0x2d0032, \textcolor{comment}{// FPU executed FPSCR instruction}}
\DoxyCodeLine{00122         PM\_VMX1\_INST\_ISSUED = 0x60088, \textcolor{comment}{// VMX1 instruction issued}}
\DoxyCodeLine{00123         PM\_FLUSH = 0x100010, \textcolor{comment}{// Flushes}}
\DoxyCodeLine{00124         PM\_ST\_HIT\_L2 = 0x150732, \textcolor{comment}{// L2 D cache store hits}}
\DoxyCodeLine{00125         PM\_SYNC\_CYC = 0x920cc, \textcolor{comment}{// Sync duration}}
\DoxyCodeLine{00126         PM\_FAB\_SYS\_PUMP = 0x50180, \textcolor{comment}{// System pump operation}}
\DoxyCodeLine{00127         PM\_IC\_PREF\_REQ = 0x4008c, \textcolor{comment}{// Instruction prefetch requests}}
\DoxyCodeLine{00128         PM\_MEM0\_DP\_RQ\_GLOB\_LOC = 0x50280, \textcolor{comment}{// Memory read queue marking cache line double pump state from global to local side 0}}
\DoxyCodeLine{00129         PM\_FPU\_ISSUE\_0 = 0x320c6, \textcolor{comment}{// FPU issue 0 per cycle}}
\DoxyCodeLine{00130         PM\_THRD\_PRIO\_2\_CYC = 0x322040, \textcolor{comment}{// Cycles thread running at priority level 2}}
\DoxyCodeLine{00131         PM\_VMX\_SIMPLE\_ISSUED = 0x70082, \textcolor{comment}{// VMX instruction issued to simple}}
\DoxyCodeLine{00132         PM\_MRK\_FPU1\_FIN = 0xd008a, \textcolor{comment}{// Marked instruction FPU1 processing finished}}
\DoxyCodeLine{00133         PM\_DPU\_HELD\_CW = 0x20084, \textcolor{comment}{// DISP unit held due to cache writes}}
\DoxyCodeLine{00134         PM\_L3SA\_REF = 0x50080, \textcolor{comment}{// L3 slice A references}}
\DoxyCodeLine{00135         PM\_STCX = 0x830e6, \textcolor{comment}{// STCX executed}}
\DoxyCodeLine{00136         PM\_L2SB\_MISS = 0x5058c, \textcolor{comment}{// L2 slice B misses}}
\DoxyCodeLine{00137         PM\_LSU0\_REJECT = 0xa10a6, \textcolor{comment}{// LSU0 reject}}
\DoxyCodeLine{00138         PM\_TB\_BIT\_TRANS = 0x100026, \textcolor{comment}{// Time Base bit transition}}
\DoxyCodeLine{00139         PM\_THERMAL\_MAX = 0x30002a, \textcolor{comment}{// Processor in thermal MAX}}
\DoxyCodeLine{00140         PM\_FPU0\_STF = 0xc10a4, \textcolor{comment}{// FPU0 executed store instruction}}
\DoxyCodeLine{00141         PM\_FPU1\_FMA = 0xc008a, \textcolor{comment}{// FPU1 executed multiply-\/add instruction}}
\DoxyCodeLine{00142         PM\_LSU1\_REJECT\_LHS = 0x9008e, \textcolor{comment}{// LSU1 load hit store reject}}
\DoxyCodeLine{00143         PM\_DPU\_HELD\_INT = 0x310a8, \textcolor{comment}{// DISP unit held due to exception}}
\DoxyCodeLine{00144         PM\_THRD\_LLA\_BOTH\_CYC = 0x400008, \textcolor{comment}{// Both threads in Load Look Ahead}}
\DoxyCodeLine{00145         PM\_DPU\_HELD\_THERMAL\_COUNT = 0x10002b, \textcolor{comment}{// Periods DISP unit held due to thermal condition}}
\DoxyCodeLine{00146         PM\_PMC4\_REWIND = 0x100020, \textcolor{comment}{// PMC4 rewind event}}
\DoxyCodeLine{00147         PM\_DERAT\_REF\_16M = 0x382070, \textcolor{comment}{// DERAT reference for 16M page}}
\DoxyCodeLine{00148         PM\_FPU0\_FCONV = 0xd10a0, \textcolor{comment}{// FPU0 executed FCONV instruction}}
\DoxyCodeLine{00149         PM\_L2SA\_LD\_REQ\_DATA = 0x50480, \textcolor{comment}{// L2 slice A data load requests}}
\DoxyCodeLine{00150         PM\_DATA\_FROM\_MEM\_DP = 0x10005e, \textcolor{comment}{// Data loaded from double pump memory}}
\DoxyCodeLine{00151         PM\_MRK\_VMX\_FLOAT\_ISSUED = 0x70088, \textcolor{comment}{// Marked VMX instruction issued to float}}
\DoxyCodeLine{00152         PM\_MRK\_PTEG\_FROM\_L2MISS = 0x412054, \textcolor{comment}{// Marked PTEG loaded from L2 miss}}
\DoxyCodeLine{00153         PM\_THRD\_PRIO\_DIFF\_1or2\_CYC = 0x223040, \textcolor{comment}{// Cycles thread priority difference is 1 or 2}}
\DoxyCodeLine{00154         PM\_VMX0\_STALL = 0xb0084, \textcolor{comment}{// VMX0 stall}}
\DoxyCodeLine{00155         PM\_IC\_DEMAND\_L2\_BHT\_REDIRECT = 0x420ca, \textcolor{comment}{// L2 I cache demand request due to BHT redirect}}
\DoxyCodeLine{00156         PM\_LSU\_DERAT\_MISS = 0x20000e, \textcolor{comment}{// DERAT misses}}
\DoxyCodeLine{00157         PM\_FPU0\_SINGLE = 0xc10a6, \textcolor{comment}{// FPU0 executed single precision instruction}}
\DoxyCodeLine{00158         PM\_FPU\_ISSUE\_STEERING = 0x320c4, \textcolor{comment}{// FPU issue steering}}
\DoxyCodeLine{00159         PM\_THRD\_PRIO\_1\_CYC = 0x222040, \textcolor{comment}{// Cycles thread running at priority level 1}}
\DoxyCodeLine{00160         PM\_VMX\_COMPLEX\_ISSUED = 0x70084, \textcolor{comment}{// VMX instruction issued to complex}}
\DoxyCodeLine{00161         PM\_FPU\_ISSUE\_ST\_FOLDED = 0x320c2, \textcolor{comment}{// FPU issue a folded store}}
\DoxyCodeLine{00162         PM\_DFU\_FIN = 0xe0080, \textcolor{comment}{// DFU instruction finish}}
\DoxyCodeLine{00163         PM\_BR\_PRED\_CCACHE = 0x410a4, \textcolor{comment}{// Branch count cache prediction}}
\DoxyCodeLine{00164         PM\_MRK\_ST\_CMPL\_INT = 0x300006, \textcolor{comment}{// Marked store completed with intervention}}
\DoxyCodeLine{00165         PM\_FAB\_MMIO = 0x50186, \textcolor{comment}{// MMIO operation}}
\DoxyCodeLine{00166         PM\_MRK\_VMX\_SIMPLE\_ISSUED = 0x7008a, \textcolor{comment}{// Marked VMX instruction issued to simple}}
\DoxyCodeLine{00167         PM\_FPU\_STF = 0x3c1030, \textcolor{comment}{// FPU executed store instruction}}
\DoxyCodeLine{00168         PM\_MEM1\_DP\_CL\_WR\_GLOB = 0x5028c, \textcolor{comment}{// cacheline write setting dp to global side 1}}
\DoxyCodeLine{00169         PM\_MRK\_DATA\_FROM\_L3MISS = 0x303028, \textcolor{comment}{// Marked data loaded from L3 miss}}
\DoxyCodeLine{00170         PM\_GCT\_NOSLOT\_CYC = 0x100008, \textcolor{comment}{// Cycles no GCT slot allocated}}
\DoxyCodeLine{00171         PM\_L2\_ST\_REQ\_DATA = 0x250432, \textcolor{comment}{// L2 data store requests}}
\DoxyCodeLine{00172         PM\_INST\_TABLEWALK\_COUNT = 0x920cb, \textcolor{comment}{// Periods doing instruction tablewalks}}
\DoxyCodeLine{00173         PM\_PTEG\_FROM\_L35\_SHR = 0x21304e, \textcolor{comment}{// PTEG loaded from L3.5 shared}}
\DoxyCodeLine{00174         PM\_DPU\_HELD\_ISYNC = 0x2008a, \textcolor{comment}{// DISP unit held due to ISYNC}}
\DoxyCodeLine{00175         PM\_MRK\_DATA\_FROM\_L25\_SHR = 0x40304e, \textcolor{comment}{// Marked data loaded from L2.5 shared}}
\DoxyCodeLine{00176         PM\_L3SA\_HIT = 0x50082, \textcolor{comment}{// L3 slice A hits}}
\DoxyCodeLine{00177         PM\_DERAT\_MISS\_16G = 0x492070, \textcolor{comment}{// DERAT misses for 16G page}}
\DoxyCodeLine{00178         PM\_DATA\_PTEG\_2ND\_HALF = 0x910a2, \textcolor{comment}{// Data table walk matched in second half priÂ­mary PTEG}}
\DoxyCodeLine{00179         PM\_L2SA\_ST\_REQ = 0x50484, \textcolor{comment}{// L2 slice A store requests}}
\DoxyCodeLine{00180         PM\_INST\_FROM\_LMEM = 0x442042, \textcolor{comment}{// Instruction fetched from local memory}}
\DoxyCodeLine{00181         PM\_IC\_DEMAND\_L2\_BR\_REDIRECT = 0x420cc, \textcolor{comment}{// L2 I cache demand request due to branch redirect}}
\DoxyCodeLine{00182         PM\_PTEG\_FROM\_L2 = 0x113048, \textcolor{comment}{// PTEG loaded from L2}}
\DoxyCodeLine{00183         PM\_DATA\_PTEG\_1ST\_HALF = 0x910a0, \textcolor{comment}{// Data table walk matched in first half primary PTEG}}
\DoxyCodeLine{00184         PM\_BR\_MPRED\_COUNT = 0x410aa, \textcolor{comment}{// Branch misprediction due to count prediction}}
\DoxyCodeLine{00185         PM\_IERAT\_MISS\_4K = 0x492076, \textcolor{comment}{// IERAT misses for 4K page}}
\DoxyCodeLine{00186         PM\_THRD\_BOTH\_RUN\_COUNT = 0x400005, \textcolor{comment}{// Periods both threads in run cycles}}
\DoxyCodeLine{00187         PM\_LSU\_REJECT\_ULD = 0x190030, \textcolor{comment}{// Unaligned load reject}}
\DoxyCodeLine{00188         PM\_DATA\_FROM\_DL2L3\_MOD\_CYC = 0x40002a, \textcolor{comment}{// Load latency from distant L2 or L3 modified}}
\DoxyCodeLine{00189         PM\_MRK\_PTEG\_FROM\_RL2L3\_MOD = 0x112044, \textcolor{comment}{// Marked PTEG loaded from remote L2 or L3 modified}}
\DoxyCodeLine{00190         PM\_FPU0\_FLOP = 0xc0086, \textcolor{comment}{// FPU0 executed 1FLOP}}
\DoxyCodeLine{00191         PM\_FPU0\_FEST = 0xd10a6, \textcolor{comment}{// FPU0 executed FEST instruction}}
\DoxyCodeLine{00192         PM\_MRK\_LSU0\_REJECT\_LHS = 0x930e6, \textcolor{comment}{// LSU0 marked load hit store reject}}
\DoxyCodeLine{00193         PM\_VMX\_RESULT\_SAT\_1 = 0xb0086, \textcolor{comment}{// 1}}
\DoxyCodeLine{00194         PM\_NO\_ITAG\_CYC = 0x40088, \textcolor{comment}{// Cyles no ITAG available}}
\DoxyCodeLine{00195         PM\_LSU1\_REJECT\_NO\_SCRATCH = 0xa10aa, \textcolor{comment}{// LSU1 reject due to scratch register not available}}
\DoxyCodeLine{00196         PM\_0INST\_FETCH = 0x40080, \textcolor{comment}{// No instructions fetched}}
\DoxyCodeLine{00197         PM\_DPU\_WT\_BR\_MPRED = 0x40000c, \textcolor{comment}{// Cycles DISP unit is stalled due to branch misprediction}}
\DoxyCodeLine{00198         PM\_L1\_PREF = 0x810a4, \textcolor{comment}{// L1 cache data prefetches}}
\DoxyCodeLine{00199         PM\_VMX\_FLOAT\_MULTICYCLE = 0xb0082, \textcolor{comment}{// VMX multi-\/cycle floating point instruction issued}}
\DoxyCodeLine{00200         PM\_DATA\_FROM\_L25\_SHR\_CYC = 0x200024, \textcolor{comment}{// Load latency from L2.5 shared}}
\DoxyCodeLine{00201         PM\_DATA\_FROM\_L3 = 0x300058, \textcolor{comment}{// Data loaded from L3}}
\DoxyCodeLine{00202         PM\_PMC2\_OVERFLOW = 0x300014, \textcolor{comment}{// PMC2 Overflow}}
\DoxyCodeLine{00203         PM\_VMX0\_LD\_WRBACK = 0x60084, \textcolor{comment}{// VMX0 load writeback valid}}
\DoxyCodeLine{00204         PM\_FPU0\_DENORM = 0xc10a2, \textcolor{comment}{// FPU0 received denormalized data}}
\DoxyCodeLine{00205         PM\_INST\_FETCH\_CYC = 0x420c8, \textcolor{comment}{// Cycles at least 1 instruction fetched}}
\DoxyCodeLine{00206         PM\_LSU\_LDF = 0x280032, \textcolor{comment}{// LSU executed Floating Point load instruction}}
\DoxyCodeLine{00207         PM\_LSU\_REJECT\_L2\_CORR = 0x1a1034, \textcolor{comment}{// LSU reject due to L2 correctable error}}
\DoxyCodeLine{00208         PM\_DERAT\_REF\_64K = 0x282070, \textcolor{comment}{// DERAT reference for 64K page}}
\DoxyCodeLine{00209         PM\_THRD\_PRIO\_3\_CYC = 0x422040, \textcolor{comment}{// Cycles thread running at priority level 3}}
\DoxyCodeLine{00210         PM\_FPU\_FMA = 0x2c0030, \textcolor{comment}{// FPU executed multiply-\/add instruction}}
\DoxyCodeLine{00211         PM\_INST\_FROM\_L35\_MOD = 0x142046, \textcolor{comment}{// Instruction fetched from L3.5 modified}}
\DoxyCodeLine{00212         PM\_DFU\_CONV = 0xe008e, \textcolor{comment}{// DFU convert from fixed op}}
\DoxyCodeLine{00213         PM\_INST\_FROM\_L25\_MOD = 0x342046, \textcolor{comment}{// Instruction fetched from L2.5 modified}}
\DoxyCodeLine{00214         PM\_PTEG\_FROM\_L35\_MOD = 0x11304e, \textcolor{comment}{// PTEG loaded from L3.5 modified}}
\DoxyCodeLine{00215         PM\_MRK\_VMX\_ST\_ISSUED = 0xb0088, \textcolor{comment}{// Marked VMX store issued}}
\DoxyCodeLine{00216         PM\_VMX\_FLOAT\_ISSUED = 0x70080, \textcolor{comment}{// VMX instruction issued to float}}
\DoxyCodeLine{00217         PM\_LSU0\_REJECT\_L2\_CORR = 0xa10a0, \textcolor{comment}{// LSU0 reject due to L2 correctable error}}
\DoxyCodeLine{00218         PM\_THRD\_L2MISS = 0x310a0, \textcolor{comment}{// Thread in L2 miss}}
\DoxyCodeLine{00219         PM\_FPU\_FCONV = 0x1d1034, \textcolor{comment}{// FPU executed FCONV instruction}}
\DoxyCodeLine{00220         PM\_FPU\_FXMULT = 0x1d0032, \textcolor{comment}{// FPU executed fixed point multiplication}}
\DoxyCodeLine{00221         PM\_FPU1\_FRSP = 0xd10aa, \textcolor{comment}{// FPU1 executed FRSP instruction}}
\DoxyCodeLine{00222         PM\_MRK\_DERAT\_REF\_16M = 0x382044, \textcolor{comment}{// Marked DERAT reference for 16M page}}
\DoxyCodeLine{00223         PM\_L2SB\_CASTOUT\_SHR = 0x5068a, \textcolor{comment}{// L2 slice B castouts -\/ Shared}}
\DoxyCodeLine{00224         PM\_THRD\_ONE\_RUN\_COUNT = 0x1000fb, \textcolor{comment}{// Periods one of the threads in run cycles}}
\DoxyCodeLine{00225         PM\_INST\_FROM\_RMEM = 0x342042, \textcolor{comment}{// Instruction fetched from remote memory}}
\DoxyCodeLine{00226         PM\_LSU\_BOTH\_BUS = 0x810aa, \textcolor{comment}{// Both data return buses busy simultaneously}}
\DoxyCodeLine{00227         PM\_FPU1\_FSQRT\_FDIV = 0xc008c, \textcolor{comment}{// FPU1 executed FSQRT or FDIV instruction}}
\DoxyCodeLine{00228         PM\_L2\_LD\_REQ\_INST = 0x150530, \textcolor{comment}{// L2 instruction load requests}}
\DoxyCodeLine{00229         PM\_MRK\_PTEG\_FROM\_L35\_SHR = 0x212046, \textcolor{comment}{// Marked PTEG loaded from L3.5 shared}}
\DoxyCodeLine{00230         PM\_BR\_PRED\_CR = 0x410a2, \textcolor{comment}{// A conditional branch was predicted}}
\DoxyCodeLine{00231         PM\_MRK\_LSU0\_REJECT\_ULD = 0x930e0, \textcolor{comment}{// LSU0 marked unaligned load reject}}
\DoxyCodeLine{00232         PM\_LSU\_REJECT = 0x4a1030, \textcolor{comment}{// LSU reject}}
\DoxyCodeLine{00233         PM\_LSU\_REJECT\_LHS\_BOTH = 0x290038, \textcolor{comment}{// Load hit store reject both units}}
\DoxyCodeLine{00234         PM\_GXO\_ADDR\_CYC\_BUSY = 0x50382, \textcolor{comment}{// Outbound GX address utilization (\# of cycles address out is valid)}}
\DoxyCodeLine{00235         PM\_LSU\_SRQ\_EMPTY\_COUNT = 0x40001d, \textcolor{comment}{// Periods SRQ empty}}
\DoxyCodeLine{00236         PM\_PTEG\_FROM\_L3 = 0x313048, \textcolor{comment}{// PTEG loaded from L3}}
\DoxyCodeLine{00237         PM\_VMX0\_LD\_ISSUED = 0x60082, \textcolor{comment}{// VMX0 load issued}}
\DoxyCodeLine{00238         PM\_FXU\_PIPELINED\_MULT\_DIV = 0x210ae, \textcolor{comment}{// Fix point multiply/divide pipelined}}
\DoxyCodeLine{00239         PM\_FPU1\_STF = 0xc10ac, \textcolor{comment}{// FPU1 executed store instruction}}
\DoxyCodeLine{00240         PM\_DFU\_ADD = 0xe008c, \textcolor{comment}{// DFU add type instruction}}
\DoxyCodeLine{00241         PM\_MEM\_DP\_CL\_WR\_GLOB = 0x250232, \textcolor{comment}{// cache line write setting double pump state to global}}
\DoxyCodeLine{00242         PM\_MRK\_LSU1\_REJECT\_ULD = 0x930e8, \textcolor{comment}{// LSU1 marked unaligned load reject}}
\DoxyCodeLine{00243         PM\_ITLB\_REF = 0x920c2, \textcolor{comment}{// Instruction TLB reference}}
\DoxyCodeLine{00244         PM\_LSU0\_REJECT\_L2MISS = 0x90084, \textcolor{comment}{// LSU0 L2 miss reject}}
\DoxyCodeLine{00245         PM\_DATA\_FROM\_L35\_SHR = 0x20005a, \textcolor{comment}{// Data loaded from L3.5 shared}}
\DoxyCodeLine{00246         PM\_MRK\_DATA\_FROM\_RL2L3\_MOD = 0x10304c, \textcolor{comment}{// Marked data loaded from remote L2 or L3 modified}}
\DoxyCodeLine{00247         PM\_FPU0\_FPSCR = 0xd0084, \textcolor{comment}{// FPU0 executed FPSCR instruction}}
\DoxyCodeLine{00248         PM\_DATA\_FROM\_L2 = 0x100058, \textcolor{comment}{// Data loaded from L2}}
\DoxyCodeLine{00249         PM\_DPU\_HELD\_XER = 0x20088, \textcolor{comment}{// DISP unit held due to XER dependency}}
\DoxyCodeLine{00250         PM\_FAB\_NODE\_PUMP = 0x50188, \textcolor{comment}{// Node pump operation}}
\DoxyCodeLine{00251         PM\_VMX\_RESULT\_SAT\_0\_1 = 0xb008e, \textcolor{comment}{// VMX valid result with sat bit is set (0-\/>1)}}
\DoxyCodeLine{00252         PM\_LD\_REF\_L1 = 0x80082, \textcolor{comment}{// L1 D cache load references}}
\DoxyCodeLine{00253         PM\_TLB\_REF = 0x920c8, \textcolor{comment}{// TLB reference}}
\DoxyCodeLine{00254         PM\_DC\_PREF\_OUT\_OF\_STREAMS = 0x810a0, \textcolor{comment}{// D cache out of streams}}
\DoxyCodeLine{00255         PM\_FLUSH\_FPU = 0x230ec, \textcolor{comment}{// Flush caused by FPU exception}}
\DoxyCodeLine{00256         PM\_MEM1\_DP\_CL\_WR\_LOC = 0x5028e, \textcolor{comment}{// cacheline write setting dp to local side 1}}
\DoxyCodeLine{00257         PM\_L2SB\_LD\_HIT = 0x5078a, \textcolor{comment}{// L2 slice B load hits}}
\DoxyCodeLine{00258         PM\_FAB\_DCLAIM = 0x50184, \textcolor{comment}{// Dclaim operation}}
\DoxyCodeLine{00259         PM\_MEM\_DP\_CL\_WR\_LOC = 0x150232, \textcolor{comment}{// cache line write setting double pump state to local}}
\DoxyCodeLine{00260         PM\_BR\_MPRED\_CR = 0x410a8, \textcolor{comment}{// Branch mispredictions due to CR bit setting}}
\DoxyCodeLine{00261         PM\_LSU\_REJECT\_EXTERN = 0x3a1030, \textcolor{comment}{// LSU external reject request}}
\DoxyCodeLine{00262         PM\_DATA\_FROM\_RL2L3\_MOD = 0x10005c, \textcolor{comment}{// Data loaded from remote L2 or L3 modified}}
\DoxyCodeLine{00263         PM\_DPU\_HELD\_RU\_WQ = 0x2008e, \textcolor{comment}{// DISP unit held due to RU FXU write queue full}}
\DoxyCodeLine{00264         PM\_LD\_MISS\_L1 = 0x80080, \textcolor{comment}{// L1 D cache load misses}}
\DoxyCodeLine{00265         PM\_DC\_INV\_L2 = 0x150632, \textcolor{comment}{// L1 D cache entries invalidated from L2}}
\DoxyCodeLine{00266         PM\_MRK\_PTEG\_FROM\_RMEM = 0x312042, \textcolor{comment}{// Marked PTEG loaded from remote memory}}
\DoxyCodeLine{00267         PM\_FPU\_FIN = 0x1d0030, \textcolor{comment}{// FPU produced a result}}
\DoxyCodeLine{00268         PM\_FXU0\_FIN = 0x300016, \textcolor{comment}{// FXU0 produced a result}}
\DoxyCodeLine{00269         PM\_DPU\_HELD\_FPQ = 0x20086, \textcolor{comment}{// DISP unit held due to FPU issue queue full}}
\DoxyCodeLine{00270         PM\_GX\_DMA\_READ = 0x5038c, \textcolor{comment}{// DMA Read Request}}
\DoxyCodeLine{00271         PM\_LSU1\_REJECT\_PARTIAL\_SECTOR = 0xa008e, \textcolor{comment}{// LSU1 reject due to partial sector valid}}
\DoxyCodeLine{00272         PM\_0INST\_FETCH\_COUNT = 0x40081, \textcolor{comment}{// Periods with no instructions fetched}}
\DoxyCodeLine{00273         PM\_PMC5\_OVERFLOW = 0x100024, \textcolor{comment}{// PMC5 Overflow}}
\DoxyCodeLine{00274         PM\_L2SB\_LD\_REQ = 0x50788, \textcolor{comment}{// L2 slice B load requests}}
\DoxyCodeLine{00275         PM\_THRD\_PRIO\_DIFF\_0\_CYC = 0x123040, \textcolor{comment}{// Cycles no thread priority difference}}
\DoxyCodeLine{00276         PM\_DATA\_FROM\_RMEM = 0x30005e, \textcolor{comment}{// Data loaded from remote memory}}
\DoxyCodeLine{00277         PM\_LSU\_LMQ\_SRQ\_EMPTY\_BOTH\_CYC = 0x30001c, \textcolor{comment}{// Cycles both threads LMQ and SRQ empty}}
\DoxyCodeLine{00278         PM\_ST\_REF\_L1\_BOTH = 0x280038, \textcolor{comment}{// Both units L1 D cache store reference}}
\DoxyCodeLine{00279         PM\_VMX\_PERMUTE\_ISSUED = 0x70086, \textcolor{comment}{// VMX instruction issued to permute}}
\DoxyCodeLine{00280         PM\_BR\_TAKEN = 0x200052, \textcolor{comment}{// Branches taken}}
\DoxyCodeLine{00281         PM\_FAB\_DMA = 0x5018c, \textcolor{comment}{// DMA operation}}
\DoxyCodeLine{00282         PM\_GCT\_EMPTY\_COUNT = 0x200009, \textcolor{comment}{// Periods GCT empty}}
\DoxyCodeLine{00283         PM\_FPU1\_SINGLE = 0xc10ae, \textcolor{comment}{// FPU1 executed single precision instruction}}
\DoxyCodeLine{00284         PM\_L2SA\_CASTOUT\_SHR = 0x50682, \textcolor{comment}{// L2 slice A castouts -\/ Shared}}
\DoxyCodeLine{00285         PM\_L3SB\_REF = 0x50088, \textcolor{comment}{// L3 slice B references}}
\DoxyCodeLine{00286         PM\_FPU0\_FRSP = 0xd10a2, \textcolor{comment}{// FPU0 executed FRSP instruction}}
\DoxyCodeLine{00287         PM\_PMC4\_SAVED = 0x300022, \textcolor{comment}{// PMC4 rewind value saved}}
\DoxyCodeLine{00288         PM\_L2SA\_DC\_INV = 0x50686, \textcolor{comment}{// L2 slice A D cache invalidate}}
\DoxyCodeLine{00289         PM\_GXI\_ADDR\_CYC\_BUSY = 0x50388, \textcolor{comment}{// Inbound GX address utilization (\# of cycle address is in valid)}}
\DoxyCodeLine{00290         PM\_FPU0\_FMA = 0xc0082, \textcolor{comment}{// FPU0 executed multiply-\/add instruction}}
\DoxyCodeLine{00291         PM\_SLB\_MISS = 0x183034, \textcolor{comment}{// SLB misses}}
\DoxyCodeLine{00292         PM\_MRK\_ST\_GPS = 0x200006, \textcolor{comment}{// Marked store sent to GPS}}
\DoxyCodeLine{00293         PM\_DERAT\_REF\_4K = 0x182070, \textcolor{comment}{// DERAT reference for 4K page}}
\DoxyCodeLine{00294         PM\_L2\_CASTOUT\_SHR = 0x250630, \textcolor{comment}{// L2 castouts -\/ Shared (T}}
\DoxyCodeLine{00295         PM\_DPU\_HELD\_STCX\_CR = 0x2008c, \textcolor{comment}{// DISP unit held due to STCX updating CR}}
\DoxyCodeLine{00296         PM\_FPU0\_ST\_FOLDED = 0xd10a4, \textcolor{comment}{// FPU0 folded store}}
\DoxyCodeLine{00297         PM\_MRK\_DATA\_FROM\_L21 = 0x203048, \textcolor{comment}{// Marked data loaded from private L2 other core}}
\DoxyCodeLine{00298         PM\_THRD\_PRIO\_DIFF\_minus3or4\_CYC = 0x323046, \textcolor{comment}{// Cycles thread priority difference is -\/3 or -\/4}}
\DoxyCodeLine{00299         PM\_DATA\_FROM\_L35\_MOD = 0x10005a, \textcolor{comment}{// Data loaded from L3.5 modified}}
\DoxyCodeLine{00300         PM\_DATA\_FROM\_DL2L3\_SHR = 0x30005c, \textcolor{comment}{// Data loaded from distant L2 or L3 shared}}
\DoxyCodeLine{00301         PM\_GXI\_DATA\_CYC\_BUSY = 0x5038a, \textcolor{comment}{// Inbound GX Data utilization (\# of cycle data in is valid)}}
\DoxyCodeLine{00302         PM\_LSU\_REJECT\_STEAL = 0x9008c, \textcolor{comment}{// LSU reject due to steal}}
\DoxyCodeLine{00303         PM\_ST\_FIN = 0x100054, \textcolor{comment}{// Store instructions finished}}
\DoxyCodeLine{00304         PM\_DPU\_HELD\_CR\_LOGICAL = 0x3008e, \textcolor{comment}{// DISP unit held due to CR}}
\DoxyCodeLine{00305         PM\_THRD\_SEL\_T0 = 0x310a6, \textcolor{comment}{// Decode selected thread 0}}
\DoxyCodeLine{00306         PM\_PTEG\_RELOAD\_VALID = 0x130e8, \textcolor{comment}{// TLB reload valid}}
\DoxyCodeLine{00307         PM\_L2\_PREF\_ST = 0x810a8, \textcolor{comment}{// L2 cache prefetches}}
\DoxyCodeLine{00308         PM\_MRK\_STCX\_FAIL = 0x830e4, \textcolor{comment}{// Marked STCX failed}}
\DoxyCodeLine{00309         PM\_LSU0\_REJECT\_LHS = 0x90086, \textcolor{comment}{// LSU0 load hit store reject}}
\DoxyCodeLine{00310         PM\_DFU\_EXP\_EQ = 0xe0084, \textcolor{comment}{// DFU operand exponents are equal for add type}}
\DoxyCodeLine{00311         PM\_DPU\_HELD\_FP\_FX\_MULT = 0x210a8, \textcolor{comment}{// DISP unit held due to non fixed multiple/divide after fixed multiply/divide}}
\DoxyCodeLine{00312         PM\_L2\_LD\_MISS\_DATA = 0x250430, \textcolor{comment}{// L2 data load misses}}
\DoxyCodeLine{00313         PM\_DATA\_FROM\_L35\_MOD\_CYC = 0x400026, \textcolor{comment}{// Load latency from L3.5 modified}}
\DoxyCodeLine{00314         PM\_FLUSH\_FXU = 0x230ea, \textcolor{comment}{// Flush caused by FXU exception}}
\DoxyCodeLine{00315         PM\_FPU\_ISSUE\_1 = 0x320c8, \textcolor{comment}{// FPU issue 1 per cycle}}
\DoxyCodeLine{00316         PM\_DATA\_FROM\_LMEM\_CYC = 0x20002c, \textcolor{comment}{// Load latency from local memory}}
\DoxyCodeLine{00317         PM\_DPU\_HELD\_LSU\_SOPS = 0x30080, \textcolor{comment}{// DISP unit held due to LSU slow ops (sync}}
\DoxyCodeLine{00318         PM\_INST\_PTEG\_2ND\_HALF = 0x910aa, \textcolor{comment}{// Instruction table walk matched in second half primary PTEG}}
\DoxyCodeLine{00319         PM\_THRESH\_TIMEO = 0x300018, \textcolor{comment}{// Threshold timeout}}
\DoxyCodeLine{00320         PM\_LSU\_REJECT\_UST\_BOTH = 0x190036, \textcolor{comment}{// Unaligned store reject both units}}
\DoxyCodeLine{00321         PM\_LSU\_REJECT\_FAST = 0x30003e, \textcolor{comment}{// LSU fast reject}}
\DoxyCodeLine{00322         PM\_DPU\_HELD\_THRD\_PRIO = 0x3008a, \textcolor{comment}{// DISP unit held due to lower priority thread}}
\DoxyCodeLine{00323         PM\_L2\_PREF\_LD = 0x810a6, \textcolor{comment}{// L2 cache prefetches}}
\DoxyCodeLine{00324         PM\_FPU\_FEST = 0x4d1030, \textcolor{comment}{// FPU executed FEST instruction}}
\DoxyCodeLine{00325         PM\_MRK\_DATA\_FROM\_RMEM = 0x30304a, \textcolor{comment}{// Marked data loaded from remote memory}}
\DoxyCodeLine{00326         PM\_LD\_MISS\_L1\_CYC = 0x10000c, \textcolor{comment}{// L1 data load miss cycles}}
\DoxyCodeLine{00327         PM\_DERAT\_MISS\_4K = 0x192070, \textcolor{comment}{// DERAT misses for 4K page}}
\DoxyCodeLine{00328         PM\_DPU\_HELD\_COMPLETION = 0x210ac, \textcolor{comment}{// DISP unit held due to completion holding dispatch}}
\DoxyCodeLine{00329         PM\_FPU\_ISSUE\_STALL\_ST = 0x320ce, \textcolor{comment}{// FPU issue stalled due to store}}
\DoxyCodeLine{00330         PM\_L2SB\_DC\_INV = 0x5068e, \textcolor{comment}{// L2 slice B D cache invalidate}}
\DoxyCodeLine{00331         PM\_PTEG\_FROM\_L25\_SHR = 0x41304e, \textcolor{comment}{// PTEG loaded from L2.5 shared}}
\DoxyCodeLine{00332         PM\_PTEG\_FROM\_DL2L3\_MOD = 0x41304c, \textcolor{comment}{// PTEG loaded from distant L2 or L3 modified}}
\DoxyCodeLine{00333         PM\_FAB\_CMD\_RETRIED = 0x250130, \textcolor{comment}{// Fabric command retried}}
\DoxyCodeLine{00334         PM\_BR\_PRED\_LSTACK = 0x410a6, \textcolor{comment}{// A conditional branch was predicted}}
\DoxyCodeLine{00335         PM\_GXO\_DATA\_CYC\_BUSY = 0x50384, \textcolor{comment}{// Outbound GX Data utilization (\# of cycles data out is valid)}}
\DoxyCodeLine{00336         PM\_DFU\_SUBNORM = 0xe0086, \textcolor{comment}{// DFU result is a subnormal}}
\DoxyCodeLine{00337         PM\_FPU\_ISSUE\_OOO = 0x320c0, \textcolor{comment}{// FPU issue out-\/of-\/order}}
\DoxyCodeLine{00338         PM\_LSU\_REJECT\_ULD\_BOTH = 0x290036, \textcolor{comment}{// Unaligned load reject both units}}
\DoxyCodeLine{00339         PM\_L2SB\_ST\_MISS = 0x5048e, \textcolor{comment}{// L2 slice B store misses}}
\DoxyCodeLine{00340         PM\_DATA\_FROM\_L25\_MOD\_CYC = 0x400024, \textcolor{comment}{// Load latency from L2.5 modified}}
\DoxyCodeLine{00341         PM\_INST\_PTEG\_1ST\_HALF = 0x910a8, \textcolor{comment}{// Instruction table walk matched in first half primary PTEG}}
\DoxyCodeLine{00342         PM\_DERAT\_MISS\_16M = 0x392070, \textcolor{comment}{// DERAT misses for 16M page}}
\DoxyCodeLine{00343         PM\_GX\_DMA\_WRITE = 0x5038e, \textcolor{comment}{// All DMA Write Requests (including dma wrt lgcy)}}
\DoxyCodeLine{00344         PM\_MRK\_PTEG\_FROM\_DL2L3\_MOD = 0x412044, \textcolor{comment}{// Marked PTEG loaded from distant L2 or L3 modified}}
\DoxyCodeLine{00345         PM\_MEM1\_DP\_RQ\_GLOB\_LOC = 0x50288, \textcolor{comment}{// Memory read queue marking cache line double pump state from global to local side 1}}
\DoxyCodeLine{00346         PM\_L2SB\_LD\_REQ\_DATA = 0x50488, \textcolor{comment}{// L2 slice B data load requests}}
\DoxyCodeLine{00347         PM\_L2SA\_LD\_MISS\_INST = 0x50582, \textcolor{comment}{// L2 slice A instruction load misses}}
\DoxyCodeLine{00348         PM\_MRK\_LSU0\_REJECT\_L2MISS = 0x930e4, \textcolor{comment}{// LSU0 marked L2 miss reject}}
\DoxyCodeLine{00349         PM\_MRK\_IFU\_FIN = 0x20000a, \textcolor{comment}{// Marked instruction IFU processing finished}}
\DoxyCodeLine{00350         PM\_INST\_FROM\_L3 = 0x342040, \textcolor{comment}{// Instruction fetched from L3}}
\DoxyCodeLine{00351         PM\_FXU1\_FIN = 0x400016, \textcolor{comment}{// FXU1 produced a result}}
\DoxyCodeLine{00352         PM\_THRD\_PRIO\_4\_CYC = 0x422046, \textcolor{comment}{// Cycles thread running at priority level 4}}
\DoxyCodeLine{00353         PM\_MRK\_DATA\_FROM\_L35\_MOD = 0x10304e, \textcolor{comment}{// Marked data loaded from L3.5 modified}}
\DoxyCodeLine{00354         PM\_LSU\_REJECT\_SET\_MPRED = 0x2a0032, \textcolor{comment}{// LSU reject due to mispredicted set}}
\DoxyCodeLine{00355         PM\_MRK\_DERAT\_MISS\_16G = 0x492044, \textcolor{comment}{// Marked DERAT misses for 16G page}}
\DoxyCodeLine{00356         PM\_FPU0\_FXDIV = 0xc10a0, \textcolor{comment}{// FPU0 executed fixed point division}}
\DoxyCodeLine{00357         PM\_MRK\_LSU1\_REJECT\_UST = 0x930ea, \textcolor{comment}{// LSU1 marked unaligned store reject}}
\DoxyCodeLine{00358         PM\_FPU\_ISSUE\_DIV\_SQRT\_OVERLAP = 0x320cc, \textcolor{comment}{// FPU divide/sqrt overlapped with other divide/sqrt}}
\DoxyCodeLine{00359         PM\_INST\_FROM\_L35\_SHR = 0x242046, \textcolor{comment}{// Instruction fetched from L3.5 shared}}
\DoxyCodeLine{00360         PM\_MRK\_LSU\_REJECT\_LHS = 0x493030, \textcolor{comment}{// Marked load hit store reject}}
\DoxyCodeLine{00361         PM\_LSU\_LMQ\_FULL\_CYC = 0x810ac, \textcolor{comment}{// Cycles LMQ full}}
\DoxyCodeLine{00362         PM\_SYNC\_COUNT = 0x920cd, \textcolor{comment}{// SYNC instructions completed}}
\DoxyCodeLine{00363         PM\_MEM0\_DP\_RQ\_LOC\_GLOB = 0x50282, \textcolor{comment}{// Memory read queue marking cache line double pump state from local to global side 0}}
\DoxyCodeLine{00364         PM\_L2SA\_CASTOUT\_MOD = 0x50680, \textcolor{comment}{// L2 slice A castouts -\/ Modified}}
\DoxyCodeLine{00365         PM\_LSU\_LMQ\_SRQ\_EMPTY\_BOTH\_COUNT = 0x30001d, \textcolor{comment}{// Periods both threads LMQ and SRQ empty}}
\DoxyCodeLine{00366         PM\_PTEG\_FROM\_MEM\_DP = 0x11304a, \textcolor{comment}{// PTEG loaded from double pump memory}}
\DoxyCodeLine{00367         PM\_LSU\_REJECT\_SLOW = 0x20003e, \textcolor{comment}{// LSU slow reject}}
\DoxyCodeLine{00368         PM\_PTEG\_FROM\_L25\_MOD = 0x31304e, \textcolor{comment}{// PTEG loaded from L2.5 modified}}
\DoxyCodeLine{00369         PM\_THRD\_PRIO\_7\_CYC = 0x122046, \textcolor{comment}{// Cycles thread running at priority level 7}}
\DoxyCodeLine{00370         PM\_MRK\_PTEG\_FROM\_RL2L3\_SHR = 0x212044, \textcolor{comment}{// Marked PTEG loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00371         PM\_ST\_REQ\_L2 = 0x250732, \textcolor{comment}{// L2 store requests}}
\DoxyCodeLine{00372         PM\_ST\_REF\_L1 = 0x80086, \textcolor{comment}{// L1 D cache store references}}
\DoxyCodeLine{00373         PM\_FPU\_ISSUE\_STALL\_THRD = 0x330e0, \textcolor{comment}{// FPU issue stalled due to thread resource conflict}}
\DoxyCodeLine{00374         PM\_RUN\_COUNT = 0x10000b, \textcolor{comment}{// Run Periods}}
\DoxyCodeLine{00375         PM\_RUN\_CYC = 0x10000a, \textcolor{comment}{// Run cycles}}
\DoxyCodeLine{00376         PM\_PTEG\_FROM\_RMEM = 0x31304a, \textcolor{comment}{// PTEG loaded from remote memory}}
\DoxyCodeLine{00377         PM\_LSU0\_LDF = 0x80084, \textcolor{comment}{// LSU0 executed Floating Point load instruction}}
\DoxyCodeLine{00378         PM\_ST\_MISS\_L1 = 0x80088, \textcolor{comment}{// L1 D cache store misses}}
\DoxyCodeLine{00379         PM\_INST\_FROM\_DL2L3\_SHR = 0x342044, \textcolor{comment}{// Instruction fetched from distant L2 or L3 shared}}
\DoxyCodeLine{00380         PM\_L2SA\_IC\_INV = 0x50684, \textcolor{comment}{// L2 slice A I cache invalidate}}
\DoxyCodeLine{00381         PM\_THRD\_ONE\_RUN\_CYC = 0x100016, \textcolor{comment}{// One of the threads in run cycles}}
\DoxyCodeLine{00382         PM\_L2SB\_LD\_REQ\_INST = 0x50588, \textcolor{comment}{// L2 slice B instruction load requests}}
\DoxyCodeLine{00383         PM\_MRK\_DATA\_FROM\_L25\_MOD = 0x30304e, \textcolor{comment}{// Marked data loaded from L2.5 modified}}
\DoxyCodeLine{00384         PM\_DPU\_HELD\_XTHRD = 0x30082, \textcolor{comment}{// DISP unit held due to cross thread resource conflicts}}
\DoxyCodeLine{00385         PM\_L2SB\_ST\_REQ = 0x5048c, \textcolor{comment}{// L2 slice B store requests}}
\DoxyCodeLine{00386         PM\_INST\_FROM\_L21 = 0x242040, \textcolor{comment}{// Instruction fetched from private L2 other core}}
\DoxyCodeLine{00387         PM\_INST\_FROM\_L3MISS = 0x342054, \textcolor{comment}{// Instruction fetched missed L3}}
\DoxyCodeLine{00388         PM\_L3SB\_HIT = 0x5008a, \textcolor{comment}{// L3 slice B hits}}
\DoxyCodeLine{00389         PM\_EE\_OFF\_EXT\_INT = 0x230ee, \textcolor{comment}{// Cycles MSR(EE) bit off and external interrupt pending}}
\DoxyCodeLine{00390         PM\_INST\_FROM\_DL2L3\_MOD = 0x442044, \textcolor{comment}{// Instruction fetched from distant L2 or L3 modified}}
\DoxyCodeLine{00391         PM\_PMC6\_OVERFLOW = 0x300024, \textcolor{comment}{// PMC6 Overflow}}
\DoxyCodeLine{00392         PM\_FPU\_FLOP = 0x1c0032, \textcolor{comment}{// FPU executed 1FLOP}}
\DoxyCodeLine{00393         PM\_FXU\_BUSY = 0x200050, \textcolor{comment}{// FXU busy}}
\DoxyCodeLine{00394         PM\_FPU1\_FLOP = 0xc008e, \textcolor{comment}{// FPU1 executed 1FLOP}}
\DoxyCodeLine{00395         PM\_IC\_RELOAD\_SHR = 0x4008e, \textcolor{comment}{// I cache line reloading to be shared by threads}}
\DoxyCodeLine{00396         PM\_INST\_TABLEWALK\_CYC = 0x920ca, \textcolor{comment}{// Cycles doing instruction tablewalks}}
\DoxyCodeLine{00397         PM\_DATA\_FROM\_RL2L3\_MOD\_CYC = 0x400028, \textcolor{comment}{// Load latency from remote L2 or L3 modified}}
\DoxyCodeLine{00398         PM\_THRD\_PRIO\_DIFF\_5or6\_CYC = 0x423040, \textcolor{comment}{// Cycles thread priority difference is 5 or 6}}
\DoxyCodeLine{00399         PM\_IBUF\_FULL\_CYC = 0x40084, \textcolor{comment}{// Cycles instruction buffer full}}
\DoxyCodeLine{00400         PM\_L2SA\_LD\_REQ = 0x50780, \textcolor{comment}{// L2 slice A load requests}}
\DoxyCodeLine{00401         PM\_VMX1\_LD\_WRBACK = 0x6008c, \textcolor{comment}{// VMX1 load writeback valid}}
\DoxyCodeLine{00402         PM\_MRK\_FPU\_FIN = 0x2d0030, \textcolor{comment}{// Marked instruction FPU processing finished}}
\DoxyCodeLine{00403         PM\_THRD\_PRIO\_5\_CYC = 0x322046, \textcolor{comment}{// Cycles thread running at priority level 5}}
\DoxyCodeLine{00404         PM\_DFU\_BACK2BACK = 0xe0082, \textcolor{comment}{// DFU back to back operations executed}}
\DoxyCodeLine{00405         PM\_MRK\_DATA\_FROM\_LMEM = 0x40304a, \textcolor{comment}{// Marked data loaded from local memory}}
\DoxyCodeLine{00406         PM\_LSU\_REJECT\_LHS = 0x190032, \textcolor{comment}{// Load hit store reject}}
\DoxyCodeLine{00407         PM\_DPU\_HELD\_SPR = 0x3008c, \textcolor{comment}{// DISP unit held due to MTSPR/MFSPR}}
\DoxyCodeLine{00408         PM\_FREQ\_DOWN = 0x30003c, \textcolor{comment}{// Frequency is being slewed down due to Power Management}}
\DoxyCodeLine{00409         PM\_DFU\_ENC\_BCD\_DPD = 0xe008a, \textcolor{comment}{// DFU Encode BCD to DPD}}
\DoxyCodeLine{00410         PM\_DPU\_HELD\_GPR = 0x20080, \textcolor{comment}{// DISP unit held due to GPR dependencies}}
\DoxyCodeLine{00411         PM\_LSU0\_NCST = 0x820cc, \textcolor{comment}{// LSU0 non-\/cachable stores}}
\DoxyCodeLine{00412         PM\_MRK\_INST\_ISSUED = 0x10001c, \textcolor{comment}{// Marked instruction issued}}
\DoxyCodeLine{00413         PM\_INST\_FROM\_RL2L3\_SHR = 0x242044, \textcolor{comment}{// Instruction fetched from remote L2 or L3 shared}}
\DoxyCodeLine{00414         PM\_FPU\_DENORM = 0x2c1034, \textcolor{comment}{// FPU received denormalized data}}
\DoxyCodeLine{00415         PM\_PTEG\_FROM\_L3MISS = 0x313028, \textcolor{comment}{// PTEG loaded from L3 miss}}
\DoxyCodeLine{00416         PM\_RUN\_PURR = 0x4000f4, \textcolor{comment}{// Run PURR Event}}
\DoxyCodeLine{00417         PM\_MRK\_VMX0\_LD\_WRBACK = 0x60086, \textcolor{comment}{// Marked VMX0 load writeback valid}}
\DoxyCodeLine{00418         PM\_L2\_MISS = 0x250532, \textcolor{comment}{// L2 cache misses}}
\DoxyCodeLine{00419         PM\_MRK\_DATA\_FROM\_L3 = 0x303048, \textcolor{comment}{// Marked data loaded from L3}}
\DoxyCodeLine{00420         PM\_MRK\_LSU1\_REJECT\_LHS = 0x930ee, \textcolor{comment}{// LSU1 marked load hit store reject}}
\DoxyCodeLine{00421         PM\_L2SB\_LD\_MISS\_INST = 0x5058a, \textcolor{comment}{// L2 slice B instruction load misses}}
\DoxyCodeLine{00422         PM\_PTEG\_FROM\_RL2L3\_SHR = 0x21304c, \textcolor{comment}{// PTEG loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00423         PM\_MRK\_DERAT\_MISS\_64K = 0x192044, \textcolor{comment}{// Marked DERAT misses for 64K page}}
\DoxyCodeLine{00424         PM\_LWSYNC = 0x810ae, \textcolor{comment}{// Isync instruction completed}}
\DoxyCodeLine{00425         PM\_FPU1\_FXMULT = 0xd008e, \textcolor{comment}{// FPU1 executed fixed point multiplication}}
\DoxyCodeLine{00426         PM\_MEM0\_DP\_CL\_WR\_GLOB = 0x50284, \textcolor{comment}{// cacheline write setting dp to global side 0}}
\DoxyCodeLine{00427         PM\_LSU0\_REJECT\_PARTIAL\_SECTOR = 0xa0086, \textcolor{comment}{// LSU0 reject due to partial sector valid}}
\DoxyCodeLine{00428         PM\_INST\_IMC\_MATCH\_CMPL = 0x1000f0, \textcolor{comment}{// IMC matched instructions completed}}
\DoxyCodeLine{00429         PM\_DPU\_HELD\_THERMAL = 0x10002a, \textcolor{comment}{// DISP unit held due to thermal condition}}
\DoxyCodeLine{00430         PM\_FPU\_FRSP = 0x2d1034, \textcolor{comment}{// FPU executed FRSP instruction}}
\DoxyCodeLine{00431         PM\_MRK\_INST\_FIN = 0x30000a, \textcolor{comment}{// Marked instruction finished}}
\DoxyCodeLine{00432         PM\_MRK\_PTEG\_FROM\_DL2L3\_SHR = 0x312044, \textcolor{comment}{// Marked PTEG loaded from distant L2 or L3 shared}}
\DoxyCodeLine{00433         PM\_MRK\_DTLB\_REF = 0x920c0, \textcolor{comment}{// Marked Data TLB reference}}
\DoxyCodeLine{00434         PM\_MRK\_PTEG\_FROM\_L25\_SHR = 0x412046, \textcolor{comment}{// Marked PTEG loaded from L2.5 shared}}
\DoxyCodeLine{00435         PM\_DPU\_HELD\_LSU = 0x210a2, \textcolor{comment}{// DISP unit held due to LSU move or invalidate SLB and SR}}
\DoxyCodeLine{00436         PM\_FPU\_FSQRT\_FDIV = 0x2c0032, \textcolor{comment}{// FPU executed FSQRT or FDIV instruction}}
\DoxyCodeLine{00437         PM\_LSU\_LMQ\_SRQ\_EMPTY\_COUNT = 0x20001d, \textcolor{comment}{// Periods LMQ and SRQ empty}}
\DoxyCodeLine{00438         PM\_DATA\_PTEG\_SECONDARY = 0x910a4, \textcolor{comment}{// Data table walk matched in secondary PTEG}}
\DoxyCodeLine{00439         PM\_FPU1\_FEST = 0xd10ae, \textcolor{comment}{// FPU1 executed FEST instruction}}
\DoxyCodeLine{00440         PM\_L2SA\_LD\_HIT = 0x50782, \textcolor{comment}{// L2 slice A load hits}}
\DoxyCodeLine{00441         PM\_DATA\_FROM\_MEM\_DP\_CYC = 0x40002e, \textcolor{comment}{// Load latency from double pump memory}}
\DoxyCodeLine{00442         PM\_BR\_MPRED\_CCACHE = 0x410ae, \textcolor{comment}{// Branch misprediction due to count cache prediction}}
\DoxyCodeLine{00443         PM\_DPU\_HELD\_COUNT = 0x200005, \textcolor{comment}{// Periods DISP unit held}}
\DoxyCodeLine{00444         PM\_LSU1\_REJECT\_SET\_MPRED = 0xa008c, \textcolor{comment}{// LSU1 reject due to mispredicted set}}
\DoxyCodeLine{00445         PM\_FPU\_ISSUE\_2 = 0x320ca, \textcolor{comment}{// FPU issue 2 per cycle}}
\DoxyCodeLine{00446         PM\_LSU1\_REJECT\_L2\_CORR = 0xa10a8, \textcolor{comment}{// LSU1 reject due to L2 correctable error}}
\DoxyCodeLine{00447         PM\_MRK\_PTEG\_FROM\_DMEM = 0x212042, \textcolor{comment}{// Marked PTEG loaded from distant memory}}
\DoxyCodeLine{00448         PM\_MEM1\_DP\_RQ\_LOC\_GLOB = 0x5028a, \textcolor{comment}{// Memory read queue marking cache line double pump state from local to global side 1}}
\DoxyCodeLine{00449         PM\_THRD\_PRIO\_DIFF\_minus1or2\_CYC = 0x223046, \textcolor{comment}{// Cycles thread priority difference is -\/1 or -\/2}}
\DoxyCodeLine{00450         PM\_THRD\_PRIO\_0\_CYC = 0x122040, \textcolor{comment}{// Cycles thread running at priority level 0}}
\DoxyCodeLine{00451         PM\_FXU0\_BUSY\_FXU1\_IDLE = 0x300050, \textcolor{comment}{// FXU0 busy FXU1 idle}}
\DoxyCodeLine{00452         PM\_LSU1\_REJECT\_DERAT\_MPRED = 0xa008a, \textcolor{comment}{// LSU1 reject due to mispredicted DERAT}}
\DoxyCodeLine{00453         PM\_MRK\_VMX1\_LD\_WRBACK = 0x6008e, \textcolor{comment}{// Marked VMX1 load writeback valid}}
\DoxyCodeLine{00454         PM\_DATA\_FROM\_RL2L3\_SHR\_CYC = 0x200028, \textcolor{comment}{// Load latency from remote L2 or L3 shared}}
\DoxyCodeLine{00455         PM\_IERAT\_MISS\_16M = 0x292076, \textcolor{comment}{// IERAT misses for 16M page}}
\DoxyCodeLine{00456         PM\_MRK\_DATA\_FROM\_MEM\_DP = 0x10304a, \textcolor{comment}{// Marked data loaded from double pump memory}}
\DoxyCodeLine{00457         PM\_LARX\_L1HIT = 0x830e2, \textcolor{comment}{// larx hits in L1}}
\DoxyCodeLine{00458         PM\_L2\_ST\_MISS\_DATA = 0x150432, \textcolor{comment}{// L2 data store misses}}
\DoxyCodeLine{00459         PM\_FPU\_ST\_FOLDED = 0x3d1030, \textcolor{comment}{// FPU folded store}}
\DoxyCodeLine{00460         PM\_MRK\_DATA\_FROM\_L35\_SHR = 0x20304e, \textcolor{comment}{// Marked data loaded from L3.5 shared}}
\DoxyCodeLine{00461         PM\_DPU\_HELD\_MULT\_GPR = 0x210aa, \textcolor{comment}{// DISP unit held due to multiple/divide multiply/divide GPR dependencies}}
\DoxyCodeLine{00462         PM\_FPU0\_1FLOP = 0xc0080, \textcolor{comment}{// FPU0 executed add}}
\DoxyCodeLine{00463         PM\_IERAT\_MISS\_16G = 0x192076, \textcolor{comment}{// IERAT misses for 16G page}}
\DoxyCodeLine{00464         PM\_IC\_PREF\_WRITE = 0x430e0, \textcolor{comment}{// Instruction prefetch written into I cache}}
\DoxyCodeLine{00465         PM\_THRD\_PRIO\_DIFF\_minus5or6\_CYC = 0x423046, \textcolor{comment}{// Cycles thread priority difference is -\/5 or -\/6}}
\DoxyCodeLine{00466         PM\_FPU0\_FIN = 0xd0080, \textcolor{comment}{// FPU0 produced a result}}
\DoxyCodeLine{00467         PM\_DATA\_FROM\_L2\_CYC = 0x200020, \textcolor{comment}{// Load latency from L2}}
\DoxyCodeLine{00468         PM\_DERAT\_REF\_16G = 0x482070, \textcolor{comment}{// DERAT reference for 16G page}}
\DoxyCodeLine{00469         PM\_BR\_PRED = 0x410a0, \textcolor{comment}{// A conditional branch was predicted}}
\DoxyCodeLine{00470         PM\_VMX1\_LD\_ISSUED = 0x6008a, \textcolor{comment}{// VMX1 load issued}}
\DoxyCodeLine{00471         PM\_L2SB\_CASTOUT\_MOD = 0x50688, \textcolor{comment}{// L2 slice B castouts -\/ Modified}}
\DoxyCodeLine{00472         PM\_INST\_FROM\_DMEM = 0x242042, \textcolor{comment}{// Instruction fetched from distant memory}}
\DoxyCodeLine{00473         PM\_DATA\_FROM\_L35\_SHR\_CYC = 0x200026, \textcolor{comment}{// Load latency from L3.5 shared}}
\DoxyCodeLine{00474         PM\_LSU0\_NCLD = 0x820ca, \textcolor{comment}{// LSU0 non-\/cacheable loads}}
\DoxyCodeLine{00475         PM\_FAB\_RETRY\_NODE\_PUMP = 0x5018a, \textcolor{comment}{// Retry of a node pump}}
\DoxyCodeLine{00476         PM\_VMX0\_INST\_ISSUED = 0x60080, \textcolor{comment}{// VMX0 instruction issued}}
\DoxyCodeLine{00477         PM\_DATA\_FROM\_L25\_MOD = 0x30005a, \textcolor{comment}{// Data loaded from L2.5 modified}}
\DoxyCodeLine{00478         PM\_DPU\_HELD\_ITLB\_ISLB = 0x210a4, \textcolor{comment}{// DISP unit held due to SLB or TLB invalidates}}
\DoxyCodeLine{00479         PM\_LSU\_LMQ\_SRQ\_EMPTY\_CYC = 0x20001c, \textcolor{comment}{// Cycles LMQ and SRQ empty}}
\DoxyCodeLine{00480         PM\_THRD\_CONC\_RUN\_INST = 0x300026, \textcolor{comment}{// Concurrent run instructions}}
\DoxyCodeLine{00481         PM\_MRK\_PTEG\_FROM\_L2 = 0x112040, \textcolor{comment}{// Marked PTEG loaded from L2.5 modified}}
\DoxyCodeLine{00482         PM\_PURR = 0x10000e, \textcolor{comment}{// PURR Event}}
\DoxyCodeLine{00483         PM\_DERAT\_MISS\_64K = 0x292070, \textcolor{comment}{// DERAT misses for 64K page}}
\DoxyCodeLine{00484         PM\_PMC2\_REWIND = 0x300020, \textcolor{comment}{// PMC2 rewind event}}
\DoxyCodeLine{00485         PM\_INST\_FROM\_L2 = 0x142040, \textcolor{comment}{// Instructions fetched from L2}}
\DoxyCodeLine{00486         PM\_INST\_DISP = 0x200012, \textcolor{comment}{// Instructions dispatched}}
\DoxyCodeLine{00487         PM\_DATA\_FROM\_L25\_SHR = 0x40005a, \textcolor{comment}{// Data loaded from L2.5 shared}}
\DoxyCodeLine{00488         PM\_L1\_DCACHE\_RELOAD\_VALID = 0x3000f6, \textcolor{comment}{// L1 reload data source valid}}
\DoxyCodeLine{00489         PM\_LSU1\_REJECT\_UST = 0x9008a, \textcolor{comment}{// LSU1 unaligned store reject}}
\DoxyCodeLine{00490         PM\_FAB\_ADDR\_COLLISION = 0x5018e, \textcolor{comment}{// local node launch collision with off-\/node address}}
\DoxyCodeLine{00491         PM\_MRK\_FXU\_FIN = 0x20001a, \textcolor{comment}{// Marked instruction FXU processing finished}}
\DoxyCodeLine{00492         PM\_LSU0\_REJECT\_UST = 0x90082, \textcolor{comment}{// LSU0 unaligned store reject}}
\DoxyCodeLine{00493         PM\_PMC4\_OVERFLOW = 0x100014, \textcolor{comment}{// PMC4 Overflow}}
\DoxyCodeLine{00494         PM\_MRK\_PTEG\_FROM\_L3 = 0x312040, \textcolor{comment}{// Marked PTEG loaded from L3}}
\DoxyCodeLine{00495         PM\_INST\_FROM\_L2MISS = 0x442054, \textcolor{comment}{// Instructions fetched missed L2}}
\DoxyCodeLine{00496         PM\_L2SB\_ST\_HIT = 0x5078e, \textcolor{comment}{// L2 slice B store hits}}
\DoxyCodeLine{00497         PM\_DPU\_WT\_IC\_MISS\_COUNT = 0x20000d, \textcolor{comment}{// Periods DISP unit is stalled due to I cache miss}}
\DoxyCodeLine{00498         PM\_MRK\_DATA\_FROM\_DL2L3\_SHR = 0x30304c, \textcolor{comment}{// Marked data loaded from distant L2 or L3 shared}}
\DoxyCodeLine{00499         PM\_MRK\_PTEG\_FROM\_L35\_MOD = 0x112046, \textcolor{comment}{// Marked PTEG loaded from L3.5 modified}}
\DoxyCodeLine{00500         PM\_FPU1\_FPSCR = 0xd008c, \textcolor{comment}{// FPU1 executed FPSCR instruction}}
\DoxyCodeLine{00501         PM\_LSU\_REJECT\_UST = 0x290030, \textcolor{comment}{// Unaligned store reject}}
\DoxyCodeLine{00502         PM\_LSU0\_DERAT\_MISS = 0x910a6, \textcolor{comment}{// LSU0 DERAT misses}}
\DoxyCodeLine{00503         PM\_MRK\_PTEG\_FROM\_MEM\_DP = 0x112042, \textcolor{comment}{// Marked PTEG loaded from double pump memory}}
\DoxyCodeLine{00504         PM\_MRK\_DATA\_FROM\_L2 = 0x103048, \textcolor{comment}{// Marked data loaded from L2}}
\DoxyCodeLine{00505         PM\_FPU0\_FSQRT\_FDIV = 0xc0084, \textcolor{comment}{// FPU0 executed FSQRT or FDIV instruction}}
\DoxyCodeLine{00506         PM\_DPU\_HELD\_FXU\_SOPS = 0x30088, \textcolor{comment}{// DISP unit held due to FXU slow ops (mtmsr}}
\DoxyCodeLine{00507         PM\_MRK\_FPU0\_FIN = 0xd0082, \textcolor{comment}{// Marked instruction FPU0 processing finished}}
\DoxyCodeLine{00508         PM\_L2SB\_LD\_MISS\_DATA = 0x5048a, \textcolor{comment}{// L2 slice B data load misses}}
\DoxyCodeLine{00509         PM\_LSU\_SRQ\_EMPTY\_CYC = 0x40001c, \textcolor{comment}{// Cycles SRQ empty}}
\DoxyCodeLine{00510         PM\_1PLUS\_PPC\_DISP = 0x100012, \textcolor{comment}{// Cycles at least one instruction dispatched}}
\DoxyCodeLine{00511         PM\_VMX\_ST\_ISSUED = 0xb0080, \textcolor{comment}{// VMX store issued}}
\DoxyCodeLine{00512         PM\_DATA\_FROM\_L2MISS = 0x2000fe, \textcolor{comment}{// Data loaded missed L2}}
\DoxyCodeLine{00513         PM\_LSU0\_REJECT\_ULD = 0x90080, \textcolor{comment}{// LSU0 unaligned load reject}}
\DoxyCodeLine{00514         PM\_SUSPENDED = 0x0, \textcolor{comment}{// Suspended}}
\DoxyCodeLine{00515         PM\_DFU\_ADD\_SHIFTED\_BOTH = 0xe0088, \textcolor{comment}{// DFU add type with both operands shifted}}
\DoxyCodeLine{00516         PM\_LSU\_REJECT\_NO\_SCRATCH = 0x2a1034, \textcolor{comment}{// LSU reject due to scratch register not available}}
\DoxyCodeLine{00517         PM\_STCX\_FAIL = 0x830ee, \textcolor{comment}{// STCX failed}}
\DoxyCodeLine{00518         PM\_FPU1\_DENORM = 0xc10aa, \textcolor{comment}{// FPU1 received denormalized data}}
\DoxyCodeLine{00519         PM\_GCT\_NOSLOT\_COUNT = 0x100009, \textcolor{comment}{// Periods no GCT slot allocated}}
\DoxyCodeLine{00520         PM\_DATA\_FROM\_DL2L3\_SHR\_CYC = 0x20002a, \textcolor{comment}{// Load latency from distant L2 or L3 shared}}
\DoxyCodeLine{00521         PM\_DATA\_FROM\_L21 = 0x200058, \textcolor{comment}{// Data loaded from private L2 other core}}
\DoxyCodeLine{00522         PM\_FPU\_1FLOP = 0x1c0030, \textcolor{comment}{// FPU executed one flop instruction}}
\DoxyCodeLine{00523         PM\_LSU1\_REJECT = 0xa10ae, \textcolor{comment}{// LSU1 reject}}
\DoxyCodeLine{00524         PM\_IC\_REQ = 0x4008a, \textcolor{comment}{// I cache demand of prefetch request}}
\DoxyCodeLine{00525         PM\_MRK\_DFU\_FIN = 0x300008, \textcolor{comment}{// DFU marked instruction finish}}
\DoxyCodeLine{00526         PM\_NOT\_LLA\_CYC = 0x401e, \textcolor{comment}{// Load Look Ahead not Active}}
\DoxyCodeLine{00527         PM\_INST\_FROM\_L1 = 0x40082, \textcolor{comment}{// Instruction fetched from L1}}
\DoxyCodeLine{00528         PM\_MRK\_VMX\_COMPLEX\_ISSUED = 0x7008c, \textcolor{comment}{// Marked VMX instruction issued to complex}}
\DoxyCodeLine{00529         PM\_BRU\_FIN = 0x430e6, \textcolor{comment}{// BRU produced a result}}
\DoxyCodeLine{00530         PM\_LSU1\_REJECT\_EXTERN = 0xa10ac, \textcolor{comment}{// LSU1 external reject request}}
\DoxyCodeLine{00531         PM\_DATA\_FROM\_L21\_CYC = 0x400020, \textcolor{comment}{// Load latency from private L2 other core}}
\DoxyCodeLine{00532         PM\_GXI\_CYC\_BUSY = 0x50386, \textcolor{comment}{// Inbound GX bus utilizations (\# of cycles in use)}}
\DoxyCodeLine{00533         PM\_MRK\_LD\_MISS\_L1 = 0x200056, \textcolor{comment}{// Marked L1 D cache load misses}}
\DoxyCodeLine{00534         PM\_L1\_WRITE\_CYC = 0x430e2, \textcolor{comment}{// Cycles writing to instruction L1}}
\DoxyCodeLine{00535         PM\_LLA\_CYC = 0xc01e, \textcolor{comment}{// Load Look Ahead Active}}
\DoxyCodeLine{00536         PM\_MRK\_DATA\_FROM\_L2MISS = 0x103028, \textcolor{comment}{// Marked data loaded missed L2}}
\DoxyCodeLine{00537         PM\_GCT\_FULL\_COUNT = 0x40087, \textcolor{comment}{// Periods GCT full}}
\DoxyCodeLine{00538         PM\_MEM\_DP\_RQ\_LOC\_GLOB = 0x250230, \textcolor{comment}{// Memory read queue marking cache line double pump state from local to global}}
\DoxyCodeLine{00539         PM\_DATA\_FROM\_RL2L3\_SHR = 0x20005c, \textcolor{comment}{// Data loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00540         PM\_MRK\_LSU\_REJECT\_UST = 0x293034, \textcolor{comment}{// Marked unaligned store reject}}
\DoxyCodeLine{00541         PM\_MRK\_VMX\_PERMUTE\_ISSUED = 0x7008e, \textcolor{comment}{// Marked VMX instruction issued to permute}}
\DoxyCodeLine{00542         PM\_MRK\_PTEG\_FROM\_L21 = 0x212040, \textcolor{comment}{// Marked PTEG loaded from private L2 other core}}
\DoxyCodeLine{00543         PM\_THRD\_GRP\_CMPL\_BOTH\_CYC = 0x200018, \textcolor{comment}{// Cycles group completed by both threads}}
\DoxyCodeLine{00544         PM\_BR\_MPRED = 0x400052, \textcolor{comment}{// Branches incorrectly predicted}}
\DoxyCodeLine{00545         PM\_LD\_REQ\_L2 = 0x150730, \textcolor{comment}{// L2 load requests}}
\DoxyCodeLine{00546         PM\_FLUSH\_ASYNC = 0x220ca, \textcolor{comment}{// Flush caused by asynchronous exception}}
\DoxyCodeLine{00547         PM\_HV\_CYC = 0x200016, \textcolor{comment}{// Hypervisor Cycles}}
\DoxyCodeLine{00548         PM\_LSU1\_DERAT\_MISS = 0x910ae, \textcolor{comment}{// LSU1 DERAT misses}}
\DoxyCodeLine{00549         PM\_DPU\_HELD\_SMT = 0x20082, \textcolor{comment}{// DISP unit held due to SMT conflicts}}
\DoxyCodeLine{00550         PM\_MRK\_LSU\_FIN = 0x40001a, \textcolor{comment}{// Marked instruction LSU processing finished}}
\DoxyCodeLine{00551         PM\_MRK\_DATA\_FROM\_RL2L3\_SHR = 0x20304c, \textcolor{comment}{// Marked data loaded from remote L2 or L3 shared}}
\DoxyCodeLine{00552         PM\_LSU0\_REJECT\_STQ\_FULL = 0xa0080, \textcolor{comment}{// LSU0 reject due to store queue full}}
\DoxyCodeLine{00553         PM\_MRK\_DERAT\_REF\_4K = 0x282044, \textcolor{comment}{// Marked DERAT reference for 4K page}}
\DoxyCodeLine{00554         PM\_FPU\_ISSUE\_STALL\_FPR = 0x330e2, \textcolor{comment}{// FPU issue stalled due to FPR dependencies}}
\DoxyCodeLine{00555         PM\_IFU\_FIN = 0x430e4, \textcolor{comment}{// IFU finished an instruction}}
\DoxyCodeLine{00556         }
\DoxyCodeLine{00557     \};}
\DoxyCodeLine{00558 \};}
\DoxyCodeLine{00559 }
\DoxyCodeLine{00560 \textcolor{keyword}{namespace }power6 = optkit::ibm::power6;}

\end{DoxyCode}
