LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY part3 IS
PORT ( SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
HEX0: OUT STD_LOGIC_VECTOR(0 TO 6));
END part3;




ARCHITECTURE Behavior OF part3 IS
BEGIN
LEDR <= SW;
END Behavior;