Timing Analyzer report for Vhdl1
Sun Jan 01 00:08:15 2006
Version 6.0 Build 178 04/27/2006 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLKIN'
  6. Clock Setup: 'UPIN'
  7. Clock Setup: 'ST_CH'
  8. Clock Setup: 'DOWNIN'
  9. Clock Hold: 'CLKIN'
 10. Clock Hold: 'UPIN'
 11. Clock Hold: 'ST_CH'
 12. Clock Hold: 'DOWNIN'
 13. tsu
 14. tco
 15. th
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 7.408 ns                         ; DOWNIN    ; DR[7]     ; --         ; ST_CH    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.877 ns                        ; LIFTOR[0] ; ST_OUT[1] ; CLKIN      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 10.217 ns                        ; UPIN      ; UR[16]    ; --         ; CLKIN    ; 0            ;
; Clock Setup: 'CLKIN'         ; N/A                                      ; None          ; 24.50 MHz ( period = 40.822 ns ) ; LADD[0]   ; LIFTOR[3] ; CLKIN      ; CLKIN    ; 0            ;
; Clock Setup: 'ST_CH'         ; N/A                                      ; None          ; 83.00 MHz ( period = 12.048 ns ) ; LADD[0]   ; LADD[0]   ; ST_CH      ; ST_CH    ; 0            ;
; Clock Setup: 'UPIN'          ; N/A                                      ; None          ; 90.56 MHz ( period = 11.043 ns ) ; LADD[0]   ; LADD[0]   ; UPIN       ; UPIN     ; 0            ;
; Clock Setup: 'DOWNIN'        ; N/A                                      ; None          ; 90.72 MHz ( period = 11.023 ns ) ; LADD[0]   ; LADD[0]   ; DOWNIN     ; DOWNIN   ; 0            ;
; Clock Hold: 'CLKIN'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; LIFTOR[2] ; LADD[0]   ; CLKIN      ; CLKIN    ; 293          ;
; Clock Hold: 'ST_CH'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DR[16]    ; LADD[0]   ; ST_CH      ; ST_CH    ; 33           ;
; Clock Hold: 'UPIN'           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; UR[16]    ; LADD[0]   ; UPIN       ; UPIN     ; 17           ;
; Clock Hold: 'DOWNIN'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; DR[16]    ; LADD[0]   ; DOWNIN     ; DOWNIN   ; 17           ;
; Total number of failed paths ;                                          ;               ;                                  ;           ;           ;            ;          ; 360          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------+-----------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLKIN           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; UPIN            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ST_CH           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; DOWNIN          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLKIN'                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From      ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 24.50 MHz ( period = 40.822 ns )                    ; LADD[0]   ; LIFTOR[3] ; CLKIN      ; CLKIN    ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 25.26 MHz ( period = 39.590 ns )                    ; LADD[0]   ; LIFTOR[2] ; CLKIN      ; CLKIN    ; None                        ; None                      ; 1.352 ns                ;
; N/A                                     ; 26.03 MHz ( period = 38.418 ns )                    ; LADD[0]   ; LIFTOR[1] ; CLKIN      ; CLKIN    ; None                        ; None                      ; 0.766 ns                ;
; N/A                                     ; 41.22 MHz ( period = 24.260 ns )                    ; LIFTOR[2] ; UR[10]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.612 ns                ;
; N/A                                     ; 41.76 MHz ( period = 23.946 ns )                    ; LIFTOR[1] ; UR[10]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.455 ns                ;
; N/A                                     ; 43.02 MHz ( period = 23.244 ns )                    ; LIFTOR[2] ; UR[5]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.374 ns                ;
; N/A                                     ; 43.61 MHz ( period = 22.930 ns )                    ; LIFTOR[1] ; UR[5]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.217 ns                ;
; N/A                                     ; 44.54 MHz ( period = 22.454 ns )                    ; LIFTOR[2] ; UR[12]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.667 ns                ;
; N/A                                     ; 45.17 MHz ( period = 22.140 ns )                    ; LIFTOR[1] ; UR[12]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.510 ns                ;
; N/A                                     ; 45.27 MHz ( period = 22.092 ns )                    ; LIFTOR[2] ; DR[5]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.192 ns                ;
; N/A                                     ; 45.39 MHz ( period = 22.032 ns )                    ; LIFTOR[2] ; UR[4]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.877 ns                ;
; N/A                                     ; 45.47 MHz ( period = 21.994 ns )                    ; LIFTOR[3] ; UR[10]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.479 ns                ;
; N/A                                     ; 45.70 MHz ( period = 21.880 ns )                    ; LIFTOR[2] ; UR[11]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.895 ns                ;
; N/A                                     ; 45.73 MHz ( period = 21.866 ns )                    ; LIFTOR[2] ; UR[6]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.825 ns                ;
; N/A                                     ; 45.80 MHz ( period = 21.836 ns )                    ; LIFTOR[2] ; DR[11]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.792 ns                ;
; N/A                                     ; 46.04 MHz ( period = 21.718 ns )                    ; LIFTOR[1] ; UR[4]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 46.09 MHz ( period = 21.698 ns )                    ; LADD[0]   ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 4.297 ns                ;
; N/A                                     ; 46.11 MHz ( period = 21.686 ns )                    ; LIFTOR[2] ; DR[10]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.869 ns                ;
; N/A                                     ; 46.24 MHz ( period = 21.624 ns )                    ; LIFTOR[2] ; UR[14]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.838 ns                ;
; N/A                                     ; 46.37 MHz ( period = 21.566 ns )                    ; LIFTOR[1] ; UR[11]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.738 ns                ;
; N/A                                     ; 46.39 MHz ( period = 21.558 ns )                    ; LIFTOR[2] ; UR[7]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.628 ns                ;
; N/A                                     ; 46.40 MHz ( period = 21.552 ns )                    ; LIFTOR[1] ; UR[6]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.668 ns                ;
; N/A                                     ; 46.43 MHz ( period = 21.538 ns )                    ; LIFTOR[1] ; DR[5]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.915 ns                ;
; N/A                                     ; 46.45 MHz ( period = 21.528 ns )                    ; LIFTOR[2] ; UR[1]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.665 ns                ;
; N/A                                     ; 46.74 MHz ( period = 21.394 ns )                    ; LIFTOR[2] ; UR[15]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.581 ns                ;
; N/A                                     ; 46.77 MHz ( period = 21.382 ns )                    ; LIFTOR[2] ; DR[7]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.279 ns                ;
; N/A                                     ; 46.90 MHz ( period = 21.322 ns )                    ; LIFTOR[2] ; DR[8]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.855 ns                ;
; N/A                                     ; 46.93 MHz ( period = 21.310 ns )                    ; LIFTOR[1] ; UR[14]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.681 ns                ;
; N/A                                     ; 46.99 MHz ( period = 21.282 ns )                    ; LIFTOR[1] ; DR[11]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.515 ns                ;
; N/A                                     ; 47.07 MHz ( period = 21.244 ns )                    ; LIFTOR[2] ; UR[2]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.059 ns                ;
; N/A                                     ; 47.07 MHz ( period = 21.244 ns )                    ; LIFTOR[1] ; UR[7]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.471 ns                ;
; N/A                                     ; 47.14 MHz ( period = 21.214 ns )                    ; LIFTOR[1] ; UR[1]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.508 ns                ;
; N/A                                     ; 47.32 MHz ( period = 21.132 ns )                    ; LIFTOR[1] ; DR[10]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.592 ns                ;
; N/A                                     ; 47.44 MHz ( period = 21.080 ns )                    ; LIFTOR[1] ; UR[15]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.424 ns                ;
; N/A                                     ; 47.56 MHz ( period = 21.026 ns )                    ; LIFTOR[0] ; UR[10]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.008 ns                ;
; N/A                                     ; 47.67 MHz ( period = 20.978 ns )                    ; LIFTOR[3] ; UR[5]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 47.78 MHz ( period = 20.930 ns )                    ; LIFTOR[1] ; UR[2]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.902 ns                ;
; N/A                                     ; 47.95 MHz ( period = 20.854 ns )                    ; LIFTOR[2] ; UR[13]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.191 ns                ;
; N/A                                     ; 48.01 MHz ( period = 20.828 ns )                    ; LIFTOR[1] ; DR[7]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.002 ns                ;
; N/A                                     ; 48.15 MHz ( period = 20.768 ns )                    ; LIFTOR[1] ; DR[8]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.578 ns                ;
; N/A                                     ; 48.31 MHz ( period = 20.700 ns )                    ; LIFTOR[2] ; UR[3]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.134 ns                ;
; N/A                                     ; 48.40 MHz ( period = 20.660 ns )                    ; LIFTOR[2] ; DR[6]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.856 ns                ;
; N/A                                     ; 48.42 MHz ( period = 20.654 ns )                    ; LIFTOR[2] ; UR[9]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.512 ns                ;
; N/A                                     ; 48.69 MHz ( period = 20.540 ns )                    ; LIFTOR[1] ; UR[13]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.034 ns                ;
; N/A                                     ; 48.93 MHz ( period = 20.436 ns )                    ; LIFTOR[2] ; DR[3]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.278 ns                ;
; N/A                                     ; 49.05 MHz ( period = 20.386 ns )                    ; LIFTOR[1] ; UR[3]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.977 ns                ;
; N/A                                     ; 49.06 MHz ( period = 20.384 ns )                    ; LIFTOR[2] ; DR[2]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.575 ns                ;
; N/A                                     ; 49.13 MHz ( period = 20.356 ns )                    ; LIFTOR[2] ; UR[8]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.048 ns                ;
; N/A                                     ; 49.16 MHz ( period = 20.340 ns )                    ; LIFTOR[1] ; UR[9]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.355 ns                ;
; N/A                                     ; 49.34 MHz ( period = 20.266 ns )                    ; LIFTOR[2] ; DR[12]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.085 ns                ;
; N/A                                     ; 49.47 MHz ( period = 20.214 ns )                    ; LIFTOR[2] ; DR[13]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.048 ns                ;
; N/A                                     ; 49.53 MHz ( period = 20.188 ns )                    ; LIFTOR[3] ; UR[12]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.534 ns                ;
; N/A                                     ; 49.68 MHz ( period = 20.130 ns )                    ; LIFTOR[3] ; DR[5]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.211 ns                ;
; N/A                                     ; 49.74 MHz ( period = 20.106 ns )                    ; LIFTOR[1] ; DR[6]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.579 ns                ;
; N/A                                     ; 49.80 MHz ( period = 20.082 ns )                    ; LIFTOR[2] ; UR[16]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.403 ns                ;
; N/A                                     ; 49.90 MHz ( period = 20.042 ns )                    ; LIFTOR[1] ; UR[8]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.891 ns                ;
; N/A                                     ; 49.98 MHz ( period = 20.010 ns )                    ; LIFTOR[0] ; UR[5]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 50.09 MHz ( period = 19.966 ns )                    ; LIFTOR[2] ; DR[1]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.318 ns                ;
; N/A                                     ; 50.30 MHz ( period = 19.882 ns )                    ; LIFTOR[1] ; DR[3]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.001 ns                ;
; N/A                                     ; 50.32 MHz ( period = 19.874 ns )                    ; LIFTOR[3] ; DR[11]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.811 ns                ;
; N/A                                     ; 50.43 MHz ( period = 19.830 ns )                    ; LIFTOR[1] ; DR[2]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.298 ns                ;
; N/A                                     ; 50.59 MHz ( period = 19.768 ns )                    ; LIFTOR[1] ; UR[16]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.246 ns                ;
; N/A                                     ; 50.59 MHz ( period = 19.766 ns )                    ; LIFTOR[3] ; UR[4]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.744 ns                ;
; N/A                                     ; 50.70 MHz ( period = 19.724 ns )                    ; LIFTOR[3] ; DR[10]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.888 ns                ;
; N/A                                     ; 50.73 MHz ( period = 19.712 ns )                    ; LIFTOR[1] ; DR[12]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.808 ns                ;
; N/A                                     ; 50.86 MHz ( period = 19.660 ns )                    ; LIFTOR[1] ; DR[13]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.771 ns                ;
; N/A                                     ; 50.98 MHz ( period = 19.614 ns )                    ; LIFTOR[3] ; UR[11]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 51.02 MHz ( period = 19.600 ns )                    ; LIFTOR[3] ; UR[6]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.692 ns                ;
; N/A                                     ; 51.42 MHz ( period = 19.448 ns )                    ; LIFTOR[0] ; DR[5]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 5.883 ns                ;
; N/A                                     ; 51.49 MHz ( period = 19.422 ns )                    ; LIFTOR[2] ; DR[4]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.734 ns                ;
; N/A                                     ; 51.49 MHz ( period = 19.420 ns )                    ; LIFTOR[3] ; DR[7]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.298 ns                ;
; N/A                                     ; 51.51 MHz ( period = 19.412 ns )                    ; LIFTOR[1] ; DR[1]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.041 ns                ;
; N/A                                     ; 51.65 MHz ( period = 19.360 ns )                    ; LIFTOR[3] ; DR[8]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.874 ns                ;
; N/A                                     ; 51.66 MHz ( period = 19.358 ns )                    ; LIFTOR[3] ; UR[14]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.705 ns                ;
; N/A                                     ; 51.83 MHz ( period = 19.292 ns )                    ; LIFTOR[3] ; UR[7]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.495 ns                ;
; N/A                                     ; 51.92 MHz ( period = 19.262 ns )                    ; LIFTOR[3] ; UR[1]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.532 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.220 ns )                    ; LIFTOR[0] ; UR[12]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.063 ns                ;
; N/A                                     ; 52.11 MHz ( period = 19.192 ns )                    ; LIFTOR[0] ; DR[11]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.483 ns                ;
; N/A                                     ; 52.28 MHz ( period = 19.128 ns )                    ; LIFTOR[3] ; UR[15]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.448 ns                ;
; N/A                                     ; 52.44 MHz ( period = 19.068 ns )                    ; UR[10]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.973 ns                ;
; N/A                                     ; 52.52 MHz ( period = 19.042 ns )                    ; LIFTOR[0] ; DR[10]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.560 ns                ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; LIFTOR[3] ; UR[2]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.926 ns                ;
; N/A                                     ; 53.00 MHz ( period = 18.868 ns )                    ; LIFTOR[1] ; DR[4]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.457 ns                ;
; N/A                                     ; 53.20 MHz ( period = 18.798 ns )                    ; LIFTOR[0] ; UR[4]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.273 ns                ;
; N/A                                     ; 53.37 MHz ( period = 18.738 ns )                    ; LIFTOR[0] ; DR[7]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.970 ns                ;
; N/A                                     ; 53.40 MHz ( period = 18.726 ns )                    ; UR[11]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.633 ns                ;
; N/A                                     ; 53.43 MHz ( period = 18.717 ns )                    ; UR[5]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.604 ns                ;
; N/A                                     ; 53.48 MHz ( period = 18.698 ns )                    ; LIFTOR[3] ; DR[6]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.875 ns                ;
; N/A                                     ; 53.54 MHz ( period = 18.678 ns )                    ; LIFTOR[0] ; DR[8]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.546 ns                ;
; N/A                                     ; 53.60 MHz ( period = 18.656 ns )                    ; UR[7]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.872 ns                ;
; N/A                                     ; 53.63 MHz ( period = 18.646 ns )                    ; LIFTOR[0] ; UR[11]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.291 ns                ;
; N/A                                     ; 53.67 MHz ( period = 18.632 ns )                    ; LIFTOR[0] ; UR[6]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.221 ns                ;
; N/A                                     ; 53.80 MHz ( period = 18.588 ns )                    ; LIFTOR[3] ; UR[13]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.058 ns                ;
; N/A                                     ; 54.07 MHz ( period = 18.495 ns )                    ; UR[13]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.634 ns                ;
; N/A                                     ; 54.13 MHz ( period = 18.474 ns )                    ; LIFTOR[3] ; DR[3]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.297 ns                ;
; N/A                                     ; 54.13 MHz ( period = 18.474 ns )                    ; UR[9]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.349 ns                ;
; N/A                                     ; 54.25 MHz ( period = 18.434 ns )                    ; LIFTOR[3] ; UR[3]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.001 ns                ;
; N/A                                     ; 54.28 MHz ( period = 18.422 ns )                    ; LIFTOR[3] ; DR[2]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.594 ns                ;
; N/A                                     ; 54.35 MHz ( period = 18.400 ns )                    ; LIFTOR[2] ; DR[15]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.780 ns                ;
; N/A                                     ; 54.38 MHz ( period = 18.390 ns )                    ; LIFTOR[0] ; UR[14]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.234 ns                ;
; N/A                                     ; 54.38 MHz ( period = 18.388 ns )                    ; LIFTOR[3] ; UR[9]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.379 ns                ;
; N/A                                     ; 54.57 MHz ( period = 18.324 ns )                    ; LIFTOR[0] ; UR[7]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.024 ns                ;
; N/A                                     ; 54.63 MHz ( period = 18.304 ns )                    ; LIFTOR[3] ; DR[12]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.104 ns                ;
; N/A                                     ; 54.66 MHz ( period = 18.296 ns )                    ; DR[11]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.811 ns                ;
; N/A                                     ; 54.66 MHz ( period = 18.294 ns )                    ; LIFTOR[0] ; UR[1]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.061 ns                ;
; N/A                                     ; 54.67 MHz ( period = 18.290 ns )                    ; LIFTOR[2] ; DR[14]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.419 ns                ;
; N/A                                     ; 54.79 MHz ( period = 18.252 ns )                    ; LIFTOR[3] ; DR[13]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.067 ns                ;
; N/A                                     ; 54.91 MHz ( period = 18.213 ns )                    ; DR[5]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.182 ns                ;
; N/A                                     ; 55.07 MHz ( period = 18.160 ns )                    ; LIFTOR[0] ; UR[15]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.977 ns                ;
; N/A                                     ; 55.27 MHz ( period = 18.093 ns )                    ; DR[10]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.995 ns                ;
; N/A                                     ; 55.28 MHz ( period = 18.090 ns )                    ; LIFTOR[3] ; UR[8]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 55.51 MHz ( period = 18.016 ns )                    ; LIFTOR[0] ; DR[6]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.547 ns                ;
; N/A                                     ; 55.52 MHz ( period = 18.010 ns )                    ; LIFTOR[0] ; UR[2]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 55.54 MHz ( period = 18.004 ns )                    ; LIFTOR[3] ; DR[1]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.337 ns                ;
; N/A                                     ; 55.57 MHz ( period = 17.996 ns )                    ; UR[13]    ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.576 ns                ;
; N/A                                     ; 55.62 MHz ( period = 17.979 ns )                    ; UR[6]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.349 ns                ;
; N/A                                     ; 55.76 MHz ( period = 17.934 ns )                    ; DR[9]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.239 ns                ;
; N/A                                     ; 55.76 MHz ( period = 17.934 ns )                    ; DR[7]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.756 ns                ;
; N/A                                     ; 56.03 MHz ( period = 17.846 ns )                    ; LIFTOR[1] ; DR[15]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.503 ns                ;
; N/A                                     ; 56.13 MHz ( period = 17.816 ns )                    ; LIFTOR[3] ; UR[16]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.270 ns                ;
; N/A                                     ; 56.21 MHz ( period = 17.792 ns )                    ; LIFTOR[0] ; DR[3]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.969 ns                ;
; N/A                                     ; 56.37 MHz ( period = 17.740 ns )                    ; LIFTOR[0] ; DR[2]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.266 ns                ;
; N/A                                     ; 56.38 MHz ( period = 17.736 ns )                    ; LIFTOR[1] ; DR[14]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.142 ns                ;
; N/A                                     ; 56.75 MHz ( period = 17.622 ns )                    ; LIFTOR[0] ; DR[12]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.776 ns                ;
; N/A                                     ; 56.75 MHz ( period = 17.620 ns )                    ; LIFTOR[0] ; UR[13]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 56.77 MHz ( period = 17.614 ns )                    ; LIFTOR[2] ; DR[16]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 56.92 MHz ( period = 17.570 ns )                    ; LIFTOR[0] ; DR[13]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.739 ns                ;
; N/A                                     ; 57.00 MHz ( period = 17.543 ns )                    ; UR[5]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.871 ns                ;
; N/A                                     ; 57.15 MHz ( period = 17.499 ns )                    ; UR[3]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 57.25 MHz ( period = 17.466 ns )                    ; LIFTOR[0] ; UR[3]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.530 ns                ;
; N/A                                     ; 57.26 MHz ( period = 17.463 ns )                    ; UR[9]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.779 ns                ;
; N/A                                     ; 57.27 MHz ( period = 17.460 ns )                    ; LIFTOR[3] ; DR[4]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.753 ns                ;
; N/A                                     ; 57.33 MHz ( period = 17.443 ns )                    ; DR[6]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.230 ns                ;
; N/A                                     ; 57.41 MHz ( period = 17.420 ns )                    ; LIFTOR[0] ; UR[9]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 57.44 MHz ( period = 17.408 ns )                    ; UR[10]    ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.754 ns                ;
; N/A                                     ; 57.62 MHz ( period = 17.355 ns )                    ; UR[15]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.498 ns                ;
; N/A                                     ; 57.73 MHz ( period = 17.322 ns )                    ; LIFTOR[0] ; DR[1]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 57.92 MHz ( period = 17.266 ns )                    ; UR[3]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.470 ns                ;
; N/A                                     ; 58.21 MHz ( period = 17.178 ns )                    ; UR[12]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.822 ns                ;
; N/A                                     ; 58.40 MHz ( period = 17.122 ns )                    ; LIFTOR[0] ; UR[8]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 5.444 ns                ;
; N/A                                     ; 58.62 MHz ( period = 17.060 ns )                    ; LIFTOR[1] ; DR[16]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.159 ns                ;
; N/A                                     ; 58.69 MHz ( period = 17.039 ns )                    ; DR[5]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.449 ns                ;
; N/A                                     ; 59.08 MHz ( period = 16.925 ns )                    ; UR[8]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.864 ns                ;
; N/A                                     ; 59.09 MHz ( period = 16.923 ns )                    ; DR[9]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.669 ns                ;
; N/A                                     ; 59.25 MHz ( period = 16.877 ns )                    ; UR[4]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.203 ns                ;
; N/A                                     ; 59.35 MHz ( period = 16.848 ns )                    ; LIFTOR[0] ; UR[16]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.799 ns                ;
; N/A                                     ; 59.57 MHz ( period = 16.788 ns )                    ; DR[13]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.459 ns                ;
; N/A                                     ; 59.60 MHz ( period = 16.778 ns )                    ; LIFTOR[0] ; DR[4]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.425 ns                ;
; N/A                                     ; 59.63 MHz ( period = 16.769 ns )                    ; UR[11]    ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.117 ns                ;
; N/A                                     ; 60.15 MHz ( period = 16.625 ns )                    ; DR[10]    ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.968 ns                ;
; N/A                                     ; 60.48 MHz ( period = 16.535 ns )                    ; DR[8]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.399 ns                ;
; N/A                                     ; 60.81 MHz ( period = 16.445 ns )                    ; DR[3]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.564 ns                ;
; N/A                                     ; 60.83 MHz ( period = 16.438 ns )                    ; LIFTOR[3] ; DR[15]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 5.799 ns                ;
; N/A                                     ; 60.92 MHz ( period = 16.416 ns )                    ; UR[16]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.594 ns                ;
; N/A                                     ; 61.13 MHz ( period = 16.358 ns )                    ; UR[4]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.125 ns                ;
; N/A                                     ; 61.13 MHz ( period = 16.358 ns )                    ; UR[1]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.657 ns                ;
; N/A                                     ; 61.18 MHz ( period = 16.344 ns )                    ; DR[13]    ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.456 ns                ;
; N/A                                     ; 61.24 MHz ( period = 16.328 ns )                    ; LIFTOR[3] ; DR[14]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 61.29 MHz ( period = 16.315 ns )                    ; DR[12]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.793 ns                ;
; N/A                                     ; 61.42 MHz ( period = 16.282 ns )                    ; DR[11]    ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.238 ns                ;
; N/A                                     ; 61.53 MHz ( period = 16.252 ns )                    ; UR[2]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.551 ns                ;
; N/A                                     ; 61.76 MHz ( period = 16.192 ns )                    ; LIFTOR[2] ; DR[9]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.451 ns                ;
; N/A                                     ; 61.77 MHz ( period = 16.188 ns )                    ; DIR[1]    ; UR[10]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 61.79 MHz ( period = 16.183 ns )                    ; UR[12]    ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.268 ns                ;
; N/A                                     ; 61.84 MHz ( period = 16.172 ns )                    ; UR[1]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.912 ns                ;
; N/A                                     ; 62.08 MHz ( period = 16.108 ns )                    ; DR[2]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.422 ns                ;
; N/A                                     ; 62.27 MHz ( period = 16.060 ns )                    ; UR[2]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 62.50 MHz ( period = 16.001 ns )                    ; DR[3]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.561 ns                ;
; N/A                                     ; 62.56 MHz ( period = 15.985 ns )                    ; UR[14]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.155 ns                ;
; N/A                                     ; 62.68 MHz ( period = 15.953 ns )                    ; DR[15]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.378 ns                ;
; N/A                                     ; 62.83 MHz ( period = 15.916 ns )                    ; DR[2]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.671 ns                ;
; N/A                                     ; 63.47 MHz ( period = 15.756 ns )                    ; LIFTOR[0] ; DR[15]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 5.471 ns                ;
; N/A                                     ; 63.54 MHz ( period = 15.738 ns )                    ; UR[6]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.549 ns                ;
; N/A                                     ; 63.82 MHz ( period = 15.670 ns )                    ; DR[1]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.233 ns                ;
; N/A                                     ; 63.89 MHz ( period = 15.652 ns )                    ; LIFTOR[3] ; DR[16]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.455 ns                ;
; N/A                                     ; 63.91 MHz ( period = 15.646 ns )                    ; LIFTOR[0] ; DR[14]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 63.93 MHz ( period = 15.642 ns )                    ; LIFTOR[1] ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.040 ns                ;
; N/A                                     ; 63.95 MHz ( period = 15.638 ns )                    ; LIFTOR[1] ; DR[9]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.174 ns                ;
; N/A                                     ; 64.02 MHz ( period = 15.621 ns )                    ; DR[16]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.704 ns                ;
; N/A                                     ; 64.13 MHz ( period = 15.594 ns )                    ; LIFTOR[3] ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.016 ns                ;
; N/A                                     ; 64.58 MHz ( period = 15.484 ns )                    ; DR[1]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.488 ns                ;
; N/A                                     ; 65.13 MHz ( period = 15.354 ns )                    ; DR[4]     ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; 65.70 MHz ( period = 15.221 ns )                    ; DR[12]    ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.140 ns                ;
; N/A                                     ; 65.74 MHz ( period = 15.211 ns )                    ; UR[7]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 65.78 MHz ( period = 15.202 ns )                    ; DR[6]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.430 ns                ;
; N/A                                     ; 65.91 MHz ( period = 15.172 ns )                    ; DIR[1]    ; UR[5]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.508 ns                ;
; N/A                                     ; 66.38 MHz ( period = 15.065 ns )                    ; DR[14]    ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.824 ns                ;
; N/A                                     ; 66.80 MHz ( period = 14.970 ns )                    ; LIFTOR[0] ; DR[16]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.127 ns                ;
; N/A                                     ; 67.41 MHz ( period = 14.835 ns )                    ; DR[4]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.995 ns                ;
; N/A                                     ; 68.37 MHz ( period = 14.627 ns )                    ; UR[14]    ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.238 ns                ;
; N/A                                     ; 68.55 MHz ( period = 14.588 ns )                    ; DIR[0]    ; UR[10]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.944 ns                ;
; N/A                                     ; 69.02 MHz ( period = 14.489 ns )                    ; DR[7]     ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 69.53 MHz ( period = 14.382 ns )                    ; DIR[1]    ; UR[12]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.801 ns                ;
; N/A                                     ; 70.27 MHz ( period = 14.230 ns )                    ; LIFTOR[3] ; DR[9]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 6.470 ns                ;
; N/A                                     ; 70.76 MHz ( period = 14.133 ns )                    ; UR[15]    ; LADD[1]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 71.60 MHz ( period = 13.966 ns )                    ; DIR[1]    ; DR[5]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 71.63 MHz ( period = 13.960 ns )                    ; DIR[1]    ; UR[4]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 9.011 ns                ;
; N/A                                     ; 71.91 MHz ( period = 13.906 ns )                    ; LIFTOR[2] ; LADD[0]   ; CLKIN      ; CLKIN    ; None                        ; None                      ; 7.731 ns                ;
; N/A                                     ; 72.42 MHz ( period = 13.808 ns )                    ; DIR[1]    ; UR[11]    ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.029 ns                ;
; N/A                                     ; 72.50 MHz ( period = 13.794 ns )                    ; DIR[1]    ; UR[6]     ; CLKIN      ; CLKIN    ; None                        ; None                      ; 8.959 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'UPIN'                                                                                                                                                      ;
+-------+----------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 90.56 MHz ( period = 11.043 ns ) ; LADD[0] ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 4.297 ns                ;
; N/A   ; 118.86 MHz ( period = 8.413 ns ) ; UR[10]  ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 9.973 ns                ;
; N/A   ; 123.90 MHz ( period = 8.071 ns ) ; UR[11]  ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 9.633 ns                ;
; N/A   ; 124.04 MHz ( period = 8.062 ns ) ; UR[5]   ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 9.604 ns                ;
; N/A   ; 124.98 MHz ( period = 8.001 ns ) ; UR[7]   ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 9.872 ns                ;
; N/A   ; 127.55 MHz ( period = 7.840 ns ) ; UR[13]  ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.634 ns                ;
; N/A   ; 127.89 MHz ( period = 7.819 ns ) ; UR[9]   ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 9.349 ns                ;
; N/A   ; 136.54 MHz ( period = 7.324 ns ) ; UR[6]   ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 9.349 ns                ;
; N/A   ; 146.11 MHz ( period = 6.844 ns ) ; UR[3]   ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.262 ns                ;
; N/A   ; 149.25 MHz ( period = 6.700 ns ) ; UR[15]  ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 9.498 ns                ;
; N/A   ; 153.30 MHz ( period = 6.523 ns ) ; UR[12]  ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.822 ns                ;
; N/A   ; 159.49 MHz ( period = 6.270 ns ) ; UR[8]   ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 9.864 ns                ;
; N/A   ; 160.72 MHz ( period = 6.222 ns ) ; UR[4]   ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.203 ns                ;
; N/A   ; 173.58 MHz ( period = 5.761 ns ) ; UR[16]  ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.594 ns                ;
; N/A   ; 175.35 MHz ( period = 5.703 ns ) ; UR[1]   ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.657 ns                ;
; N/A   ; 178.67 MHz ( period = 5.597 ns ) ; UR[2]   ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.551 ns                ;
; N/A   ; 187.62 MHz ( period = 5.330 ns ) ; UR[14]  ; LADD[0] ; UPIN       ; UPIN     ; None                        ; None                      ; 8.155 ns                ;
+-------+----------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ST_CH'                                                                                                                                                     ;
+-------+----------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 83.00 MHz ( period = 12.048 ns ) ; LADD[0] ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 4.297 ns                ;
; N/A   ; 106.18 MHz ( period = 9.418 ns ) ; UR[10]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.973 ns                ;
; N/A   ; 110.18 MHz ( period = 9.076 ns ) ; UR[11]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.633 ns                ;
; N/A   ; 110.29 MHz ( period = 9.067 ns ) ; UR[5]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.604 ns                ;
; N/A   ; 111.04 MHz ( period = 9.006 ns ) ; UR[7]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.872 ns                ;
; N/A   ; 113.06 MHz ( period = 8.845 ns ) ; UR[13]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.634 ns                ;
; N/A   ; 113.33 MHz ( period = 8.824 ns ) ; UR[9]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.349 ns                ;
; N/A   ; 116.58 MHz ( period = 8.578 ns ) ; DR[11]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.811 ns                ;
; N/A   ; 117.72 MHz ( period = 8.495 ns ) ; DR[5]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.182 ns                ;
; N/A   ; 119.40 MHz ( period = 8.375 ns ) ; DR[10]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.995 ns                ;
; N/A   ; 120.06 MHz ( period = 8.329 ns ) ; UR[6]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.349 ns                ;
; N/A   ; 121.71 MHz ( period = 8.216 ns ) ; DR[9]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.239 ns                ;
; N/A   ; 121.71 MHz ( period = 8.216 ns ) ; DR[7]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.756 ns                ;
; N/A   ; 127.40 MHz ( period = 7.849 ns ) ; UR[3]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.262 ns                ;
; N/A   ; 129.45 MHz ( period = 7.725 ns ) ; DR[6]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.230 ns                ;
; N/A   ; 129.79 MHz ( period = 7.705 ns ) ; UR[15]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.498 ns                ;
; N/A   ; 132.84 MHz ( period = 7.528 ns ) ; UR[12]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.822 ns                ;
; N/A   ; 137.46 MHz ( period = 7.275 ns ) ; UR[8]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.864 ns                ;
; N/A   ; 138.37 MHz ( period = 7.227 ns ) ; UR[4]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.203 ns                ;
; N/A   ; 141.44 MHz ( period = 7.070 ns ) ; DR[13]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.459 ns                ;
; N/A   ; 146.69 MHz ( period = 6.817 ns ) ; DR[8]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.399 ns                ;
; N/A   ; 147.80 MHz ( period = 6.766 ns ) ; UR[16]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.594 ns                ;
; N/A   ; 148.65 MHz ( period = 6.727 ns ) ; DR[3]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.564 ns                ;
; N/A   ; 149.08 MHz ( period = 6.708 ns ) ; UR[1]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.657 ns                ;
; N/A   ; 151.47 MHz ( period = 6.602 ns ) ; UR[2]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.551 ns                ;
; N/A   ; 151.58 MHz ( period = 6.597 ns ) ; DR[12]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.793 ns                ;
; N/A   ; 156.49 MHz ( period = 6.390 ns ) ; DR[2]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.422 ns                ;
; N/A   ; 157.85 MHz ( period = 6.335 ns ) ; UR[14]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.155 ns                ;
; N/A   ; 160.38 MHz ( period = 6.235 ns ) ; DR[15]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 9.378 ns                ;
; N/A   ; 168.01 MHz ( period = 5.952 ns ) ; DR[1]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.233 ns                ;
; N/A   ; 169.41 MHz ( period = 5.903 ns ) ; DR[16]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.704 ns                ;
; N/A   ; 177.43 MHz ( period = 5.636 ns ) ; DR[4]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 8.073 ns                ;
; N/A   ; 187.02 MHz ( period = 5.347 ns ) ; DR[14]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                        ; None                      ; 7.824 ns                ;
+-------+----------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'DOWNIN'                                                                                                                                                    ;
+-------+----------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 90.72 MHz ( period = 11.023 ns ) ; LADD[0] ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 4.297 ns                ;
; N/A   ; 116.58 MHz ( period = 8.578 ns ) ; DR[11]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 9.811 ns                ;
; N/A   ; 117.72 MHz ( period = 8.495 ns ) ; DR[5]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 9.182 ns                ;
; N/A   ; 119.40 MHz ( period = 8.375 ns ) ; DR[10]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 9.995 ns                ;
; N/A   ; 121.71 MHz ( period = 8.216 ns ) ; DR[9]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 9.239 ns                ;
; N/A   ; 121.71 MHz ( period = 8.216 ns ) ; DR[7]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 9.756 ns                ;
; N/A   ; 129.45 MHz ( period = 7.725 ns ) ; DR[6]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 9.230 ns                ;
; N/A   ; 141.44 MHz ( period = 7.070 ns ) ; DR[13]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.459 ns                ;
; N/A   ; 146.69 MHz ( period = 6.817 ns ) ; DR[8]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 9.399 ns                ;
; N/A   ; 148.65 MHz ( period = 6.727 ns ) ; DR[3]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.564 ns                ;
; N/A   ; 151.58 MHz ( period = 6.597 ns ) ; DR[12]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.793 ns                ;
; N/A   ; 156.49 MHz ( period = 6.390 ns ) ; DR[2]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.422 ns                ;
; N/A   ; 160.38 MHz ( period = 6.235 ns ) ; DR[15]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 9.378 ns                ;
; N/A   ; 168.01 MHz ( period = 5.952 ns ) ; DR[1]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.233 ns                ;
; N/A   ; 169.41 MHz ( period = 5.903 ns ) ; DR[16]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.704 ns                ;
; N/A   ; 177.43 MHz ( period = 5.636 ns ) ; DR[4]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 8.073 ns                ;
; N/A   ; 187.02 MHz ( period = 5.347 ns ) ; DR[14]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                        ; None                      ; 7.824 ns                ;
+-------+----------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLKIN'                                                                                                                                                                                                   ;
+------------------------------------------+-----------------------------------------------------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; LIFTOR[2]                                           ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[1]                                           ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 2.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[5]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[5]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[7]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[7]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[3]                                           ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[16]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[16]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[10]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[11]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[2]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[10]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[2]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[14]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[11]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[8]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[13]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[14]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[13]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[1]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[6]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[3]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[6]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[1]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[3]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[8]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[4]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[4]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[15]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[15]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[12]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; LADD[0]                                             ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[12]                                              ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[9]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 2.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 2.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[9]                                               ; LADD[0] ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 2.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[3]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[7]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[10]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[15]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[8]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[6]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[10]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[6]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[4]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[2]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[12]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[2]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[7]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[15]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 2.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[14]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.690 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[3]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[3]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[4]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[6]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[12]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[10]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[14]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[8]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[2]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[6]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[6]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[10]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[7]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[10]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[3]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[3]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[14]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[10]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[15]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 3.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[2]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[2]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[3]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[7]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[4]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[7]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.780 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[7]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[16]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[14]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.920 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[12]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[8]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[15]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[14]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[15]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[8]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[3]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[6]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[10]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[4]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[10]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[3]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[4]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.235 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[4]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[16]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; DR[1]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[12]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[12]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[16]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[2]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.777 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[1]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[12]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[16]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[8]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[1]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.936 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[7]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[7]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[8]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[16]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; DR[1]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[8]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[8]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; DR[1]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[15]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; DR[1]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[6]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[6]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[4]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[4]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[1]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[12]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[12]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[3]                                              ; UR[14]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[2]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[2]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[0]                                              ; UR[16]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[16]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[16]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[15]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[15]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[1]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[2]                                              ; UR[14]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; DIR[1]                                              ; UR[14]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 7.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; UR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; DR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; UR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; UR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.751 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[3]                                           ; DR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[2]                                           ; DR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[1]                                           ; DR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; UR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; UR[3]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; DR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 4.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[3]                                           ; DR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[3]                                           ; UR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[3]                                           ; UR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[3]                                           ; UR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.643 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[2]                                           ; DR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[1]                                           ; DR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[2]                                           ; UR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[1]                                           ; UR[5]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[2]                                           ; UR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; DR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[1]                                           ; UR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[2]                                           ; UR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; UR[10]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[1]                                           ; UR[9]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[3]                                           ; DR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[3]                                           ; UR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; DR[6]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[3]                                           ; UR[3]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; UR[7]   ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; DR[13]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[2]                                           ; DR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[1]                                           ; DR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[2]                                           ; UR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[0]                                           ; DR[10]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 5.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; LIFTOR[1]                                           ; UR[11]  ; CLKIN      ; CLKIN    ; None                       ; None                       ; 6.265 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;         ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+---------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'UPIN'                                                                                                                                                        ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From    ; To      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; UR[16]  ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[7]   ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 4.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[14]  ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[2]   ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[1]   ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[3]   ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[8]   ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 6.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[13]  ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[6]   ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[15]  ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 6.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[11]  ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[5]   ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[10]  ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[4]   ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[12]  ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 6.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; LADD[0] ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[9]   ; LADD[0] ; UPIN       ; UPIN     ; None                       ; None                       ; 6.936 ns                 ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ST_CH'                                                                                                                                                       ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From    ; To      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DR[16]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[7]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[16]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 3.940 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[14]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[1]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[15]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[3]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[7]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 4.518 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[13]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[4]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[11]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[2]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[8]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[14]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[10]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[5]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[6]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[2]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[1]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[3]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.053 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[8]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[12]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[13]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[6]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[15]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; LADD[0] ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[9]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[11]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[5]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[10]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[4]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 5.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[12]  ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; UR[9]   ; LADD[0] ; ST_CH      ; ST_CH    ; None                       ; None                       ; 6.936 ns                 ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'DOWNIN'                                                                                                                                                      ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From    ; To      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DR[16]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 4.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[7]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 4.402 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[14]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 4.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[1]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[15]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[3]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[13]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[4]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[11]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[2]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[8]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[10]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[5]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[6]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 5.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[12]  ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 6.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; LADD[0] ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; DR[9]   ; LADD[0] ; DOWNIN     ; DOWNIN   ; None                       ; None                       ; 6.768 ns                 ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+--------+----------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To       ; To Clock ;
+-------+--------------+------------+--------+----------+----------+
; N/A   ; None         ; 7.408 ns   ; DOWNIN ; DR[7]    ; ST_CH    ;
; N/A   ; None         ; 7.252 ns   ; UPIN   ; UR[10]   ; CLKIN    ;
; N/A   ; None         ; 7.168 ns   ; DOWNIN ; DR[11]   ; ST_CH    ;
; N/A   ; None         ; 7.159 ns   ; DOWNIN ; DR[3]    ; ST_CH    ;
; N/A   ; None         ; 7.098 ns   ; ST_CH  ; UR[10]   ; CLKIN    ;
; N/A   ; None         ; 7.051 ns   ; DOWNIN ; DR[5]    ; CLKIN    ;
; N/A   ; None         ; 6.923 ns   ; DOWNIN ; DR[11]   ; CLKIN    ;
; N/A   ; None         ; 6.848 ns   ; DOWNIN ; DR[10]   ; CLKIN    ;
; N/A   ; None         ; 6.844 ns   ; DOWNIN ; DR[8]    ; ST_CH    ;
; N/A   ; None         ; 6.758 ns   ; DOWNIN ; DR[6]    ; ST_CH    ;
; N/A   ; None         ; 6.696 ns   ; DOWNIN ; DR[7]    ; CLKIN    ;
; N/A   ; None         ; 6.670 ns   ; DOWNIN ; DR[10]   ; ST_CH    ;
; N/A   ; None         ; 6.666 ns   ; DOWNIN ; DR[13]   ; ST_CH    ;
; N/A   ; None         ; 6.666 ns   ; DOWNIN ; DR[8]    ; CLKIN    ;
; N/A   ; None         ; 6.591 ns   ; DOWNIN ; DR[7]    ; DOWNIN   ;
; N/A   ; None         ; 6.587 ns   ; UPIN   ; UR[14]   ; UPIN     ;
; N/A   ; None         ; 6.577 ns   ; DOWNIN ; DR[4]    ; ST_CH    ;
; N/A   ; None         ; 6.433 ns   ; DOWNIN ; DR[1]    ; ST_CH    ;
; N/A   ; None         ; 6.433 ns   ; ST_CH  ; UR[14]   ; UPIN     ;
; N/A   ; None         ; 6.429 ns   ; DOWNIN ; DR[12]   ; ST_CH    ;
; N/A   ; None         ; 6.413 ns   ; ST_CH  ; UR[1]    ; UPIN     ;
; N/A   ; None         ; 6.390 ns   ; DOWNIN ; DR[15]   ; ST_CH    ;
; N/A   ; None         ; 6.351 ns   ; DOWNIN ; DR[11]   ; DOWNIN   ;
; N/A   ; None         ; 6.349 ns   ; UPIN   ; UR[12]   ; CLKIN    ;
; N/A   ; None         ; 6.344 ns   ; ST_CH  ; DR[7]    ; ST_CH    ;
; N/A   ; None         ; 6.342 ns   ; DOWNIN ; DR[3]    ; DOWNIN   ;
; N/A   ; None         ; 6.335 ns   ; DOWNIN ; DR[6]    ; CLKIN    ;
; N/A   ; None         ; 6.322 ns   ; ST_CH  ; UR[5]    ; CLKIN    ;
; N/A   ; None         ; 6.312 ns   ; DOWNIN ; DR[14]   ; ST_CH    ;
; N/A   ; None         ; 6.223 ns   ; DOWNIN ; DR[3]    ; CLKIN    ;
; N/A   ; None         ; 6.202 ns   ; UPIN   ; UR[5]    ; CLKIN    ;
; N/A   ; None         ; 6.197 ns   ; DOWNIN ; DR[2]    ; CLKIN    ;
; N/A   ; None         ; 6.195 ns   ; ST_CH  ; UR[12]   ; CLKIN    ;
; N/A   ; None         ; 6.183 ns   ; UPIN   ; UR[14]   ; ST_CH    ;
; N/A   ; None         ; 6.138 ns   ; DOWNIN ; DR[12]   ; CLKIN    ;
; N/A   ; None         ; 6.138 ns   ; UPIN   ; UR[4]    ; CLKIN    ;
; N/A   ; None         ; 6.112 ns   ; DOWNIN ; DR[13]   ; CLKIN    ;
; N/A   ; None         ; 6.104 ns   ; ST_CH  ; DR[11]   ; ST_CH    ;
; N/A   ; None         ; 6.095 ns   ; ST_CH  ; DR[3]    ; ST_CH    ;
; N/A   ; None         ; 6.060 ns   ; DOWNIN ; DR[2]    ; ST_CH    ;
; N/A   ; None         ; 6.055 ns   ; UPIN   ; UR[6]    ; CLKIN    ;
; N/A   ; None         ; 6.029 ns   ; ST_CH  ; UR[14]   ; ST_CH    ;
; N/A   ; None         ; 6.027 ns   ; DOWNIN ; DR[8]    ; DOWNIN   ;
; N/A   ; None         ; 6.020 ns   ; DOWNIN ; DR[5]    ; ST_CH    ;
; N/A   ; None         ; 6.009 ns   ; ST_CH  ; UR[1]    ; ST_CH    ;
; N/A   ; None         ; 5.993 ns   ; UPIN   ; UR[1]    ; UPIN     ;
; N/A   ; None         ; 5.987 ns   ; ST_CH  ; DR[5]    ; CLKIN    ;
; N/A   ; None         ; 5.984 ns   ; ST_CH  ; UR[4]    ; CLKIN    ;
; N/A   ; None         ; 5.945 ns   ; UPIN   ; UR[12]   ; UPIN     ;
; N/A   ; None         ; 5.941 ns   ; DOWNIN ; DR[6]    ; DOWNIN   ;
; N/A   ; None         ; 5.934 ns   ; UPIN   ; UR[14]   ; CLKIN    ;
; N/A   ; None         ; 5.933 ns   ; UPIN   ; UR[2]    ; UPIN     ;
; N/A   ; None         ; 5.901 ns   ; ST_CH  ; UR[6]    ; CLKIN    ;
; N/A   ; None         ; 5.899 ns   ; UPIN   ; UR[8]    ; UPIN     ;
; N/A   ; None         ; 5.859 ns   ; ST_CH  ; DR[11]   ; CLKIN    ;
; N/A   ; None         ; 5.853 ns   ; DOWNIN ; DR[10]   ; DOWNIN   ;
; N/A   ; None         ; 5.849 ns   ; DOWNIN ; DR[13]   ; DOWNIN   ;
; N/A   ; None         ; 5.843 ns   ; DOWNIN ; DR[9]    ; ST_CH    ;
; N/A   ; None         ; 5.840 ns   ; UPIN   ; UR[10]   ; UPIN     ;
; N/A   ; None         ; 5.797 ns   ; UPIN   ; UR[6]    ; UPIN     ;
; N/A   ; None         ; 5.791 ns   ; ST_CH  ; UR[12]   ; UPIN     ;
; N/A   ; None         ; 5.787 ns   ; ST_CH  ; DR[10]   ; CLKIN    ;
; N/A   ; None         ; 5.783 ns   ; ST_CH  ; DR[8]    ; ST_CH    ;
; N/A   ; None         ; 5.780 ns   ; ST_CH  ; UR[14]   ; CLKIN    ;
; N/A   ; None         ; 5.779 ns   ; ST_CH  ; UR[2]    ; UPIN     ;
; N/A   ; None         ; 5.768 ns   ; ST_CH  ; UR[1]    ; CLKIN    ;
; N/A   ; None         ; 5.760 ns   ; DOWNIN ; DR[4]    ; DOWNIN   ;
; N/A   ; None         ; 5.745 ns   ; ST_CH  ; UR[8]    ; UPIN     ;
; N/A   ; None         ; 5.744 ns   ; UPIN   ; UR[2]    ; CLKIN    ;
; N/A   ; None         ; 5.716 ns   ; DOWNIN ; DR[4]    ; CLKIN    ;
; N/A   ; None         ; 5.697 ns   ; ST_CH  ; DR[6]    ; ST_CH    ;
; N/A   ; None         ; 5.686 ns   ; DOWNIN ; DR[1]    ; CLKIN    ;
; N/A   ; None         ; 5.686 ns   ; ST_CH  ; UR[10]   ; UPIN     ;
; N/A   ; None         ; 5.672 ns   ; ST_CH  ; DR[1]    ; ST_CH    ;
; N/A   ; None         ; 5.643 ns   ; ST_CH  ; UR[6]    ; UPIN     ;
; N/A   ; None         ; 5.640 ns   ; ST_CH  ; UR[11]   ; CLKIN    ;
; N/A   ; None         ; 5.634 ns   ; ST_CH  ; UR[15]   ; UPIN     ;
; N/A   ; None         ; 5.632 ns   ; ST_CH  ; DR[7]    ; CLKIN    ;
; N/A   ; None         ; 5.616 ns   ; DOWNIN ; DR[1]    ; DOWNIN   ;
; N/A   ; None         ; 5.612 ns   ; DOWNIN ; DR[12]   ; DOWNIN   ;
; N/A   ; None         ; 5.609 ns   ; ST_CH  ; DR[10]   ; ST_CH    ;
; N/A   ; None         ; 5.605 ns   ; ST_CH  ; DR[8]    ; CLKIN    ;
; N/A   ; None         ; 5.602 ns   ; ST_CH  ; DR[13]   ; ST_CH    ;
; N/A   ; None         ; 5.590 ns   ; ST_CH  ; UR[2]    ; CLKIN    ;
; N/A   ; None         ; 5.589 ns   ; UPIN   ; UR[1]    ; ST_CH    ;
; N/A   ; None         ; 5.573 ns   ; DOWNIN ; DR[15]   ; DOWNIN   ;
; N/A   ; None         ; 5.547 ns   ; ST_CH  ; UR[3]    ; UPIN     ;
; N/A   ; None         ; 5.541 ns   ; UPIN   ; UR[12]   ; ST_CH    ;
; N/A   ; None         ; 5.538 ns   ; UPIN   ; UR[4]    ; UPIN     ;
; N/A   ; None         ; 5.529 ns   ; UPIN   ; UR[2]    ; ST_CH    ;
; N/A   ; None         ; 5.527 ns   ; ST_CH  ; DR[7]    ; DOWNIN   ;
; N/A   ; None         ; 5.520 ns   ; UPIN   ; UR[11]   ; CLKIN    ;
; N/A   ; None         ; 5.516 ns   ; ST_CH  ; DR[4]    ; ST_CH    ;
; N/A   ; None         ; 5.514 ns   ; UPIN   ; UR[15]   ; UPIN     ;
; N/A   ; None         ; 5.506 ns   ; ST_CH  ; UR[7]    ; UPIN     ;
; N/A   ; None         ; 5.495 ns   ; DOWNIN ; DR[14]   ; DOWNIN   ;
; N/A   ; None         ; 5.495 ns   ; UPIN   ; UR[8]    ; ST_CH    ;
; N/A   ; None         ; 5.479 ns   ; ST_CH  ; UR[7]    ; CLKIN    ;
; N/A   ; None         ; 5.436 ns   ; UPIN   ; UR[10]   ; ST_CH    ;
; N/A   ; None         ; 5.427 ns   ; UPIN   ; UR[3]    ; UPIN     ;
; N/A   ; None         ; 5.397 ns   ; ST_CH  ; UR[15]   ; CLKIN    ;
; N/A   ; None         ; 5.393 ns   ; UPIN   ; UR[6]    ; ST_CH    ;
; N/A   ; None         ; 5.387 ns   ; ST_CH  ; UR[12]   ; ST_CH    ;
; N/A   ; None         ; 5.386 ns   ; UPIN   ; UR[7]    ; UPIN     ;
; N/A   ; None         ; 5.384 ns   ; ST_CH  ; UR[4]    ; UPIN     ;
; N/A   ; None         ; 5.375 ns   ; ST_CH  ; UR[2]    ; ST_CH    ;
; N/A   ; None         ; 5.368 ns   ; ST_CH  ; DR[12]   ; ST_CH    ;
; N/A   ; None         ; 5.359 ns   ; UPIN   ; UR[7]    ; CLKIN    ;
; N/A   ; None         ; 5.348 ns   ; UPIN   ; UR[1]    ; CLKIN    ;
; N/A   ; None         ; 5.341 ns   ; ST_CH  ; UR[8]    ; ST_CH    ;
; N/A   ; None         ; 5.326 ns   ; ST_CH  ; DR[15]   ; ST_CH    ;
; N/A   ; None         ; 5.300 ns   ; UPIN   ; UR[8]    ; CLKIN    ;
; N/A   ; None         ; 5.287 ns   ; ST_CH  ; DR[11]   ; DOWNIN   ;
; N/A   ; None         ; 5.282 ns   ; ST_CH  ; UR[10]   ; ST_CH    ;
; N/A   ; None         ; 5.278 ns   ; ST_CH  ; DR[3]    ; DOWNIN   ;
; N/A   ; None         ; 5.277 ns   ; UPIN   ; UR[15]   ; CLKIN    ;
; N/A   ; None         ; 5.274 ns   ; ST_CH  ; DR[6]    ; CLKIN    ;
; N/A   ; None         ; 5.251 ns   ; ST_CH  ; DR[14]   ; ST_CH    ;
; N/A   ; None         ; 5.243 ns   ; DOWNIN ; DR[2]    ; DOWNIN   ;
; N/A   ; None         ; 5.239 ns   ; ST_CH  ; UR[6]    ; ST_CH    ;
; N/A   ; None         ; 5.230 ns   ; ST_CH  ; UR[15]   ; ST_CH    ;
; N/A   ; None         ; 5.205 ns   ; DOWNIN ; DR[15]   ; CLKIN    ;
; N/A   ; None         ; 5.203 ns   ; DOWNIN ; DR[5]    ; DOWNIN   ;
; N/A   ; None         ; 5.159 ns   ; ST_CH  ; DR[3]    ; CLKIN    ;
; N/A   ; None         ; 5.150 ns   ; DOWNIN ; DR[14]   ; CLKIN    ;
; N/A   ; None         ; 5.146 ns   ; ST_CH  ; UR[8]    ; CLKIN    ;
; N/A   ; None         ; 5.143 ns   ; ST_CH  ; UR[3]    ; ST_CH    ;
; N/A   ; None         ; 5.136 ns   ; ST_CH  ; DR[2]    ; CLKIN    ;
; N/A   ; None         ; 5.134 ns   ; UPIN   ; UR[4]    ; ST_CH    ;
; N/A   ; None         ; 5.127 ns   ; ST_CH  ; UR[13]   ; CLKIN    ;
; N/A   ; None         ; 5.110 ns   ; UPIN   ; UR[15]   ; ST_CH    ;
; N/A   ; None         ; 5.102 ns   ; ST_CH  ; UR[7]    ; ST_CH    ;
; N/A   ; None         ; 5.077 ns   ; ST_CH  ; DR[12]   ; CLKIN    ;
; N/A   ; None         ; 5.050 ns   ; ST_CH  ; UR[3]    ; CLKIN    ;
; N/A   ; None         ; 5.048 ns   ; ST_CH  ; DR[13]   ; CLKIN    ;
; N/A   ; None         ; 5.027 ns   ; ST_CH  ; UR[9]    ; CLKIN    ;
; N/A   ; None         ; 5.026 ns   ; DOWNIN ; DR[9]    ; DOWNIN   ;
; N/A   ; None         ; 5.023 ns   ; UPIN   ; UR[3]    ; ST_CH    ;
; N/A   ; None         ; 5.007 ns   ; UPIN   ; UR[13]   ; CLKIN    ;
; N/A   ; None         ; 4.999 ns   ; ST_CH  ; DR[2]    ; ST_CH    ;
; N/A   ; None         ; 4.982 ns   ; UPIN   ; UR[7]    ; ST_CH    ;
; N/A   ; None         ; 4.980 ns   ; ST_CH  ; UR[4]    ; ST_CH    ;
; N/A   ; None         ; 4.966 ns   ; ST_CH  ; DR[8]    ; DOWNIN   ;
; N/A   ; None         ; 4.956 ns   ; ST_CH  ; DR[5]    ; ST_CH    ;
; N/A   ; None         ; 4.930 ns   ; UPIN   ; UR[3]    ; CLKIN    ;
; N/A   ; None         ; 4.925 ns   ; ST_CH  ; DR[1]    ; CLKIN    ;
; N/A   ; None         ; 4.907 ns   ; UPIN   ; UR[9]    ; CLKIN    ;
; N/A   ; None         ; 4.880 ns   ; ST_CH  ; DR[6]    ; DOWNIN   ;
; N/A   ; None         ; 4.855 ns   ; ST_CH  ; DR[1]    ; DOWNIN   ;
; N/A   ; None         ; 4.792 ns   ; ST_CH  ; DR[10]   ; DOWNIN   ;
; N/A   ; None         ; 4.785 ns   ; ST_CH  ; DR[13]   ; DOWNIN   ;
; N/A   ; None         ; 4.779 ns   ; ST_CH  ; DR[9]    ; ST_CH    ;
; N/A   ; None         ; 4.722 ns   ; ST_CH  ; UR[13]   ; UPIN     ;
; N/A   ; None         ; 4.699 ns   ; ST_CH  ; DR[4]    ; DOWNIN   ;
; N/A   ; None         ; 4.655 ns   ; ST_CH  ; DR[4]    ; CLKIN    ;
; N/A   ; None         ; 4.602 ns   ; UPIN   ; UR[13]   ; UPIN     ;
; N/A   ; None         ; 4.551 ns   ; ST_CH  ; DR[12]   ; DOWNIN   ;
; N/A   ; None         ; 4.509 ns   ; ST_CH  ; DR[15]   ; DOWNIN   ;
; N/A   ; None         ; 4.435 ns   ; ST_CH  ; UR[5]    ; UPIN     ;
; N/A   ; None         ; 4.434 ns   ; ST_CH  ; DR[14]   ; DOWNIN   ;
; N/A   ; None         ; 4.409 ns   ; ST_CH  ; UR[11]   ; UPIN     ;
; N/A   ; None         ; 4.402 ns   ; ST_CH  ; UR[9]    ; UPIN     ;
; N/A   ; None         ; 4.318 ns   ; ST_CH  ; UR[13]   ; ST_CH    ;
; N/A   ; None         ; 4.315 ns   ; UPIN   ; UR[5]    ; UPIN     ;
; N/A   ; None         ; 4.289 ns   ; UPIN   ; UR[11]   ; UPIN     ;
; N/A   ; None         ; 4.282 ns   ; UPIN   ; UR[9]    ; UPIN     ;
; N/A   ; None         ; 4.198 ns   ; UPIN   ; UR[13]   ; ST_CH    ;
; N/A   ; None         ; 4.182 ns   ; ST_CH  ; DR[2]    ; DOWNIN   ;
; N/A   ; None         ; 4.141 ns   ; ST_CH  ; DR[15]   ; CLKIN    ;
; N/A   ; None         ; 4.139 ns   ; ST_CH  ; DR[5]    ; DOWNIN   ;
; N/A   ; None         ; 4.101 ns   ; DOWNIN ; DR[9]    ; CLKIN    ;
; N/A   ; None         ; 4.089 ns   ; ST_CH  ; DR[14]   ; CLKIN    ;
; N/A   ; None         ; 4.031 ns   ; ST_CH  ; UR[5]    ; ST_CH    ;
; N/A   ; None         ; 4.005 ns   ; ST_CH  ; UR[11]   ; ST_CH    ;
; N/A   ; None         ; 3.998 ns   ; ST_CH  ; UR[9]    ; ST_CH    ;
; N/A   ; None         ; 3.962 ns   ; ST_CH  ; DR[9]    ; DOWNIN   ;
; N/A   ; None         ; 3.911 ns   ; UPIN   ; UR[5]    ; ST_CH    ;
; N/A   ; None         ; 3.885 ns   ; UPIN   ; UR[11]   ; ST_CH    ;
; N/A   ; None         ; 3.878 ns   ; UPIN   ; UR[9]    ; ST_CH    ;
; N/A   ; None         ; 3.147 ns   ; DELAY  ; WAI_T[2] ; CLKIN    ;
; N/A   ; None         ; 3.037 ns   ; ST_CH  ; DR[9]    ; CLKIN    ;
; N/A   ; None         ; 2.167 ns   ; DELAY  ; WAI_T[1] ; CLKIN    ;
; N/A   ; None         ; 2.166 ns   ; DELAY  ; WAI_T[0] ; CLKIN    ;
; N/A   ; None         ; 1.511 ns   ; DOWNIN ; DR[16]   ; ST_CH    ;
; N/A   ; None         ; 1.426 ns   ; ST_CH  ; UR[16]   ; UPIN     ;
; N/A   ; None         ; 1.022 ns   ; ST_CH  ; UR[16]   ; ST_CH    ;
; N/A   ; None         ; 1.022 ns   ; UPIN   ; UR[16]   ; UPIN     ;
; N/A   ; None         ; 0.694 ns   ; DOWNIN ; DR[16]   ; DOWNIN   ;
; N/A   ; None         ; 0.694 ns   ; ST_CH  ; DR[16]   ; ST_CH    ;
; N/A   ; None         ; 0.618 ns   ; UPIN   ; UR[16]   ; ST_CH    ;
; N/A   ; None         ; 0.425 ns   ; ST_CH  ; UR[16]   ; CLKIN    ;
; N/A   ; None         ; 0.021 ns   ; UPIN   ; UR[16]   ; CLKIN    ;
; N/A   ; None         ; -0.060 ns  ; DOWNIN ; DR[16]   ; CLKIN    ;
; N/A   ; None         ; -0.123 ns  ; ST_CH  ; DR[16]   ; DOWNIN   ;
; N/A   ; None         ; -0.877 ns  ; ST_CH  ; DR[16]   ; CLKIN    ;
; N/A   ; None         ; -2.960 ns  ; CLOSE  ; WAI_T[1] ; CLKIN    ;
; N/A   ; None         ; -2.961 ns  ; CLOSE  ; WAI_T[0] ; CLKIN    ;
; N/A   ; None         ; -3.549 ns  ; CLOSE  ; WAI_T[2] ; CLKIN    ;
+-------+--------------+------------+--------+----------+----------+


+--------------------------------------------------------------------------+
; tco                                                                      ;
+-------+--------------+------------+-----------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To          ; From Clock ;
+-------+--------------+------------+-----------+-------------+------------+
; N/A   ; None         ; 15.877 ns  ; LIFTOR[0] ; ST_OUT[1]   ; CLKIN      ;
; N/A   ; None         ; 15.205 ns  ; LIFTOR[2] ; ST_OUT[2]   ; CLKIN      ;
; N/A   ; None         ; 14.928 ns  ; LIFTOR[1] ; ST_OUT[2]   ; CLKIN      ;
; N/A   ; None         ; 14.922 ns  ; LIFTOR[3] ; ST_OUT[3]   ; CLKIN      ;
; N/A   ; None         ; 14.896 ns  ; LIFTOR[2] ; ST_OUT[3]   ; CLKIN      ;
; N/A   ; None         ; 14.821 ns  ; LIFTOR[1] ; ST_OUT[1]   ; CLKIN      ;
; N/A   ; None         ; 14.620 ns  ; LIFTOR[1] ; ST_OUT[3]   ; CLKIN      ;
; N/A   ; None         ; 14.409 ns  ; LIFTOR[0] ; ST_OUT[0]   ; CLKIN      ;
; N/A   ; None         ; 13.672 ns  ; WAI_T[1]  ; RUN_WAIT[1] ; CLKIN      ;
; N/A   ; None         ; 13.588 ns  ; LIFTOR[0] ; ST_OUT[2]   ; CLKIN      ;
; N/A   ; None         ; 13.281 ns  ; LIFTOR[0] ; ST_OUT[3]   ; CLKIN      ;
; N/A   ; None         ; 13.228 ns  ; WAI_T[2]  ; RUN_WAIT[2] ; CLKIN      ;
; N/A   ; None         ; 12.539 ns  ; WAI_T[0]  ; RUN_WAIT[0] ; CLKIN      ;
; N/A   ; None         ; 11.302 ns  ; DIR[1]    ; DIRECT[3]   ; CLKIN      ;
; N/A   ; None         ; 11.206 ns  ; DIR[1]    ; DIRECT[2]   ; CLKIN      ;
; N/A   ; None         ; 10.566 ns  ; DIR[1]    ; DIRECT[1]   ; CLKIN      ;
; N/A   ; None         ; 10.429 ns  ; DIR[0]    ; DIRECT[1]   ; CLKIN      ;
; N/A   ; None         ; 10.406 ns  ; DIR[0]    ; DIRECT[2]   ; CLKIN      ;
; N/A   ; None         ; 10.305 ns  ; DIR[0]    ; DIRECT[3]   ; CLKIN      ;
; N/A   ; None         ; 10.230 ns  ; DIR[2]    ; DIRECT[3]   ; CLKIN      ;
; N/A   ; None         ; 9.784 ns   ; DIR[2]    ; DIRECT[2]   ; CLKIN      ;
; N/A   ; None         ; 9.608 ns   ; DIR[0]    ; DIRECT[0]   ; CLKIN      ;
; N/A   ; None         ; 9.549 ns   ; DIR[3]    ; DIRECT[3]   ; CLKIN      ;
; N/A   ; None         ; 8.946 ns   ; LAMP~reg0 ; LAMP        ; CLKIN      ;
+-------+--------------+------------+-----------+-------------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+--------+----------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To       ; To Clock ;
+---------------+-------------+-----------+--------+----------+----------+
; N/A           ; None        ; 10.217 ns ; UPIN   ; UR[16]   ; CLKIN    ;
; N/A           ; None        ; 9.943 ns  ; ST_CH  ; DR[16]   ; CLKIN    ;
; N/A           ; None        ; 9.813 ns  ; ST_CH  ; UR[16]   ; CLKIN    ;
; N/A           ; None        ; 9.126 ns  ; DOWNIN ; DR[16]   ; CLKIN    ;
; N/A           ; None        ; 7.937 ns  ; UPIN   ; UR[5]    ; CLKIN    ;
; N/A           ; None        ; 7.868 ns  ; UPIN   ; UR[13]   ; CLKIN    ;
; N/A           ; None        ; 7.817 ns  ; ST_CH  ; UR[5]    ; CLKIN    ;
; N/A           ; None        ; 7.811 ns  ; UPIN   ; UR[9]    ; CLKIN    ;
; N/A           ; None        ; 7.748 ns  ; ST_CH  ; UR[13]   ; CLKIN    ;
; N/A           ; None        ; 7.691 ns  ; ST_CH  ; UR[9]    ; CLKIN    ;
; N/A           ; None        ; 7.676 ns  ; ST_CH  ; DR[5]    ; CLKIN    ;
; N/A           ; None        ; 7.396 ns  ; UPIN   ; UR[11]   ; CLKIN    ;
; N/A           ; None        ; 7.301 ns  ; UPIN   ; UR[3]    ; CLKIN    ;
; N/A           ; None        ; 7.276 ns  ; ST_CH  ; UR[11]   ; CLKIN    ;
; N/A           ; None        ; 7.181 ns  ; ST_CH  ; UR[3]    ; CLKIN    ;
; N/A           ; None        ; 7.081 ns  ; ST_CH  ; DR[9]    ; CLKIN    ;
; N/A           ; None        ; 6.612 ns  ; DOWNIN ; DR[5]    ; CLKIN    ;
; N/A           ; None        ; 6.530 ns  ; ST_CH  ; DR[11]   ; CLKIN    ;
; N/A           ; None        ; 6.354 ns  ; UPIN   ; UR[7]    ; CLKIN    ;
; N/A           ; None        ; 6.293 ns  ; ST_CH  ; UR[10]   ; CLKIN    ;
; N/A           ; None        ; 6.234 ns  ; ST_CH  ; UR[7]    ; CLKIN    ;
; N/A           ; None        ; 6.191 ns  ; ST_CH  ; DR[6]    ; CLKIN    ;
; N/A           ; None        ; 6.139 ns  ; UPIN   ; UR[10]   ; CLKIN    ;
; N/A           ; None        ; 6.118 ns  ; ST_CH  ; DR[13]   ; CLKIN    ;
; N/A           ; None        ; 6.063 ns  ; ST_CH  ; DR[10]   ; CLKIN    ;
; N/A           ; None        ; 6.017 ns  ; DOWNIN ; DR[9]    ; CLKIN    ;
; N/A           ; None        ; 5.945 ns  ; ST_CH  ; DR[2]    ; CLKIN    ;
; N/A           ; None        ; 5.823 ns  ; ST_CH  ; UR[8]    ; CLKIN    ;
; N/A           ; None        ; 5.736 ns  ; ST_CH  ; DR[7]    ; CLKIN    ;
; N/A           ; None        ; 5.669 ns  ; UPIN   ; UR[8]    ; CLKIN    ;
; N/A           ; None        ; 5.656 ns  ; ST_CH  ; DR[14]   ; CLKIN    ;
; N/A           ; None        ; 5.632 ns  ; ST_CH  ; DR[15]   ; CLKIN    ;
; N/A           ; None        ; 5.615 ns  ; ST_CH  ; UR[6]    ; CLKIN    ;
; N/A           ; None        ; 5.607 ns  ; ST_CH  ; UR[4]    ; CLKIN    ;
; N/A           ; None        ; 5.499 ns  ; ST_CH  ; UR[12]   ; CLKIN    ;
; N/A           ; None        ; 5.474 ns  ; UPIN   ; UR[15]   ; CLKIN    ;
; N/A           ; None        ; 5.466 ns  ; DOWNIN ; DR[11]   ; CLKIN    ;
; N/A           ; None        ; 5.461 ns  ; UPIN   ; UR[6]    ; CLKIN    ;
; N/A           ; None        ; 5.453 ns  ; UPIN   ; UR[4]    ; CLKIN    ;
; N/A           ; None        ; 5.452 ns  ; ST_CH  ; UR[2]    ; CLKIN    ;
; N/A           ; None        ; 5.440 ns  ; ST_CH  ; DR[3]    ; CLKIN    ;
; N/A           ; None        ; 5.381 ns  ; ST_CH  ; DR[4]    ; CLKIN    ;
; N/A           ; None        ; 5.354 ns  ; ST_CH  ; UR[15]   ; CLKIN    ;
; N/A           ; None        ; 5.345 ns  ; UPIN   ; UR[12]   ; CLKIN    ;
; N/A           ; None        ; 5.298 ns  ; UPIN   ; UR[2]    ; CLKIN    ;
; N/A           ; None        ; 5.271 ns  ; ST_CH  ; DR[12]   ; CLKIN    ;
; N/A           ; None        ; 5.230 ns  ; UPIN   ; UR[1]    ; CLKIN    ;
; N/A           ; None        ; 5.130 ns  ; DOWNIN ; DR[6]    ; CLKIN    ;
; N/A           ; None        ; 5.115 ns  ; ST_CH  ; DR[8]    ; CLKIN    ;
; N/A           ; None        ; 5.054 ns  ; DOWNIN ; DR[13]   ; CLKIN    ;
; N/A           ; None        ; 5.002 ns  ; DOWNIN ; DR[10]   ; CLKIN    ;
; N/A           ; None        ; 4.955 ns  ; ST_CH  ; DR[1]    ; CLKIN    ;
; N/A           ; None        ; 4.884 ns  ; DOWNIN ; DR[2]    ; CLKIN    ;
; N/A           ; None        ; 4.810 ns  ; ST_CH  ; UR[1]    ; CLKIN    ;
; N/A           ; None        ; 4.802 ns  ; ST_CH  ; UR[14]   ; CLKIN    ;
; N/A           ; None        ; 4.672 ns  ; DOWNIN ; DR[7]    ; CLKIN    ;
; N/A           ; None        ; 4.648 ns  ; UPIN   ; UR[14]   ; CLKIN    ;
; N/A           ; None        ; 4.595 ns  ; DOWNIN ; DR[14]   ; CLKIN    ;
; N/A           ; None        ; 4.568 ns  ; DOWNIN ; DR[15]   ; CLKIN    ;
; N/A           ; None        ; 4.376 ns  ; DOWNIN ; DR[3]    ; CLKIN    ;
; N/A           ; None        ; 4.320 ns  ; DOWNIN ; DR[4]    ; CLKIN    ;
; N/A           ; None        ; 4.210 ns  ; DOWNIN ; DR[12]   ; CLKIN    ;
; N/A           ; None        ; 4.194 ns  ; DOWNIN ; DR[1]    ; CLKIN    ;
; N/A           ; None        ; 4.054 ns  ; DOWNIN ; DR[8]    ; CLKIN    ;
; N/A           ; None        ; 3.815 ns  ; CLOSE  ; WAI_T[2] ; CLKIN    ;
; N/A           ; None        ; 3.227 ns  ; CLOSE  ; WAI_T[0] ; CLKIN    ;
; N/A           ; None        ; 3.226 ns  ; CLOSE  ; WAI_T[1] ; CLKIN    ;
; N/A           ; None        ; 1.076 ns  ; ST_CH  ; DR[16]   ; DOWNIN   ;
; N/A           ; None        ; 0.601 ns  ; UPIN   ; UR[16]   ; ST_CH    ;
; N/A           ; None        ; 0.259 ns  ; DOWNIN ; DR[16]   ; DOWNIN   ;
; N/A           ; None        ; 0.259 ns  ; ST_CH  ; DR[16]   ; ST_CH    ;
; N/A           ; None        ; 0.197 ns  ; ST_CH  ; UR[16]   ; ST_CH    ;
; N/A           ; None        ; 0.197 ns  ; UPIN   ; UR[16]   ; UPIN     ;
; N/A           ; None        ; -0.207 ns ; ST_CH  ; UR[16]   ; UPIN     ;
; N/A           ; None        ; -0.558 ns ; DOWNIN ; DR[16]   ; ST_CH    ;
; N/A           ; None        ; -1.191 ns ; ST_CH  ; DR[5]    ; DOWNIN   ;
; N/A           ; None        ; -1.679 ns ; UPIN   ; UR[5]    ; ST_CH    ;
; N/A           ; None        ; -1.748 ns ; UPIN   ; UR[13]   ; ST_CH    ;
; N/A           ; None        ; -1.786 ns ; ST_CH  ; DR[9]    ; DOWNIN   ;
; N/A           ; None        ; -1.799 ns ; ST_CH  ; UR[5]    ; ST_CH    ;
; N/A           ; None        ; -1.805 ns ; UPIN   ; UR[9]    ; ST_CH    ;
; N/A           ; None        ; -1.868 ns ; ST_CH  ; UR[13]   ; ST_CH    ;
; N/A           ; None        ; -1.900 ns ; DELAY  ; WAI_T[0] ; CLKIN    ;
; N/A           ; None        ; -1.901 ns ; DELAY  ; WAI_T[1] ; CLKIN    ;
; N/A           ; None        ; -1.925 ns ; ST_CH  ; UR[9]    ; ST_CH    ;
; N/A           ; None        ; -2.008 ns ; ST_CH  ; DR[5]    ; ST_CH    ;
; N/A           ; None        ; -2.083 ns ; UPIN   ; UR[5]    ; UPIN     ;
; N/A           ; None        ; -2.152 ns ; UPIN   ; UR[13]   ; UPIN     ;
; N/A           ; None        ; -2.203 ns ; ST_CH  ; UR[5]    ; UPIN     ;
; N/A           ; None        ; -2.209 ns ; UPIN   ; UR[9]    ; UPIN     ;
; N/A           ; None        ; -2.220 ns ; UPIN   ; UR[11]   ; ST_CH    ;
; N/A           ; None        ; -2.255 ns ; DOWNIN ; DR[5]    ; DOWNIN   ;
; N/A           ; None        ; -2.272 ns ; ST_CH  ; UR[13]   ; UPIN     ;
; N/A           ; None        ; -2.315 ns ; UPIN   ; UR[3]    ; ST_CH    ;
; N/A           ; None        ; -2.329 ns ; ST_CH  ; UR[9]    ; UPIN     ;
; N/A           ; None        ; -2.337 ns ; ST_CH  ; DR[11]   ; DOWNIN   ;
; N/A           ; None        ; -2.340 ns ; ST_CH  ; UR[11]   ; ST_CH    ;
; N/A           ; None        ; -2.435 ns ; ST_CH  ; UR[3]    ; ST_CH    ;
; N/A           ; None        ; -2.603 ns ; ST_CH  ; DR[9]    ; ST_CH    ;
; N/A           ; None        ; -2.624 ns ; UPIN   ; UR[11]   ; UPIN     ;
; N/A           ; None        ; -2.676 ns ; ST_CH  ; DR[6]    ; DOWNIN   ;
; N/A           ; None        ; -2.719 ns ; UPIN   ; UR[3]    ; UPIN     ;
; N/A           ; None        ; -2.744 ns ; ST_CH  ; UR[11]   ; UPIN     ;
; N/A           ; None        ; -2.749 ns ; ST_CH  ; DR[13]   ; DOWNIN   ;
; N/A           ; None        ; -2.804 ns ; ST_CH  ; DR[10]   ; DOWNIN   ;
; N/A           ; None        ; -2.839 ns ; ST_CH  ; UR[3]    ; UPIN     ;
; N/A           ; None        ; -2.850 ns ; DOWNIN ; DR[9]    ; DOWNIN   ;
; N/A           ; None        ; -2.881 ns ; DELAY  ; WAI_T[2] ; CLKIN    ;
; N/A           ; None        ; -2.922 ns ; ST_CH  ; DR[2]    ; DOWNIN   ;
; N/A           ; None        ; -3.072 ns ; DOWNIN ; DR[5]    ; ST_CH    ;
; N/A           ; None        ; -3.131 ns ; ST_CH  ; DR[7]    ; DOWNIN   ;
; N/A           ; None        ; -3.154 ns ; ST_CH  ; DR[11]   ; ST_CH    ;
; N/A           ; None        ; -3.211 ns ; ST_CH  ; DR[14]   ; DOWNIN   ;
; N/A           ; None        ; -3.235 ns ; ST_CH  ; DR[15]   ; DOWNIN   ;
; N/A           ; None        ; -3.262 ns ; UPIN   ; UR[7]    ; ST_CH    ;
; N/A           ; None        ; -3.323 ns ; ST_CH  ; UR[10]   ; ST_CH    ;
; N/A           ; None        ; -3.382 ns ; ST_CH  ; UR[7]    ; ST_CH    ;
; N/A           ; None        ; -3.401 ns ; DOWNIN ; DR[11]   ; DOWNIN   ;
; N/A           ; None        ; -3.427 ns ; ST_CH  ; DR[3]    ; DOWNIN   ;
; N/A           ; None        ; -3.477 ns ; UPIN   ; UR[10]   ; ST_CH    ;
; N/A           ; None        ; -3.486 ns ; ST_CH  ; DR[4]    ; DOWNIN   ;
; N/A           ; None        ; -3.493 ns ; ST_CH  ; DR[6]    ; ST_CH    ;
; N/A           ; None        ; -3.566 ns ; ST_CH  ; DR[13]   ; ST_CH    ;
; N/A           ; None        ; -3.596 ns ; ST_CH  ; DR[12]   ; DOWNIN   ;
; N/A           ; None        ; -3.621 ns ; ST_CH  ; DR[10]   ; ST_CH    ;
; N/A           ; None        ; -3.666 ns ; UPIN   ; UR[7]    ; UPIN     ;
; N/A           ; None        ; -3.667 ns ; DOWNIN ; DR[9]    ; ST_CH    ;
; N/A           ; None        ; -3.727 ns ; ST_CH  ; UR[10]   ; UPIN     ;
; N/A           ; None        ; -3.737 ns ; DOWNIN ; DR[6]    ; DOWNIN   ;
; N/A           ; None        ; -3.739 ns ; ST_CH  ; DR[2]    ; ST_CH    ;
; N/A           ; None        ; -3.752 ns ; ST_CH  ; DR[8]    ; DOWNIN   ;
; N/A           ; None        ; -3.786 ns ; ST_CH  ; UR[7]    ; UPIN     ;
; N/A           ; None        ; -3.793 ns ; ST_CH  ; UR[8]    ; ST_CH    ;
; N/A           ; None        ; -3.813 ns ; DOWNIN ; DR[13]   ; DOWNIN   ;
; N/A           ; None        ; -3.865 ns ; DOWNIN ; DR[10]   ; DOWNIN   ;
; N/A           ; None        ; -3.881 ns ; UPIN   ; UR[10]   ; UPIN     ;
; N/A           ; None        ; -3.912 ns ; ST_CH  ; DR[1]    ; DOWNIN   ;
; N/A           ; None        ; -3.947 ns ; UPIN   ; UR[8]    ; ST_CH    ;
; N/A           ; None        ; -3.948 ns ; ST_CH  ; DR[7]    ; ST_CH    ;
; N/A           ; None        ; -3.983 ns ; DOWNIN ; DR[2]    ; DOWNIN   ;
; N/A           ; None        ; -4.001 ns ; ST_CH  ; UR[6]    ; ST_CH    ;
; N/A           ; None        ; -4.009 ns ; ST_CH  ; UR[4]    ; ST_CH    ;
; N/A           ; None        ; -4.028 ns ; ST_CH  ; DR[14]   ; ST_CH    ;
; N/A           ; None        ; -4.052 ns ; ST_CH  ; DR[15]   ; ST_CH    ;
; N/A           ; None        ; -4.117 ns ; ST_CH  ; UR[12]   ; ST_CH    ;
; N/A           ; None        ; -4.142 ns ; UPIN   ; UR[15]   ; ST_CH    ;
; N/A           ; None        ; -4.155 ns ; UPIN   ; UR[6]    ; ST_CH    ;
; N/A           ; None        ; -4.163 ns ; UPIN   ; UR[4]    ; ST_CH    ;
; N/A           ; None        ; -4.164 ns ; ST_CH  ; UR[2]    ; ST_CH    ;
; N/A           ; None        ; -4.195 ns ; DOWNIN ; DR[7]    ; DOWNIN   ;
; N/A           ; None        ; -4.197 ns ; ST_CH  ; UR[8]    ; UPIN     ;
; N/A           ; None        ; -4.218 ns ; DOWNIN ; DR[11]   ; ST_CH    ;
; N/A           ; None        ; -4.244 ns ; ST_CH  ; DR[3]    ; ST_CH    ;
; N/A           ; None        ; -4.262 ns ; ST_CH  ; UR[15]   ; ST_CH    ;
; N/A           ; None        ; -4.271 ns ; UPIN   ; UR[12]   ; ST_CH    ;
; N/A           ; None        ; -4.272 ns ; DOWNIN ; DR[14]   ; DOWNIN   ;
; N/A           ; None        ; -4.299 ns ; DOWNIN ; DR[15]   ; DOWNIN   ;
; N/A           ; None        ; -4.303 ns ; ST_CH  ; DR[4]    ; ST_CH    ;
; N/A           ; None        ; -4.318 ns ; UPIN   ; UR[2]    ; ST_CH    ;
; N/A           ; None        ; -4.351 ns ; UPIN   ; UR[8]    ; UPIN     ;
; N/A           ; None        ; -4.386 ns ; UPIN   ; UR[1]    ; ST_CH    ;
; N/A           ; None        ; -4.405 ns ; ST_CH  ; UR[6]    ; UPIN     ;
; N/A           ; None        ; -4.413 ns ; ST_CH  ; UR[4]    ; UPIN     ;
; N/A           ; None        ; -4.413 ns ; ST_CH  ; DR[12]   ; ST_CH    ;
; N/A           ; None        ; -4.491 ns ; DOWNIN ; DR[3]    ; DOWNIN   ;
; N/A           ; None        ; -4.521 ns ; ST_CH  ; UR[12]   ; UPIN     ;
; N/A           ; None        ; -4.546 ns ; UPIN   ; UR[15]   ; UPIN     ;
; N/A           ; None        ; -4.547 ns ; DOWNIN ; DR[4]    ; DOWNIN   ;
; N/A           ; None        ; -4.554 ns ; DOWNIN ; DR[6]    ; ST_CH    ;
; N/A           ; None        ; -4.559 ns ; UPIN   ; UR[6]    ; UPIN     ;
; N/A           ; None        ; -4.567 ns ; UPIN   ; UR[4]    ; UPIN     ;
; N/A           ; None        ; -4.568 ns ; ST_CH  ; UR[2]    ; UPIN     ;
; N/A           ; None        ; -4.569 ns ; ST_CH  ; DR[8]    ; ST_CH    ;
; N/A           ; None        ; -4.630 ns ; DOWNIN ; DR[13]   ; ST_CH    ;
; N/A           ; None        ; -4.657 ns ; DOWNIN ; DR[12]   ; DOWNIN   ;
; N/A           ; None        ; -4.666 ns ; ST_CH  ; UR[15]   ; UPIN     ;
; N/A           ; None        ; -4.673 ns ; DOWNIN ; DR[1]    ; DOWNIN   ;
; N/A           ; None        ; -4.675 ns ; UPIN   ; UR[12]   ; UPIN     ;
; N/A           ; None        ; -4.682 ns ; DOWNIN ; DR[10]   ; ST_CH    ;
; N/A           ; None        ; -4.722 ns ; UPIN   ; UR[2]    ; UPIN     ;
; N/A           ; None        ; -4.729 ns ; ST_CH  ; DR[1]    ; ST_CH    ;
; N/A           ; None        ; -4.790 ns ; UPIN   ; UR[1]    ; UPIN     ;
; N/A           ; None        ; -4.800 ns ; DOWNIN ; DR[2]    ; ST_CH    ;
; N/A           ; None        ; -4.806 ns ; ST_CH  ; UR[1]    ; ST_CH    ;
; N/A           ; None        ; -4.813 ns ; DOWNIN ; DR[8]    ; DOWNIN   ;
; N/A           ; None        ; -4.814 ns ; ST_CH  ; UR[14]   ; ST_CH    ;
; N/A           ; None        ; -4.968 ns ; UPIN   ; UR[14]   ; ST_CH    ;
; N/A           ; None        ; -5.012 ns ; DOWNIN ; DR[7]    ; ST_CH    ;
; N/A           ; None        ; -5.089 ns ; DOWNIN ; DR[14]   ; ST_CH    ;
; N/A           ; None        ; -5.116 ns ; DOWNIN ; DR[15]   ; ST_CH    ;
; N/A           ; None        ; -5.210 ns ; ST_CH  ; UR[1]    ; UPIN     ;
; N/A           ; None        ; -5.218 ns ; ST_CH  ; UR[14]   ; UPIN     ;
; N/A           ; None        ; -5.308 ns ; DOWNIN ; DR[3]    ; ST_CH    ;
; N/A           ; None        ; -5.364 ns ; DOWNIN ; DR[4]    ; ST_CH    ;
; N/A           ; None        ; -5.372 ns ; UPIN   ; UR[14]   ; UPIN     ;
; N/A           ; None        ; -5.474 ns ; DOWNIN ; DR[12]   ; ST_CH    ;
; N/A           ; None        ; -5.490 ns ; DOWNIN ; DR[1]    ; ST_CH    ;
; N/A           ; None        ; -5.630 ns ; DOWNIN ; DR[8]    ; ST_CH    ;
+---------------+-------------+-----------+--------+----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 178 04/27/2006 SJ Full Version
    Info: Processing started: Sun Jan 01 00:08:14 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Vhdl1 -c Vhdl1 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "LADD[1]" is a latch
    Warning: Node "UR[14]" is a latch
    Warning: Node "DR[14]" is a latch
    Warning: Node "DR[3]" is a latch
    Warning: Node "UR[3]" is a latch
    Warning: Node "UR[15]" is a latch
    Warning: Node "DR[15]" is a latch
    Warning: Node "DR[16]" is a latch
    Warning: Node "UR[16]" is a latch
    Warning: Node "UR[2]" is a latch
    Warning: Node "DR[2]" is a latch
    Warning: Node "UR[1]" is a latch
    Warning: Node "DR[1]" is a latch
    Warning: Node "UR[4]" is a latch
    Warning: Node "DR[4]" is a latch
    Warning: Node "UR[12]" is a latch
    Warning: Node "DR[12]" is a latch
    Warning: Node "UR[13]" is a latch
    Warning: Node "DR[13]" is a latch
    Warning: Node "UR[9]" is a latch
    Warning: Node "DR[9]" is a latch
    Warning: Node "UR[7]" is a latch
    Warning: Node "DR[7]" is a latch
    Warning: Node "UR[8]" is a latch
    Warning: Node "DR[8]" is a latch
    Warning: Node "UR[5]" is a latch
    Warning: Node "DR[5]" is a latch
    Warning: Node "UR[6]" is a latch
    Warning: Node "DR[6]" is a latch
    Warning: Node "DR[10]" is a latch
    Warning: Node "UR[10]" is a latch
    Warning: Node "DR[11]" is a latch
    Warning: Node "UR[11]" is a latch
    Warning: Node "LADD[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLKIN" is an undefined clock
    Info: Assuming node "UPIN" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "ST_CH" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "DOWNIN" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 159 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "UR[11]" as buffer
    Info: Detected ripple clock "DR[11]" as buffer
    Info: Detected ripple clock "UR[10]" as buffer
    Info: Detected ripple clock "DR[10]" as buffer
    Info: Detected ripple clock "DR[6]" as buffer
    Info: Detected ripple clock "UR[6]" as buffer
    Info: Detected ripple clock "DR[5]" as buffer
    Info: Detected ripple clock "UR[5]" as buffer
    Info: Detected ripple clock "DR[8]" as buffer
    Info: Detected ripple clock "UR[8]" as buffer
    Info: Detected ripple clock "DR[7]" as buffer
    Info: Detected ripple clock "UR[7]" as buffer
    Info: Detected ripple clock "DR[9]" as buffer
    Info: Detected ripple clock "UR[9]" as buffer
    Info: Detected ripple clock "DR[13]" as buffer
    Info: Detected ripple clock "UR[13]" as buffer
    Info: Detected ripple clock "DR[12]" as buffer
    Info: Detected ripple clock "UR[12]" as buffer
    Info: Detected ripple clock "DR[4]" as buffer
    Info: Detected ripple clock "UR[4]" as buffer
    Info: Detected ripple clock "DR[1]" as buffer
    Info: Detected ripple clock "UR[1]" as buffer
    Info: Detected ripple clock "DR[2]" as buffer
    Info: Detected ripple clock "UR[2]" as buffer
    Info: Detected ripple clock "UR[16]" as buffer
    Info: Detected ripple clock "DR[16]" as buffer
    Info: Detected ripple clock "DR[15]" as buffer
    Info: Detected ripple clock "UR[15]" as buffer
    Info: Detected ripple clock "UR[3]" as buffer
    Info: Detected ripple clock "DR[3]" as buffer
    Info: Detected ripple clock "DR[14]" as buffer
    Info: Detected ripple clock "UR[14]" as buffer
    Info: Detected gated clock "P2~703" as buffer
    Info: Detected gated clock "P2~708" as buffer
    Info: Detected gated clock "Add1~137" as buffer
    Info: Detected gated clock "comb~709" as buffer
    Info: Detected gated clock "Mux49~152" as buffer
    Info: Detected gated clock "comb~690" as buffer
    Info: Detected gated clock "Mux49~148" as buffer
    Info: Detected gated clock "comb~687" as buffer
    Info: Detected gated clock "comb~686" as buffer
    Info: Detected gated clock "Mux49~154" as buffer
    Info: Detected gated clock "comb~717" as buffer
    Info: Detected gated clock "Mux49~146" as buffer
    Info: Detected gated clock "comb~679" as buffer
    Info: Detected gated clock "Mux33~21" as buffer
    Info: Detected gated clock "Mux31~21" as buffer
    Info: Detected gated clock "comb~2" as buffer
    Info: Detected gated clock "Mux49~144" as buffer
    Info: Detected gated clock "comb~669" as buffer
    Info: Detected gated clock "P2~704" as buffer
    Info: Detected gated clock "Add0~149" as buffer
    Info: Detected gated clock "Add1~138" as buffer
    Info: Detected gated clock "Add0~150" as buffer
    Info: Detected gated clock "comb~702" as buffer
    Info: Detected gated clock "Mux49~151" as buffer
    Info: Detected gated clock "comb~711" as buffer
    Info: Detected gated clock "comb~710" as buffer
    Info: Detected gated clock "comb~691" as buffer
    Info: Detected gated clock "comb~688" as buffer
    Info: Detected gated clock "comb~674" as buffer
    Info: Detected gated clock "Mux49~145" as buffer
    Info: Detected gated clock "comb~675" as buffer
    Info: Detected gated clock "comb~677" as buffer
    Info: Detected gated clock "Mux49~149" as buffer
    Info: Detected gated clock "comb~696" as buffer
    Info: Detected gated clock "comb~718" as buffer
    Info: Detected gated clock "comb~719" as buffer
    Info: Detected gated clock "comb~680" as buffer
    Info: Detected gated clock "comb~681" as buffer
    Info: Detected gated clock "Mux15~21" as buffer
    Info: Detected gated clock "Mux17~21" as buffer
    Info: Detected gated clock "Mux5~21" as buffer
    Info: Detected gated clock "Mux3~21" as buffer
    Info: Detected gated clock "Mux7~21" as buffer
    Info: Detected gated clock "Mux9~21" as buffer
    Info: Detected gated clock "comb~712" as buffer
    Info: Detected gated clock "comb~713" as buffer
    Info: Detected gated clock "P3~22" as buffer
    Info: Detected gated clock "comb~670" as buffer
    Info: Detected gated clock "comb~673" as buffer
    Info: Detected gated clock "P2~705" as buffer
    Info: Detected ripple clock "DIR[3]" as buffer
    Info: Detected ripple clock "DIR[1]" as buffer
    Info: Detected ripple clock "DIR[2]" as buffer
    Info: Detected gated clock "Add1~139" as buffer
    Info: Detected gated clock "Add0~151" as buffer
    Info: Detected gated clock "comb~682" as buffer
    Info: Detected gated clock "Mux49~147" as buffer
    Info: Detected gated clock "comb~703" as buffer
    Info: Detected gated clock "comb~704" as buffer
    Info: Detected gated clock "comb~676" as buffer
    Info: Detected gated clock "comb~678" as buffer
    Info: Detected gated clock "comb~697" as buffer
    Info: Detected gated clock "comb~698" as buffer
    Info: Detected gated clock "comb~692" as buffer
    Info: Detected gated clock "comb~693" as buffer
    Info: Detected gated clock "comb~672" as buffer
    Info: Detected gated clock "comb~706" as buffer
    Info: Detected gated clock "comb~708" as buffer
    Info: Detected gated clock "comb~699" as buffer
    Info: Detected gated clock "comb~668" as buffer
    Info: Detected gated clock "Mux49~150" as buffer
    Info: Detected gated clock "comb~694" as buffer
    Info: Detected gated clock "comb~695" as buffer
    Info: Detected gated clock "P3~37" as buffer
    Info: Detected gated clock "P3~28" as buffer
    Info: Detected gated clock "P3~4" as buffer
    Info: Detected gated clock "Mux0~59" as buffer
    Info: Detected gated clock "Mux0~57" as buffer
    Info: Detected gated clock "P3~25" as buffer
    Info: Detected gated clock "P3~31" as buffer
    Info: Detected ripple clock "LIFTOR[3]" as buffer
    Info: Detected gated clock "P3~34" as buffer
    Info: Detected gated clock "P2~706" as buffer
    Info: Detected gated clock "comb~721" as buffer
    Info: Detected gated clock "comb~720" as buffer
    Info: Detected gated clock "P2~707" as buffer
    Info: Detected gated clock "comb~714" as buffer
    Info: Detected gated clock "HAND~21" as buffer
    Info: Detected gated clock "P2~712" as buffer
    Info: Detected gated clock "Mux49~153" as buffer
    Info: Detected gated clock "comb~683" as buffer
    Info: Detected gated clock "comb~684" as buffer
    Info: Detected ripple clock "DIR[0]" as buffer
    Info: Detected gated clock "Mux1~1102" as buffer
    Info: Detected gated clock "P3~13" as buffer
    Info: Detected gated clock "P3~10" as buffer
    Info: Detected gated clock "comb~701" as buffer
    Info: Detected gated clock "comb~700" as buffer
    Info: Detected gated clock "P3~19" as buffer
    Info: Detected gated clock "Mux0~62" as buffer
    Info: Detected gated clock "Mux0~60" as buffer
    Info: Detected ripple clock "LIFTOR[0]" as buffer
    Info: Detected gated clock "Mux0~58" as buffer
    Info: Detected ripple clock "LIFTOR[1]" as buffer
    Info: Detected gated clock "Mux0~55" as buffer
    Info: Detected gated clock "P3~16" as buffer
    Info: Detected gated clock "comb~715" as buffer
    Info: Detected gated clock "Mux1~1103" as buffer
    Info: Detected gated clock "P3~1175" as buffer
    Info: Detected gated clock "Mux1~1104" as buffer
    Info: Detected gated clock "P3~7" as buffer
    Info: Detected gated clock "P3~0" as buffer
    Info: Detected gated clock "P3~1" as buffer
    Info: Detected ripple clock "LIFTOR[2]" as buffer
    Info: Detected gated clock "Mux0~63" as buffer
    Info: Detected gated clock "Mux0~61" as buffer
    Info: Detected gated clock "Mux0~56" as buffer
    Info: Detected gated clock "P3~43" as buffer
    Info: Detected gated clock "P3~40" as buffer
    Info: Detected ripple clock "WAI_T[0]" as buffer
    Info: Detected ripple clock "WAI_T[1]" as buffer
    Info: Detected ripple clock "WAI_T[2]" as buffer
    Info: Detected gated clock "Equal2~58" as buffer
    Info: Detected gated clock "Equal2~57" as buffer
    Info: Detected gated clock "Mux0~64" as buffer
    Info: Detected gated clock "Equal2~59" as buffer
    Info: Detected gated clock "Equal1~28" as buffer
Info: Clock "CLKIN" has Internal fmax of 24.5 MHz between source register "LADD[0]" and destination register "LIFTOR[3]" (period= 40.822 ns)
    Info: + Longest register to register delay is 1.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
        Info: 2: + IC(0.455 ns) + CELL(0.206 ns) = 0.661 ns; Loc. = LCCOMB_X17_Y9_N2; Fanout = 2; COMB Node = 'Equal17~13'
        Info: 3: + IC(0.376 ns) + CELL(0.206 ns) = 1.243 ns; Loc. = LCCOMB_X17_Y9_N30; Fanout = 1; COMB Node = 'LIFTOR~905'
        Info: 4: + IC(0.411 ns) + CELL(0.206 ns) = 1.860 ns; Loc. = LCCOMB_X17_Y9_N12; Fanout = 1; COMB Node = 'LIFTOR[3]~906'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 1.968 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 30; REG Node = 'LIFTOR[3]'
        Info: Total cell delay = 0.726 ns ( 36.89 % )
        Info: Total interconnect delay = 1.242 ns ( 63.11 % )
    Info: - Smallest clock skew is -18.483 ns
        Info: + Shortest clock path from clock "CLKIN" to destination register is 6.880 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'
            Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR[0]'
            Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR[0]~clkctrl'
            Info: 6: + IC(0.889 ns) + CELL(0.666 ns) = 6.880 ns; Loc. = LCFF_X17_Y9_N13; Fanout = 30; REG Node = 'LIFTOR[3]'
            Info: Total cell delay = 2.758 ns ( 40.09 % )
            Info: Total interconnect delay = 4.122 ns ( 59.91 % )
        Info: - Longest clock path from clock "CLKIN" to source register is 25.363 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'
            Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR[0]'
            Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR[0]~clkctrl'
            Info: 6: + IC(0.889 ns) + CELL(0.970 ns) = 7.184 ns; Loc. = LCFF_X17_Y9_N27; Fanout = 31; REG Node = 'LIFTOR[2]'
            Info: 7: + IC(1.668 ns) + CELL(0.624 ns) = 9.476 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 3; COMB Node = 'Add1~137'
            Info: 8: + IC(0.388 ns) + CELL(0.370 ns) = 10.234 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 1; COMB Node = 'P2~709'
            Info: 9: + IC(0.364 ns) + CELL(0.624 ns) = 11.222 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 1; COMB Node = 'P2~710'
            Info: 10: + IC(0.383 ns) + CELL(0.370 ns) = 11.975 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 4; COMB Node = 'P2~711'
            Info: 11: + IC(1.127 ns) + CELL(0.366 ns) = 13.468 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'
            Info: 12: + IC(1.432 ns) + CELL(0.537 ns) = 15.437 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'
            Info: 13: + IC(1.154 ns) + CELL(0.650 ns) = 17.241 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'
            Info: 14: + IC(0.376 ns) + CELL(0.206 ns) = 17.823 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR[13]'
            Info: 15: + IC(0.393 ns) + CELL(0.319 ns) = 18.535 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'
            Info: 16: + IC(1.538 ns) + CELL(0.615 ns) = 20.688 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'
            Info: 17: + IC(1.037 ns) + CELL(0.624 ns) = 22.349 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'
            Info: 18: + IC(0.400 ns) + CELL(0.650 ns) = 23.399 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'
            Info: 19: + IC(0.374 ns) + CELL(0.580 ns) = 24.353 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'
            Info: 20: + IC(0.640 ns) + CELL(0.370 ns) = 25.363 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
            Info: Total cell delay = 9.967 ns ( 39.30 % )
            Info: Total interconnect delay = 15.396 ns ( 60.70 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Info: Clock "UPIN" has Internal fmax of 90.56 MHz between source register "LADD[0]" and destination register "LADD[0]" (period= 11.043 ns)
    Info: + Longest register to register delay is 4.297 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
        Info: 2: + IC(1.115 ns) + CELL(0.206 ns) = 1.321 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 1; COMB Node = 'P3~42'
        Info: 3: + IC(1.049 ns) + CELL(0.206 ns) = 2.576 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'Mux1~1108'
        Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 3.155 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'Mux1~1114'
        Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 3.720 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'
        Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 4.297 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
        Info: Total cell delay = 1.030 ns ( 23.97 % )
        Info: Total interconnect delay = 3.267 ns ( 76.03 % )
    Info: - Smallest clock skew is -5.297 ns
        Info: + Shortest clock path from clock "UPIN" to destination register is 10.046 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_92; Fanout = 4; CLK Node = 'UPIN'
            Info: 2: + IC(2.307 ns) + CELL(0.206 ns) = 3.448 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'
            Info: 3: + IC(1.414 ns) + CELL(0.206 ns) = 5.068 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 1; COMB Node = 'comb~695'
            Info: 4: + IC(0.369 ns) + CELL(0.206 ns) = 5.643 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 1; REG Node = 'UR[2]'
            Info: 5: + IC(0.391 ns) + CELL(0.319 ns) = 6.353 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 3; COMB Node = 'P3~1'
            Info: 6: + IC(0.417 ns) + CELL(0.534 ns) = 7.304 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 7; COMB Node = 'Equal2~57'
            Info: 7: + IC(1.362 ns) + CELL(0.370 ns) = 9.036 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'
            Info: 8: + IC(0.640 ns) + CELL(0.370 ns) = 10.046 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
            Info: Total cell delay = 3.146 ns ( 31.32 % )
            Info: Total interconnect delay = 6.900 ns ( 68.68 % )
        Info: - Longest clock path from clock "UPIN" to source register is 15.343 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_92; Fanout = 4; CLK Node = 'UPIN'
            Info: 2: + IC(2.307 ns) + CELL(0.206 ns) = 3.448 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'
            Info: 3: + IC(1.432 ns) + CELL(0.537 ns) = 5.417 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'
            Info: 4: + IC(1.154 ns) + CELL(0.650 ns) = 7.221 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'
            Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 7.803 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR[13]'
            Info: 6: + IC(0.393 ns) + CELL(0.319 ns) = 8.515 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'
            Info: 7: + IC(1.538 ns) + CELL(0.615 ns) = 10.668 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'
            Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.329 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'
            Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.379 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'
            Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.333 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'
            Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.343 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
            Info: Total cell delay = 5.692 ns ( 37.10 % )
            Info: Total interconnect delay = 9.651 ns ( 62.90 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.449 ns
Info: Clock "ST_CH" has Internal fmax of 83.0 MHz between source register "LADD[0]" and destination register "LADD[0]" (period= 12.048 ns)
    Info: + Longest register to register delay is 4.297 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
        Info: 2: + IC(1.115 ns) + CELL(0.206 ns) = 1.321 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 1; COMB Node = 'P3~42'
        Info: 3: + IC(1.049 ns) + CELL(0.206 ns) = 2.576 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'Mux1~1108'
        Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 3.155 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'Mux1~1114'
        Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 3.720 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'
        Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 4.297 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
        Info: Total cell delay = 1.030 ns ( 23.97 % )
        Info: Total interconnect delay = 3.267 ns ( 76.03 % )
    Info: - Smallest clock skew is -6.302 ns
        Info: + Shortest clock path from clock "ST_CH" to destination register is 9.445 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 8; CLK Node = 'ST_CH'
            Info: 2: + IC(1.903 ns) + CELL(0.366 ns) = 3.204 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'
            Info: 3: + IC(0.432 ns) + CELL(0.650 ns) = 4.286 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 1; COMB Node = 'comb~683'
            Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 4.853 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 1; REG Node = 'DR[15]'
            Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 5.447 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 3; COMB Node = 'P3~40'
            Info: 6: + IC(0.614 ns) + CELL(0.370 ns) = 6.431 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'
            Info: 7: + IC(0.400 ns) + CELL(0.650 ns) = 7.481 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'
            Info: 8: + IC(0.374 ns) + CELL(0.580 ns) = 8.435 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'
            Info: 9: + IC(0.640 ns) + CELL(0.370 ns) = 9.445 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
            Info: Total cell delay = 4.333 ns ( 45.88 % )
            Info: Total interconnect delay = 5.112 ns ( 54.12 % )
        Info: - Longest clock path from clock "ST_CH" to source register is 15.747 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 8; CLK Node = 'ST_CH'
            Info: 2: + IC(2.293 ns) + CELL(0.624 ns) = 3.852 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'
            Info: 3: + IC(1.432 ns) + CELL(0.537 ns) = 5.821 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'
            Info: 4: + IC(1.154 ns) + CELL(0.650 ns) = 7.625 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'
            Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 8.207 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR[13]'
            Info: 6: + IC(0.393 ns) + CELL(0.319 ns) = 8.919 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'
            Info: 7: + IC(1.538 ns) + CELL(0.615 ns) = 11.072 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'
            Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.733 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'
            Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.783 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'
            Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.737 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'
            Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.747 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
            Info: Total cell delay = 6.110 ns ( 38.80 % )
            Info: Total interconnect delay = 9.637 ns ( 61.20 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.449 ns
Info: Clock "DOWNIN" has Internal fmax of 90.72 MHz between source register "LADD[0]" and destination register "LADD[0]" (period= 11.023 ns)
    Info: + Longest register to register delay is 4.297 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
        Info: 2: + IC(1.115 ns) + CELL(0.206 ns) = 1.321 ns; Loc. = LCCOMB_X21_Y9_N18; Fanout = 1; COMB Node = 'P3~42'
        Info: 3: + IC(1.049 ns) + CELL(0.206 ns) = 2.576 ns; Loc. = LCCOMB_X17_Y9_N18; Fanout = 1; COMB Node = 'Mux1~1108'
        Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 3.155 ns; Loc. = LCCOMB_X17_Y9_N0; Fanout = 1; COMB Node = 'Mux1~1114'
        Info: 5: + IC(0.359 ns) + CELL(0.206 ns) = 3.720 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'
        Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 4.297 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
        Info: Total cell delay = 1.030 ns ( 23.97 % )
        Info: Total interconnect delay = 3.267 ns ( 76.03 % )
    Info: - Smallest clock skew is -5.277 ns
        Info: + Shortest clock path from clock "DOWNIN" to destination register is 10.262 ns
            Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 4; CLK Node = 'DOWNIN'
            Info: 2: + IC(2.442 ns) + CELL(0.624 ns) = 4.021 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'
            Info: 3: + IC(0.432 ns) + CELL(0.650 ns) = 5.103 ns; Loc. = LCCOMB_X19_Y9_N28; Fanout = 1; COMB Node = 'comb~683'
            Info: 4: + IC(0.361 ns) + CELL(0.206 ns) = 5.670 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 1; REG Node = 'DR[15]'
            Info: 5: + IC(0.388 ns) + CELL(0.206 ns) = 6.264 ns; Loc. = LCCOMB_X19_Y9_N14; Fanout = 3; COMB Node = 'P3~40'
            Info: 6: + IC(0.614 ns) + CELL(0.370 ns) = 7.248 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'
            Info: 7: + IC(0.400 ns) + CELL(0.650 ns) = 8.298 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'
            Info: 8: + IC(0.374 ns) + CELL(0.580 ns) = 9.252 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'
            Info: 9: + IC(0.640 ns) + CELL(0.370 ns) = 10.262 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
            Info: Total cell delay = 4.611 ns ( 44.93 % )
            Info: Total interconnect delay = 5.651 ns ( 55.07 % )
        Info: - Longest clock path from clock "DOWNIN" to source register is 15.539 ns
            Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 4; CLK Node = 'DOWNIN'
            Info: 2: + IC(2.442 ns) + CELL(0.624 ns) = 4.021 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'
            Info: 3: + IC(1.202 ns) + CELL(0.370 ns) = 5.593 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 3; COMB Node = 'comb~674'
            Info: 4: + IC(1.314 ns) + CELL(0.651 ns) = 7.558 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 1; COMB Node = 'comb~680'
            Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 8.126 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 2; REG Node = 'DR[5]'
            Info: 6: + IC(0.381 ns) + CELL(0.206 ns) = 8.713 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 4; COMB Node = 'P3~10'
            Info: 7: + IC(1.536 ns) + CELL(0.615 ns) = 10.864 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'
            Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.525 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'
            Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.575 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'
            Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.529 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'
            Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.539 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
            Info: Total cell delay = 5.851 ns ( 37.65 % )
            Info: Total interconnect delay = 9.688 ns ( 62.35 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.449 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLKIN" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "LIFTOR[2]" and destination pin or register "LADD[0]" for clock "CLKIN" (Hold time is 15.721 ns)
    Info: + Largest clock skew is 18.483 ns
        Info: + Longest clock path from clock "CLKIN" to destination register is 25.363 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'
            Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR[0]'
            Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR[0]~clkctrl'
            Info: 6: + IC(0.889 ns) + CELL(0.970 ns) = 7.184 ns; Loc. = LCFF_X17_Y9_N27; Fanout = 31; REG Node = 'LIFTOR[2]'
            Info: 7: + IC(1.668 ns) + CELL(0.624 ns) = 9.476 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 3; COMB Node = 'Add1~137'
            Info: 8: + IC(0.388 ns) + CELL(0.370 ns) = 10.234 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 1; COMB Node = 'P2~709'
            Info: 9: + IC(0.364 ns) + CELL(0.624 ns) = 11.222 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 1; COMB Node = 'P2~710'
            Info: 10: + IC(0.383 ns) + CELL(0.370 ns) = 11.975 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 4; COMB Node = 'P2~711'
            Info: 11: + IC(1.127 ns) + CELL(0.366 ns) = 13.468 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'
            Info: 12: + IC(1.432 ns) + CELL(0.537 ns) = 15.437 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'
            Info: 13: + IC(1.154 ns) + CELL(0.650 ns) = 17.241 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'
            Info: 14: + IC(0.376 ns) + CELL(0.206 ns) = 17.823 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR[13]'
            Info: 15: + IC(0.393 ns) + CELL(0.319 ns) = 18.535 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'
            Info: 16: + IC(1.538 ns) + CELL(0.615 ns) = 20.688 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'
            Info: 17: + IC(1.037 ns) + CELL(0.624 ns) = 22.349 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'
            Info: 18: + IC(0.400 ns) + CELL(0.650 ns) = 23.399 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'
            Info: 19: + IC(0.374 ns) + CELL(0.580 ns) = 24.353 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'
            Info: 20: + IC(0.640 ns) + CELL(0.370 ns) = 25.363 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
            Info: Total cell delay = 9.967 ns ( 39.30 % )
            Info: Total interconnect delay = 15.396 ns ( 60.70 % )
        Info: - Shortest clock path from clock "CLKIN" to source register is 6.880 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'
            Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'
            Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'
            Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR[0]'
            Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR[0]~clkctrl'
            Info: 6: + IC(0.889 ns) + CELL(0.666 ns) = 6.880 ns; Loc. = LCFF_X17_Y9_N27; Fanout = 31; REG Node = 'LIFTOR[2]'
            Info: Total cell delay = 2.758 ns ( 40.09 % )
            Info: Total interconnect delay = 4.122 ns ( 59.91 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 2.458 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y9_N27; Fanout = 31; REG Node = 'LIFTOR[2]'
        Info: 2: + IC(0.520 ns) + CELL(0.616 ns) = 1.136 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'Mux1~1106'
        Info: 3: + IC(0.375 ns) + CELL(0.370 ns) = 1.881 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'
        Info: 4: + IC(0.371 ns) + CELL(0.206 ns) = 2.458 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
        Info: Total cell delay = 1.192 ns ( 48.49 % )
        Info: Total interconnect delay = 1.266 ns ( 51.51 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two
Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock "UPIN" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "UR[16]" and destination pin or register "LADD[0]" for clock "UPIN" (Hold time is 5.639 ns)
    Info: + Largest clock skew is 9.579 ns
        Info: + Longest clock path from clock "UPIN" to destination register is 15.343 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_92; Fanout = 4; CLK Node = 'UPIN'
            Info: 2: + IC(2.307 ns) + CELL(0.206 ns) = 3.448 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'
            Info: 3: + IC(1.432 ns) + CELL(0.537 ns) = 5.417 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'
            Info: 4: + IC(1.154 ns) + CELL(0.650 ns) = 7.221 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'
            Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 7.803 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR[13]'
            Info: 6: + IC(0.393 ns) + CELL(0.319 ns) = 8.515 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'
            Info: 7: + IC(1.538 ns) + CELL(0.615 ns) = 10.668 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'
            Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.329 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'
            Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.379 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'
            Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.333 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'
            Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.343 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
            Info: Total cell delay = 5.692 ns ( 37.10 % )
            Info: Total interconnect delay = 9.651 ns ( 62.90 % )
        Info: - Shortest clock path from clock "UPIN" to source register is 5.764 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_92; Fanout = 4; CLK Node = 'UPIN'
            Info: 2: + IC(2.307 ns) + CELL(0.206 ns) = 3.448 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'
            Info: 3: + IC(1.126 ns) + CELL(0.624 ns) = 5.198 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 1; COMB Node = 'comb~721'
            Info: 4: + IC(0.360 ns) + CELL(0.206 ns) = 5.764 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; REG Node = 'UR[16]'
            Info: Total cell delay = 1.971 ns ( 34.20 % )
            Info: Total interconnect delay = 3.793 ns ( 65.80 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 3.940 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; REG Node = 'UR[16]'
        Info: 2: + IC(0.384 ns) + CELL(0.206 ns) = 0.590 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 4; COMB Node = 'P3~43'
        Info: 3: + IC(0.404 ns) + CELL(0.366 ns) = 1.360 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 1; COMB Node = 'P3~1178'
        Info: 4: + IC(1.052 ns) + CELL(0.206 ns) = 2.618 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'Mux1~1106'
        Info: 5: + IC(0.375 ns) + CELL(0.370 ns) = 3.363 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'
        Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 3.940 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
        Info: Total cell delay = 1.354 ns ( 34.37 % )
        Info: Total interconnect delay = 2.586 ns ( 65.63 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 33 non-operational path(s) clocked by clock "ST_CH" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DR[16]" and destination pin or register "LADD[0]" for clock "ST_CH" (Hold time is 6.502 ns)
    Info: + Largest clock skew is 10.552 ns
        Info: + Longest clock path from clock "ST_CH" to destination register is 15.747 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 8; CLK Node = 'ST_CH'
            Info: 2: + IC(2.293 ns) + CELL(0.624 ns) = 3.852 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'
            Info: 3: + IC(1.432 ns) + CELL(0.537 ns) = 5.821 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 3; COMB Node = 'comb~677'
            Info: 4: + IC(1.154 ns) + CELL(0.650 ns) = 7.625 ns; Loc. = LCCOMB_X18_Y13_N22; Fanout = 1; COMB Node = 'comb~678'
            Info: 5: + IC(0.376 ns) + CELL(0.206 ns) = 8.207 ns; Loc. = LCCOMB_X18_Y13_N14; Fanout = 2; REG Node = 'UR[13]'
            Info: 6: + IC(0.393 ns) + CELL(0.319 ns) = 8.919 ns; Loc. = LCCOMB_X18_Y13_N26; Fanout = 2; COMB Node = 'P3~34'
            Info: 7: + IC(1.538 ns) + CELL(0.615 ns) = 11.072 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'
            Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.733 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'
            Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.783 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'
            Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.737 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'
            Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.747 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
            Info: Total cell delay = 6.110 ns ( 38.80 % )
            Info: Total interconnect delay = 9.637 ns ( 61.20 % )
        Info: - Shortest clock path from clock "ST_CH" to source register is 5.195 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 8; CLK Node = 'ST_CH'
            Info: 2: + IC(1.903 ns) + CELL(0.366 ns) = 3.204 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'
            Info: 3: + IC(0.408 ns) + CELL(0.370 ns) = 3.982 ns; Loc. = LCCOMB_X19_Y9_N18; Fanout = 1; COMB Node = 'comb~720'
            Info: 4: + IC(1.007 ns) + CELL(0.206 ns) = 5.195 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; REG Node = 'DR[16]'
            Info: Total cell delay = 1.877 ns ( 36.13 % )
            Info: Total interconnect delay = 3.318 ns ( 63.87 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 4.050 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; REG Node = 'DR[16]'
        Info: 2: + IC(0.381 ns) + CELL(0.319 ns) = 0.700 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 4; COMB Node = 'P3~43'
        Info: 3: + IC(0.404 ns) + CELL(0.366 ns) = 1.470 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 1; COMB Node = 'P3~1178'
        Info: 4: + IC(1.052 ns) + CELL(0.206 ns) = 2.728 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'Mux1~1106'
        Info: 5: + IC(0.375 ns) + CELL(0.370 ns) = 3.473 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'
        Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 4.050 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
        Info: Total cell delay = 1.467 ns ( 36.22 % )
        Info: Total interconnect delay = 2.583 ns ( 63.78 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock "DOWNIN" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DR[16]" and destination pin or register "LADD[0]" for clock "DOWNIN" (Hold time is 5.477 ns)
    Info: + Largest clock skew is 9.527 ns
        Info: + Longest clock path from clock "DOWNIN" to destination register is 15.539 ns
            Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 4; CLK Node = 'DOWNIN'
            Info: 2: + IC(2.442 ns) + CELL(0.624 ns) = 4.021 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'
            Info: 3: + IC(1.202 ns) + CELL(0.370 ns) = 5.593 ns; Loc. = LCCOMB_X18_Y13_N24; Fanout = 3; COMB Node = 'comb~674'
            Info: 4: + IC(1.314 ns) + CELL(0.651 ns) = 7.558 ns; Loc. = LCCOMB_X18_Y11_N2; Fanout = 1; COMB Node = 'comb~680'
            Info: 5: + IC(0.362 ns) + CELL(0.206 ns) = 8.126 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 2; REG Node = 'DR[5]'
            Info: 6: + IC(0.381 ns) + CELL(0.206 ns) = 8.713 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 4; COMB Node = 'P3~10'
            Info: 7: + IC(1.536 ns) + CELL(0.615 ns) = 10.864 ns; Loc. = LCCOMB_X16_Y9_N8; Fanout = 1; COMB Node = 'Mux0~55'
            Info: 8: + IC(1.037 ns) + CELL(0.624 ns) = 12.525 ns; Loc. = LCCOMB_X18_Y9_N10; Fanout = 1; COMB Node = 'Mux0~56'
            Info: 9: + IC(0.400 ns) + CELL(0.650 ns) = 13.575 ns; Loc. = LCCOMB_X18_Y9_N8; Fanout = 2; COMB Node = 'Mux0~64'
            Info: 10: + IC(0.374 ns) + CELL(0.580 ns) = 14.529 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 1; COMB Node = 'comb~2'
            Info: 11: + IC(0.640 ns) + CELL(0.370 ns) = 15.539 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
            Info: Total cell delay = 5.851 ns ( 37.65 % )
            Info: Total interconnect delay = 9.688 ns ( 62.35 % )
        Info: - Shortest clock path from clock "DOWNIN" to source register is 6.012 ns
            Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 4; CLK Node = 'DOWNIN'
            Info: 2: + IC(2.442 ns) + CELL(0.624 ns) = 4.021 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'
            Info: 3: + IC(0.408 ns) + CELL(0.370 ns) = 4.799 ns; Loc. = LCCOMB_X19_Y9_N18; Fanout = 1; COMB Node = 'comb~720'
            Info: 4: + IC(1.007 ns) + CELL(0.206 ns) = 6.012 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; REG Node = 'DR[16]'
            Info: Total cell delay = 2.155 ns ( 35.84 % )
            Info: Total interconnect delay = 3.857 ns ( 64.16 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 4.050 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y9_N8; Fanout = 1; REG Node = 'DR[16]'
        Info: 2: + IC(0.381 ns) + CELL(0.319 ns) = 0.700 ns; Loc. = LCCOMB_X21_Y9_N16; Fanout = 4; COMB Node = 'P3~43'
        Info: 3: + IC(0.404 ns) + CELL(0.366 ns) = 1.470 ns; Loc. = LCCOMB_X21_Y9_N6; Fanout = 1; COMB Node = 'P3~1178'
        Info: 4: + IC(1.052 ns) + CELL(0.206 ns) = 2.728 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'Mux1~1106'
        Info: 5: + IC(0.375 ns) + CELL(0.370 ns) = 3.473 ns; Loc. = LCCOMB_X17_Y9_N6; Fanout = 1; COMB Node = 'Mux1~1122'
        Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 4.050 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 13; REG Node = 'LADD[0]'
        Info: Total cell delay = 1.467 ns ( 36.22 % )
        Info: Total interconnect delay = 2.583 ns ( 63.78 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "DR[7]" (data pin = "DOWNIN", clock pin = "ST_CH") is 7.408 ns
    Info: + Longest pin to register delay is 11.468 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_75; Fanout = 4; CLK Node = 'DOWNIN'
        Info: 2: + IC(7.286 ns) + CELL(0.651 ns) = 8.892 ns; Loc. = LCCOMB_X19_Y9_N22; Fanout = 7; COMB Node = 'comb~667'
        Info: 3: + IC(2.206 ns) + CELL(0.370 ns) = 11.468 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; REG Node = 'DR[7]'
        Info: Total cell delay = 1.976 ns ( 17.23 % )
        Info: Total interconnect delay = 9.492 ns ( 82.77 % )
    Info: + Micro setup delay of destination is 1.208 ns
    Info: - Shortest clock path from clock "ST_CH" to destination register is 5.268 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 8; CLK Node = 'ST_CH'
        Info: 2: + IC(1.903 ns) + CELL(0.366 ns) = 3.204 ns; Loc. = LCCOMB_X19_Y9_N16; Fanout = 20; COMB Node = 'P2~707'
        Info: 3: + IC(1.124 ns) + CELL(0.366 ns) = 4.694 ns; Loc. = LCCOMB_X17_Y8_N18; Fanout = 1; COMB Node = 'comb~670'
        Info: 4: + IC(0.368 ns) + CELL(0.206 ns) = 5.268 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 1; REG Node = 'DR[7]'
        Info: Total cell delay = 1.873 ns ( 35.55 % )
        Info: Total interconnect delay = 3.395 ns ( 64.45 % )
Info: tco from clock "CLKIN" to destination pin "ST_OUT[1]" through register "LIFTOR[0]" is 15.877 ns
    Info: + Longest clock path from clock "CLKIN" to source register is 6.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'
        Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'
        Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR[0]'
        Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR[0]~clkctrl'
        Info: 6: + IC(0.876 ns) + CELL(0.666 ns) = 6.867 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 29; REG Node = 'LIFTOR[0]'
        Info: Total cell delay = 2.758 ns ( 40.16 % )
        Info: Total interconnect delay = 4.109 ns ( 59.84 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 8.706 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y11_N7; Fanout = 29; REG Node = 'LIFTOR[0]'
        Info: 2: + IC(2.810 ns) + CELL(0.623 ns) = 3.433 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 1; COMB Node = 'Add1~136'
        Info: 3: + IC(2.047 ns) + CELL(3.226 ns) = 8.706 ns; Loc. = PIN_122; Fanout = 0; PIN Node = 'ST_OUT[1]'
        Info: Total cell delay = 3.849 ns ( 44.21 % )
        Info: Total interconnect delay = 4.857 ns ( 55.79 % )
Info: th for register "UR[16]" (data pin = "UPIN", clock pin = "CLKIN") is 10.217 ns
    Info: + Longest clock path from clock "CLKIN" to destination register is 15.784 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_93; Fanout = 1; CLK Node = 'CLKIN'
        Info: 2: + IC(0.048 ns) + CELL(0.187 ns) = 1.170 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'CLKIN~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.170 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'CLKIN~clkctrl'
        Info: 4: + IC(0.876 ns) + CELL(0.970 ns) = 3.016 ns; Loc. = LCFF_X19_Y11_N21; Fanout = 28; REG Node = 'DIR[0]'
        Info: 5: + IC(2.309 ns) + CELL(0.000 ns) = 5.325 ns; Loc. = CLKCTRL_G1; Fanout = 7; COMB Node = 'DIR[0]~clkctrl'
        Info: 6: + IC(0.889 ns) + CELL(0.970 ns) = 7.184 ns; Loc. = LCFF_X17_Y9_N27; Fanout = 31; REG Node = 'LIFTOR[2]'
        Info: 7: + IC(1.668 ns) + CELL(0.624 ns) = 9.476 ns; Loc. = LCCOMB_X19_Y11_N14; Fanout = 3; COMB Node = 'Add1~137'
        Info: 8: + IC(0.388 ns) + CELL(0.370 ns) = 10.234 ns; Loc. = LCCOMB_X19_Y11_N2; Fanout = 1; COMB Node = 'P2~709'
        Info: 9: + IC(0.364 ns) + CELL(0.624 ns) = 11.222 ns; Loc. = LCCOMB_X19_Y11_N16; Fanout = 1; COMB Node = 'P2~710'
        Info: 10: + IC(0.383 ns) + CELL(0.370 ns) = 11.975 ns; Loc. = LCCOMB_X19_Y11_N10; Fanout = 4; COMB Node = 'P2~711'
        Info: 11: + IC(1.127 ns) + CELL(0.366 ns) = 13.468 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'
        Info: 12: + IC(1.126 ns) + CELL(0.624 ns) = 15.218 ns; Loc. = LCCOMB_X21_Y9_N10; Fanout = 1; COMB Node = 'comb~721'
        Info: 13: + IC(0.360 ns) + CELL(0.206 ns) = 15.784 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; REG Node = 'UR[16]'
        Info: Total cell delay = 6.246 ns ( 39.57 % )
        Info: Total interconnect delay = 9.538 ns ( 60.43 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.567 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_92; Fanout = 4; CLK Node = 'UPIN'
        Info: 2: + IC(2.307 ns) + CELL(0.206 ns) = 3.448 ns; Loc. = LCCOMB_X18_Y8_N0; Fanout = 20; COMB Node = 'P2~712'
        Info: 3: + IC(1.469 ns) + CELL(0.650 ns) = 5.567 ns; Loc. = LCCOMB_X21_Y9_N26; Fanout = 1; REG Node = 'UR[16]'
        Info: Total cell delay = 1.791 ns ( 32.17 % )
        Info: Total interconnect delay = 3.776 ns ( 67.83 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 41 warnings
    Info: Processing ended: Sun Jan 01 00:08:14 2006
    Info: Elapsed time: 00:00:00


