<profile>

<section name = "Vivado HLS Report for 'product'" level="0">
<item name = "Date">Tue Mar  2 23:01:22 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z007sclg225-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.890, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4, 4, 4, 4, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 114</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 33</column>
<column name="Register">-, -, 55, -</column>
<specialColumn name="Available">100, 66, 28800, 14400</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_mul_mul_14s_14s_28_3_1_U7">myproject_mul_mul_14s_14s_28_3_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_Val2_4_fu_89_p2">+, 0, 0, 19, 14, 14</column>
<column name="brmerge114_demorgan_fu_184_p2">and, 0, 0, 2, 1, 1</column>
<column name="carry_2_fu_109_p2">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_211_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_s_fu_164_p2">and, 0, 0, 2, 1, 1</column>
<column name="phitmp_demorgan_fu_178_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_227_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_fu_139_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="Range1_all_zeros_fu_145_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="brmerge5_fu_232_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_201_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp1_demorgan_fu_217_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_238_p2">or, 0, 0, 2, 1, 1</column>
<column name="underflow_not_fu_243_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_return">select, 0, 0, 14, 1, 14</column>
<column name="deleted_ones_fu_170_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_190_p3">select, 0, 0, 2, 1, 1</column>
<column name="p_Val2_6_fu_255_p3">select, 0, 0, 15, 1, 15</column>
<column name="p_Val2_6_mux_fu_248_p3">select, 0, 0, 14, 1, 13</column>
<column name="p_not_fu_195_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev2_fu_158_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_103_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp1_fu_221_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_8_fu_206_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Range1_all_ones_reg_324">1, 0, 1, 0</column>
<column name="Range1_all_zeros_reg_329">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="brmerge114_demorgan_reg_340">1, 0, 1, 0</column>
<column name="carry_2_reg_314">1, 0, 1, 0</column>
<column name="p_Result_8_reg_319">1, 0, 1, 0</column>
<column name="p_Result_s_reg_297">1, 0, 1, 0</column>
<column name="p_Val2_4_reg_308">14, 0, 14, 0</column>
<column name="phitmp_demorgan_reg_334">1, 0, 1, 0</column>
<column name="r_V_2_reg_288">28, 0, 28, 0</column>
<column name="tmp_25_reg_303">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, product, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, product, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, product, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, product, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, product, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, product, return value</column>
<column name="ap_return">out, 14, ap_ctrl_hs, product, return value</column>
<column name="a_V">in, 14, ap_none, a_V, scalar</column>
<column name="w_V">in, 14, ap_none, w_V, scalar</column>
</table>
</item>
</section>
</profile>
