/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/stm32g030/registers/dma.hpp>

namespace stm32::stm32g030 {

namespace dma {
  using dma_isr_tt = regs::dma_dma_isr_v1_tt;
  using dma_ifcr_tt = regs::dma_dma_ifcr_v1_tt;
  using dma_ccr1_tt = regs::dma_dma_ccr1_v1_tt;
  using dma_cndtr1_tt = regs::dma_dma_cndtr1_v1_tt;
  using dma_cpar1_tt = regs::dma_dma_cpar1_v1_tt;
  using dma_cmar1_tt = regs::dma_dma_cmar1_v1_tt;
  using dma_ccr2_tt = regs::dma_dma_ccr2_v1_tt;
  using dma_cndtr2_tt = regs::dma_dma_cndtr2_v1_tt;
  using dma_cpar2_tt = regs::dma_dma_cpar2_v1_tt;
  using dma_cmar2_tt = regs::dma_dma_cmar2_v1_tt;
  using dma_ccr3_tt = regs::dma_dma_ccr3_v1_tt;
  using dma_cndtr3_tt = regs::dma_dma_cndtr3_v1_tt;
  using dma_cpar3_tt = regs::dma_dma_cpar3_v1_tt;
  using dma_cmar3_tt = regs::dma_dma_cmar3_v1_tt;
  using dma_ccr4_tt = regs::dma_dma_ccr4_v1_tt;
  using dma_cndtr4_tt = regs::dma_dma_cndtr4_v1_tt;
  using dma_cpar4_tt = regs::dma_dma_cpar4_v1_tt;
  using dma_cmar4_tt = regs::dma_dma_cmar4_v1_tt;
  using dma_ccr5_tt = regs::dma_dma_ccr5_v1_tt;
  using dma_cndtr5_tt = regs::dma_dma_cndtr5_v1_tt;
  using dma_cpar5_tt = regs::dma_dma_cpar5_v1_tt;
  using dma_cmar5_tt = regs::dma_dma_cmar5_v1_tt;
  using dma_ccr6_tt = regs::dma_dma_ccr6_v1_tt;
  using dma_cndtr6_tt = regs::dma_dma_cndtr6_v1_tt;
  using dma_cpar6_tt = regs::dma_dma_cpar6_v1_tt;
  using dma_cmar6_tt = regs::dma_dma_cmar6_v1_tt;
  using dma_ccr7_tt = regs::dma_dma_ccr7_v1_tt;
  using dma_cndtr7_tt = regs::dma_dma_cndtr7_v1_tt;
  using dma_cpar7_tt = regs::dma_dma_cpar7_v1_tt;
  using dma_cmar7_tt = regs::dma_dma_cmar7_v1_tt;

  template <std::uint32_t baseaddress>
  using dma_t =
    groov::group<"dma",
                 groov::mmio_bus<>,
                 dma_isr_tt<"dma_isr", baseaddress, 0x0>,
                 dma_ifcr_tt<"dma_ifcr", baseaddress, 0x4>,
                 dma_ccr1_tt<"dma_ccr1", baseaddress, 0x8>,
                 dma_cndtr1_tt<"dma_cndtr1", baseaddress, 0xc>,
                 dma_cpar1_tt<"dma_cpar1", baseaddress, 0x10>,
                 dma_cmar1_tt<"dma_cmar1", baseaddress, 0x14>,
                 dma_ccr2_tt<"dma_ccr2", baseaddress, 0x1c>,
                 dma_cndtr2_tt<"dma_cndtr2", baseaddress, 0x20>,
                 dma_cpar2_tt<"dma_cpar2", baseaddress, 0x24>,
                 dma_cmar2_tt<"dma_cmar2", baseaddress, 0x28>,
                 dma_ccr3_tt<"dma_ccr3", baseaddress, 0x30>,
                 dma_cndtr3_tt<"dma_cndtr3", baseaddress, 0x34>,
                 dma_cpar3_tt<"dma_cpar3", baseaddress, 0x38>,
                 dma_cmar3_tt<"dma_cmar3", baseaddress, 0x3c>,
                 dma_ccr4_tt<"dma_ccr4", baseaddress, 0x44>,
                 dma_cndtr4_tt<"dma_cndtr4", baseaddress, 0x48>,
                 dma_cpar4_tt<"dma_cpar4", baseaddress, 0x4c>,
                 dma_cmar4_tt<"dma_cmar4", baseaddress, 0x50>,
                 dma_ccr5_tt<"dma_ccr5", baseaddress, 0x58>,
                 dma_cndtr5_tt<"dma_cndtr5", baseaddress, 0x5c>,
                 dma_cpar5_tt<"dma_cpar5", baseaddress, 0x60>,
                 dma_cmar5_tt<"dma_cmar5", baseaddress, 0x64>,
                 dma_ccr6_tt<"dma_ccr6", baseaddress, 0x6c>,
                 dma_cndtr6_tt<"dma_cndtr6", baseaddress, 0x70>,
                 dma_cpar6_tt<"dma_cpar6", baseaddress, 0x74>,
                 dma_cmar6_tt<"dma_cmar6", baseaddress, 0x78>,
                 dma_ccr7_tt<"dma_ccr7", baseaddress, 0x80>,
                 dma_cndtr7_tt<"dma_cndtr7", baseaddress, 0x84>,
                 dma_cpar7_tt<"dma_cpar7", baseaddress, 0x88>,
                 dma_cmar7_tt<"dma_cmar7", baseaddress, 0x8c>>;

} // namespace dma

} // namespace stm32::stm32g030
