{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1499817615627 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1499817615789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 11 21:00:15 2017 " "Processing started: Tue Jul 11 21:00:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1499817615789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817615789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off normips -c normips " "Command: quartus_map --read_settings_files=on --write_settings_files=off normips -c normips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817615798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1499817617120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1499817617121 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "jorgecore normips.v(8) " "Verilog Module Declaration warning at normips.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"jorgecore\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817632705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normips.v 1 1 " "Found 1 design units, including 1 entities, in source file normips.v" { { "Info" "ISGN_ENTITY_NAME" "1 jorgecore " "Found entity 1: jorgecore" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriainstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriainstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaInstrucao " "Found entity 1: memoriaInstrucao" {  } { { "memoriaInstrucao.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/memoriaInstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador1.v 1 1 " "Found 1 design units, including 1 entities, in source file somador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador1 " "Found entity 1: somador1" {  } { { "somador1.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/somador1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/bancoRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632804 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULA.v " "Can't analyze file -- file ULA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499817632811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor16_32.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor16_32 " "Found entity 1: extensor16_32" {  } { { "extensor16_32.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/extensor16_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDados " "Found entity 1: memoriaDados" {  } { { "memoriaDados.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/memoriaDados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador2.v 1 1 " "Found 1 design units, including 1 entities, in source file somador2.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador2 " "Found entity 1: somador2" {  } { { "somador2.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/somador2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocamento_2.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocamento_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocamento_2 " "Found entity 1: deslocamento_2" {  } { { "deslocamento_2.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/deslocamento_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_1 " "Found entity 1: MUX_1" {  } { { "MUX_1.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_3 " "Found entity 1: MUX_3" {  } { { "MUX_3.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensor26_28.v 1 1 " "Found 1 design units, including 1 entities, in source file extensor26_28.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor26_28 " "Found entity 1: extensor26_28" {  } { { "extensor26_28.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/extensor26_28.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog1 " "Found entity 1: Verilog1" {  } { { "Verilog1.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Found entity 1: unidadeControle" {  } { { "unidadeControle.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/unidadeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog12.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog12.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog12 " "Found entity 1: Verilog12" {  } { { "Verilog12.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/Verilog12.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binario_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binario_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binario_bcd " "Found entity 1: binario_bcd" {  } { { "binario_bcd.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/binario_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file sete_segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos " "Found entity 1: sete_segmentos" {  } { { "sete_segmentos.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/sete_segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_normips.v 1 1 " "Found 1 design units, including 1 entities, in source file output_normips.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_normips " "Found entity 1: output_normips" {  } { { "output_normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/output_normips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_6 " "Found entity 1: MUX_6" {  } { { "MUX_6.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_7.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_7 " "Found entity 1: MUX_7" {  } { { "MUX_7.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/MUX_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1499817632866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632866 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/debouncer.v " "Can't analyze file -- file output_files/debouncer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1499817632868 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "jorgecore jorgecore.v(8) " "Verilog Module Declaration warning at jorgecore.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"jorgecore\"" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/jorgecore.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817632869 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "jorgecore jorgecore.v(1) " "Verilog HDL error at jorgecore.v(1): module \"jorgecore\" cannot be declared more than once" {  } { { "jorgecore.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/jorgecore.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1499817632870 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "jorgecore normips.v(1) " "HDL info at normips.v(1): see declaration for object \"jorgecore\"" {  } { { "normips.v" "" { Text "C:/Users/Bruno Ogata/Documents/GitHub/Processador-NorMIPS---LabAOC/projeto_bruno/normips.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1499817632879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jorgecore.v 0 0 " "Found 0 design units, including 0 entities, in source file jorgecore.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817632880 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1499817633319 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 11 21:00:33 2017 " "Processing ended: Tue Jul 11 21:00:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1499817633319 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1499817633319 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1499817633319 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817633319 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1499817636485 ""}
