#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x162f320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1643a10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16364c0 .functor NOT 1, L_0x1691980, C4<0>, C4<0>, C4<0>;
L_0x1691760 .functor XOR 2, L_0x1691620, L_0x16916c0, C4<00>, C4<00>;
L_0x1691870 .functor XOR 2, L_0x1691760, L_0x16917d0, C4<00>, C4<00>;
v0x168d0a0_0 .net *"_ivl_10", 1 0, L_0x16917d0;  1 drivers
v0x168d1a0_0 .net *"_ivl_12", 1 0, L_0x1691870;  1 drivers
v0x168d280_0 .net *"_ivl_2", 1 0, L_0x1690f60;  1 drivers
v0x168d340_0 .net *"_ivl_4", 1 0, L_0x1691620;  1 drivers
v0x168d420_0 .net *"_ivl_6", 1 0, L_0x16916c0;  1 drivers
v0x168d550_0 .net *"_ivl_8", 1 0, L_0x1691760;  1 drivers
v0x168d630_0 .net "a", 0 0, v0x168a330_0;  1 drivers
v0x168d6d0_0 .net "b", 0 0, v0x168a3d0_0;  1 drivers
v0x168d770_0 .net "c", 0 0, v0x168a470_0;  1 drivers
v0x168d810_0 .var "clk", 0 0;
v0x168d8b0_0 .net "d", 0 0, v0x168a5b0_0;  1 drivers
v0x168d950_0 .net "out_pos_dut", 0 0, L_0x1691400;  1 drivers
v0x168d9f0_0 .net "out_pos_ref", 0 0, L_0x168ef20;  1 drivers
v0x168da90_0 .net "out_sop_dut", 0 0, L_0x1690660;  1 drivers
v0x168db30_0 .net "out_sop_ref", 0 0, L_0x1664ce0;  1 drivers
v0x168dbd0_0 .var/2u "stats1", 223 0;
v0x168dc70_0 .var/2u "strobe", 0 0;
v0x168dd10_0 .net "tb_match", 0 0, L_0x1691980;  1 drivers
v0x168dde0_0 .net "tb_mismatch", 0 0, L_0x16364c0;  1 drivers
v0x168de80_0 .net "wavedrom_enable", 0 0, v0x168a880_0;  1 drivers
v0x168df50_0 .net "wavedrom_title", 511 0, v0x168a920_0;  1 drivers
L_0x1690f60 .concat [ 1 1 0 0], L_0x168ef20, L_0x1664ce0;
L_0x1691620 .concat [ 1 1 0 0], L_0x168ef20, L_0x1664ce0;
L_0x16916c0 .concat [ 1 1 0 0], L_0x1691400, L_0x1690660;
L_0x16917d0 .concat [ 1 1 0 0], L_0x168ef20, L_0x1664ce0;
L_0x1691980 .cmp/eeq 2, L_0x1690f60, L_0x1691870;
S_0x1643ba0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1643a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16368a0 .functor AND 1, v0x168a470_0, v0x168a5b0_0, C4<1>, C4<1>;
L_0x1636c80 .functor NOT 1, v0x168a330_0, C4<0>, C4<0>, C4<0>;
L_0x1637060 .functor NOT 1, v0x168a3d0_0, C4<0>, C4<0>, C4<0>;
L_0x16372e0 .functor AND 1, L_0x1636c80, L_0x1637060, C4<1>, C4<1>;
L_0x164e610 .functor AND 1, L_0x16372e0, v0x168a470_0, C4<1>, C4<1>;
L_0x1664ce0 .functor OR 1, L_0x16368a0, L_0x164e610, C4<0>, C4<0>;
L_0x168e3a0 .functor NOT 1, v0x168a3d0_0, C4<0>, C4<0>, C4<0>;
L_0x168e410 .functor OR 1, L_0x168e3a0, v0x168a5b0_0, C4<0>, C4<0>;
L_0x168e520 .functor AND 1, v0x168a470_0, L_0x168e410, C4<1>, C4<1>;
L_0x168e5e0 .functor NOT 1, v0x168a330_0, C4<0>, C4<0>, C4<0>;
L_0x168e6b0 .functor OR 1, L_0x168e5e0, v0x168a3d0_0, C4<0>, C4<0>;
L_0x168e720 .functor AND 1, L_0x168e520, L_0x168e6b0, C4<1>, C4<1>;
L_0x168e8a0 .functor NOT 1, v0x168a3d0_0, C4<0>, C4<0>, C4<0>;
L_0x168e910 .functor OR 1, L_0x168e8a0, v0x168a5b0_0, C4<0>, C4<0>;
L_0x168e830 .functor AND 1, v0x168a470_0, L_0x168e910, C4<1>, C4<1>;
L_0x168eaa0 .functor NOT 1, v0x168a330_0, C4<0>, C4<0>, C4<0>;
L_0x168eba0 .functor OR 1, L_0x168eaa0, v0x168a5b0_0, C4<0>, C4<0>;
L_0x168ec60 .functor AND 1, L_0x168e830, L_0x168eba0, C4<1>, C4<1>;
L_0x168ee10 .functor XNOR 1, L_0x168e720, L_0x168ec60, C4<0>, C4<0>;
v0x1635df0_0 .net *"_ivl_0", 0 0, L_0x16368a0;  1 drivers
v0x16361f0_0 .net *"_ivl_12", 0 0, L_0x168e3a0;  1 drivers
v0x16365d0_0 .net *"_ivl_14", 0 0, L_0x168e410;  1 drivers
v0x16369b0_0 .net *"_ivl_16", 0 0, L_0x168e520;  1 drivers
v0x1636d90_0 .net *"_ivl_18", 0 0, L_0x168e5e0;  1 drivers
v0x1637170_0 .net *"_ivl_2", 0 0, L_0x1636c80;  1 drivers
v0x16373f0_0 .net *"_ivl_20", 0 0, L_0x168e6b0;  1 drivers
v0x16888a0_0 .net *"_ivl_24", 0 0, L_0x168e8a0;  1 drivers
v0x1688980_0 .net *"_ivl_26", 0 0, L_0x168e910;  1 drivers
v0x1688a60_0 .net *"_ivl_28", 0 0, L_0x168e830;  1 drivers
v0x1688b40_0 .net *"_ivl_30", 0 0, L_0x168eaa0;  1 drivers
v0x1688c20_0 .net *"_ivl_32", 0 0, L_0x168eba0;  1 drivers
v0x1688d00_0 .net *"_ivl_36", 0 0, L_0x168ee10;  1 drivers
L_0x7fc4c214f018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1688dc0_0 .net *"_ivl_38", 0 0, L_0x7fc4c214f018;  1 drivers
v0x1688ea0_0 .net *"_ivl_4", 0 0, L_0x1637060;  1 drivers
v0x1688f80_0 .net *"_ivl_6", 0 0, L_0x16372e0;  1 drivers
v0x1689060_0 .net *"_ivl_8", 0 0, L_0x164e610;  1 drivers
v0x1689140_0 .net "a", 0 0, v0x168a330_0;  alias, 1 drivers
v0x1689200_0 .net "b", 0 0, v0x168a3d0_0;  alias, 1 drivers
v0x16892c0_0 .net "c", 0 0, v0x168a470_0;  alias, 1 drivers
v0x1689380_0 .net "d", 0 0, v0x168a5b0_0;  alias, 1 drivers
v0x1689440_0 .net "out_pos", 0 0, L_0x168ef20;  alias, 1 drivers
v0x1689500_0 .net "out_sop", 0 0, L_0x1664ce0;  alias, 1 drivers
v0x16895c0_0 .net "pos0", 0 0, L_0x168e720;  1 drivers
v0x1689680_0 .net "pos1", 0 0, L_0x168ec60;  1 drivers
L_0x168ef20 .functor MUXZ 1, L_0x7fc4c214f018, L_0x168e720, L_0x168ee10, C4<>;
S_0x1689800 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1643a10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x168a330_0 .var "a", 0 0;
v0x168a3d0_0 .var "b", 0 0;
v0x168a470_0 .var "c", 0 0;
v0x168a510_0 .net "clk", 0 0, v0x168d810_0;  1 drivers
v0x168a5b0_0 .var "d", 0 0;
v0x168a6a0_0 .var/2u "fail", 0 0;
v0x168a740_0 .var/2u "fail1", 0 0;
v0x168a7e0_0 .net "tb_match", 0 0, L_0x1691980;  alias, 1 drivers
v0x168a880_0 .var "wavedrom_enable", 0 0;
v0x168a920_0 .var "wavedrom_title", 511 0;
E_0x1642380/0 .event negedge, v0x168a510_0;
E_0x1642380/1 .event posedge, v0x168a510_0;
E_0x1642380 .event/or E_0x1642380/0, E_0x1642380/1;
S_0x1689b30 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1689800;
 .timescale -12 -12;
v0x1689d70_0 .var/2s "i", 31 0;
E_0x1642220 .event posedge, v0x168a510_0;
S_0x1689e70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1689800;
 .timescale -12 -12;
v0x168a070_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x168a150 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1689800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x168ab00 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1643a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x168f280 .functor AND 1, v0x168a330_0, L_0x168f0d0, C4<1>, C4<1>;
L_0x168f510 .functor AND 1, L_0x168f280, L_0x168f360, C4<1>, C4<1>;
L_0x168f7d0 .functor AND 1, L_0x168f510, L_0x168f620, C4<1>, C4<1>;
L_0x168fb60 .functor AND 1, L_0x168f8e0, L_0x168fac0, C4<1>, C4<1>;
L_0x168fd80 .functor AND 1, L_0x168fb60, L_0x168fca0, C4<1>, C4<1>;
L_0x168fe90 .functor AND 1, L_0x168fd80, v0x168a5b0_0, C4<1>, C4<1>;
L_0x168ff90 .functor OR 1, L_0x168f7d0, L_0x168fe90, C4<0>, C4<0>;
L_0x1690230 .functor AND 1, L_0x16900a0, L_0x1690140, C4<1>, C4<1>;
L_0x1690390 .functor AND 1, L_0x1690230, v0x168a470_0, C4<1>, C4<1>;
L_0x16904f0 .functor AND 1, L_0x1690390, L_0x1690450, C4<1>, C4<1>;
L_0x1690660 .functor OR 1, L_0x168ff90, L_0x16904f0, C4<0>, C4<0>;
L_0x1690770 .functor OR 1, v0x168a330_0, v0x168a3d0_0, C4<0>, C4<0>;
L_0x1690850 .functor OR 1, L_0x1690770, v0x168a470_0, C4<0>, C4<0>;
L_0x1690a10 .functor OR 1, L_0x1690850, L_0x1690910, C4<0>, C4<0>;
L_0x16907e0 .functor OR 1, v0x168a330_0, v0x168a3d0_0, C4<0>, C4<0>;
L_0x1690bf0 .functor OR 1, L_0x16907e0, L_0x1690b50, C4<0>, C4<0>;
L_0x1690d90 .functor OR 1, L_0x1690bf0, v0x168a5b0_0, C4<0>, C4<0>;
L_0x1690e50 .functor AND 1, L_0x1690a10, L_0x1690d90, C4<1>, C4<1>;
L_0x1691110 .functor OR 1, v0x168a330_0, L_0x1691000, C4<0>, C4<0>;
L_0x16911d0 .functor OR 1, L_0x1691110, v0x168a470_0, C4<0>, C4<0>;
L_0x1691340 .functor OR 1, L_0x16911d0, v0x168a5b0_0, C4<0>, C4<0>;
L_0x1691400 .functor AND 1, L_0x1690e50, L_0x1691340, C4<1>, C4<1>;
v0x168acc0_0 .net *"_ivl_1", 0 0, L_0x168f0d0;  1 drivers
v0x168ad80_0 .net *"_ivl_11", 0 0, L_0x168f7d0;  1 drivers
v0x168ae40_0 .net *"_ivl_13", 0 0, L_0x168f8e0;  1 drivers
v0x168af10_0 .net *"_ivl_15", 0 0, L_0x168fac0;  1 drivers
v0x168afd0_0 .net *"_ivl_17", 0 0, L_0x168fb60;  1 drivers
v0x168b0e0_0 .net *"_ivl_19", 0 0, L_0x168fca0;  1 drivers
v0x168b1a0_0 .net *"_ivl_21", 0 0, L_0x168fd80;  1 drivers
v0x168b260_0 .net *"_ivl_23", 0 0, L_0x168fe90;  1 drivers
v0x168b320_0 .net *"_ivl_25", 0 0, L_0x168ff90;  1 drivers
v0x168b470_0 .net *"_ivl_27", 0 0, L_0x16900a0;  1 drivers
v0x168b530_0 .net *"_ivl_29", 0 0, L_0x1690140;  1 drivers
v0x168b5f0_0 .net *"_ivl_3", 0 0, L_0x168f280;  1 drivers
v0x168b6b0_0 .net *"_ivl_31", 0 0, L_0x1690230;  1 drivers
v0x168b770_0 .net *"_ivl_33", 0 0, L_0x1690390;  1 drivers
v0x168b830_0 .net *"_ivl_35", 0 0, L_0x1690450;  1 drivers
v0x168b8f0_0 .net *"_ivl_37", 0 0, L_0x16904f0;  1 drivers
v0x168b9b0_0 .net *"_ivl_41", 0 0, L_0x1690770;  1 drivers
v0x168bb80_0 .net *"_ivl_43", 0 0, L_0x1690850;  1 drivers
v0x168bc40_0 .net *"_ivl_45", 0 0, L_0x1690910;  1 drivers
v0x168bd00_0 .net *"_ivl_47", 0 0, L_0x1690a10;  1 drivers
v0x168bdc0_0 .net *"_ivl_49", 0 0, L_0x16907e0;  1 drivers
v0x168be80_0 .net *"_ivl_5", 0 0, L_0x168f360;  1 drivers
v0x168bf40_0 .net *"_ivl_51", 0 0, L_0x1690b50;  1 drivers
v0x168c000_0 .net *"_ivl_53", 0 0, L_0x1690bf0;  1 drivers
v0x168c0c0_0 .net *"_ivl_55", 0 0, L_0x1690d90;  1 drivers
v0x168c180_0 .net *"_ivl_57", 0 0, L_0x1690e50;  1 drivers
v0x168c240_0 .net *"_ivl_59", 0 0, L_0x1691000;  1 drivers
v0x168c300_0 .net *"_ivl_61", 0 0, L_0x1691110;  1 drivers
v0x168c3c0_0 .net *"_ivl_63", 0 0, L_0x16911d0;  1 drivers
v0x168c480_0 .net *"_ivl_65", 0 0, L_0x1691340;  1 drivers
v0x168c540_0 .net *"_ivl_7", 0 0, L_0x168f510;  1 drivers
v0x168c600_0 .net *"_ivl_9", 0 0, L_0x168f620;  1 drivers
v0x168c6c0_0 .net "a", 0 0, v0x168a330_0;  alias, 1 drivers
v0x168c970_0 .net "b", 0 0, v0x168a3d0_0;  alias, 1 drivers
v0x168ca60_0 .net "c", 0 0, v0x168a470_0;  alias, 1 drivers
v0x168cb50_0 .net "d", 0 0, v0x168a5b0_0;  alias, 1 drivers
v0x168cc40_0 .net "out_pos", 0 0, L_0x1691400;  alias, 1 drivers
v0x168cd00_0 .net "out_sop", 0 0, L_0x1690660;  alias, 1 drivers
L_0x168f0d0 .reduce/nor v0x168a3d0_0;
L_0x168f360 .reduce/nor v0x168a470_0;
L_0x168f620 .reduce/nor v0x168a5b0_0;
L_0x168f8e0 .reduce/nor v0x168a330_0;
L_0x168fac0 .reduce/nor v0x168a3d0_0;
L_0x168fca0 .reduce/nor v0x168a470_0;
L_0x16900a0 .reduce/nor v0x168a330_0;
L_0x1690140 .reduce/nor v0x168a3d0_0;
L_0x1690450 .reduce/nor v0x168a5b0_0;
L_0x1690910 .reduce/nor v0x168a5b0_0;
L_0x1690b50 .reduce/nor v0x168a470_0;
L_0x1691000 .reduce/nor v0x168a3d0_0;
S_0x168ce80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1643a10;
 .timescale -12 -12;
E_0x162b9f0 .event anyedge, v0x168dc70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x168dc70_0;
    %nor/r;
    %assign/vec4 v0x168dc70_0, 0;
    %wait E_0x162b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1689800;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x168a6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x168a740_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1689800;
T_4 ;
    %wait E_0x1642380;
    %load/vec4 v0x168a7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x168a6a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1689800;
T_5 ;
    %wait E_0x1642220;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %wait E_0x1642220;
    %load/vec4 v0x168a6a0_0;
    %store/vec4 v0x168a740_0, 0, 1;
    %fork t_1, S_0x1689b30;
    %jmp t_0;
    .scope S_0x1689b30;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1689d70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1689d70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1642220;
    %load/vec4 v0x1689d70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1689d70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1689d70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1689800;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1642380;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x168a5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a470_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x168a3d0_0, 0;
    %assign/vec4 v0x168a330_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x168a6a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x168a740_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1643a10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x168d810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x168dc70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1643a10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x168d810_0;
    %inv;
    %store/vec4 v0x168d810_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1643a10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x168a510_0, v0x168dde0_0, v0x168d630_0, v0x168d6d0_0, v0x168d770_0, v0x168d8b0_0, v0x168db30_0, v0x168da90_0, v0x168d9f0_0, v0x168d950_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1643a10;
T_9 ;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1643a10;
T_10 ;
    %wait E_0x1642380;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x168dbd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168dbd0_0, 4, 32;
    %load/vec4 v0x168dd10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168dbd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x168dbd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168dbd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x168db30_0;
    %load/vec4 v0x168db30_0;
    %load/vec4 v0x168da90_0;
    %xor;
    %load/vec4 v0x168db30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168dbd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168dbd0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x168d9f0_0;
    %load/vec4 v0x168d9f0_0;
    %load/vec4 v0x168d950_0;
    %xor;
    %load/vec4 v0x168d9f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168dbd0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x168dbd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168dbd0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/ece241_2013_q2/iter0/response4/top_module.sv";
