read_verilog ../top.v
proc
write_edif -pvector ang edif.edif
write_verilog synth.v 
