Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 29 23:01:46 2021
| Host         : Morris running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020i
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1122 |
|    Minimum number of control sets                        |  1122 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   589 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1122 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    35 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |   378 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |    11 |
| >= 16              |   641 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1763 |          811 |
| No           | No                    | Yes                    |              42 |           13 |
| No           | Yes                   | No                     |            4602 |         1561 |
| Yes          | No                    | No                     |           12613 |         3258 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |            2795 |          758 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                          |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                 |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                           |                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                               | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                             |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                             | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/GEN_OMIT_DRE.sig_output_strt_offset_reg_reg[1]                                                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                 |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/E[0]                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_RST_MODULE/s_axi_lite_awaddr[6]                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                       |                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                            |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                     | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                        |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                       | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                   | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                       | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg                                                                                   | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                                                |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                               | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                   | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                    | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state9                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state14                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state16                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state7                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state13                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state5                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state9                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state8                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state4                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state6                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state3                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0          | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0          | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0          | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0          | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0          | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0          | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/lsig_byte_cntr0                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_11[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_6[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_10[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_8[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_7[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_4[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_5[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_9[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/internal_full_n_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes389_U0/internal_full_n_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes397_U0/internal_full_n_reg_14[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_6[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_10[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_13[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_11[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_9[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_4[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_12[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_5[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_7[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/internal_full_n_reg_8[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_10[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_5[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_4[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_11[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_6[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_7[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_8[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_9[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_12[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/internal_full_n_reg_13[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_6[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_11[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_13[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_4[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_8[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_9[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_5[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_12[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_7[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/internal_full_n_reg_10[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_11[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                  | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_13[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_5[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_10[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[7]_i_1_n_0                                                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_12[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_4[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_7[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_9[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state12                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state10                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state7                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state16                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state9                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state8                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state11                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state13                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state5                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state15                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_CS_fsm_state14                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_6[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state11                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state14                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state8                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state10                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state11                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state7                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state5                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state12                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state15                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state13                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_CS_fsm_state16                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/internal_full_n_reg_8[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state10                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state11                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state14                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state7                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state8                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state5                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state12                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state9                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state15                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state13                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state16                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_1[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_9[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_6[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_12[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_2[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_4[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_0[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_3[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_10[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_5[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_7[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_8[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_13[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg_11[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/internal_full_n_reg[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state14                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state5                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state16                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state7                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state12                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state10                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state11                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state15                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state9                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state8                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_CS_fsm_state13                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state10                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state15                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state5                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state8                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state9                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state7                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state13                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state11                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state12                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state14                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_CS_fsm_state16                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/control_s_axi_U/aw_hs                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state11                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state7                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state8                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state14                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state10                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state15                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state9                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state13                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state16                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state5                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state12                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_CS_fsm_state6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state12                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state13                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state14                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state15                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state10                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state11                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state5                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state16                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state8                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state7                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_CS_fsm_state9                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state10_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state12                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state9                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state15                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state7                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state14                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state5                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state12                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state13                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state16                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state10                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_CS_fsm_state8                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state14_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state18_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state16                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state9                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state15                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state10                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state11                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state12                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state13                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state5                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state14                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state7                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_state8                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state6_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state2_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state2_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state2_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/regslice_both_in_V_U/B_V_data_1_load_B                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/regslice_both_in_V_U/B_V_data_1_payload_A[7]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/regslice_both_out_V_U/B_V_data_1_load_B                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/regslice_both_out_V_U/B_V_data_1_payload_A[7]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state14                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state8                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state15                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state12                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state2                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state10                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state13                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state16                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state4                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state6                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state9                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state3                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state5                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state11                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_state7                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state13                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state6                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state7                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state9                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state16                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state10                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state15                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state5                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/in_buffer_0_reg_479[7]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[1]                                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[23][0]                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0           | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0          | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state10                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state11                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state15                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state12                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_state2                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                                                 |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                    |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                               | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                            |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | design_1_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                   | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]           | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]       | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/control_s_axi_U/s_axi_control_ARVALID_0                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                                  | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                              |                                                                                                                                                                                                                                                                                 |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/grp_Cipher_fu_216_ap_start_reg_reg_rep                                                                                                                                                                      |               10 |             12 |         1.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                   | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                             | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                             |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                    | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                  |                5 |             15 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                          |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_coelsc_reg                             | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                               |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                      | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             15 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_7[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/ap_rst_n_0                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/ap_rst_n_0                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/ap_done_reg_reg_0                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/ap_done_reg_reg_0                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/ShiftRows406_U0/ap_rst_n_0                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/ap_done_reg_reg_0                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/ap_rst_n_0                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/ap_rst_n_0                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/Cipher_Block_split16_proc_U0/ap_done_reg_reg_0                                                                                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/MixColumns387_U0/ap_rst_n_0                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/MixColumns407_U0/ap_rst_n_0                                                                                                                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/MixColumns_U0/ap_rst_n_0                                                                                                                                                                                                      |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/ap_done_reg_reg_0                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/ap_CS_fsm_reg[16]_0                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_CS_fsm_reg[16]_rep_0                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_12[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/ap_CS_fsm_reg[16]_rep_0                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_1_2_U/ap_rst_n_0                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/ShiftRows386_U0/ap_rst_n_0                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/ShiftRows390_U0/ap_rst_n_0                                                                                                                                                                                                    |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/ShiftRows394_U0/ap_rst_n_0                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/ShiftRows398_U0/ap_rst_n_0                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/ShiftRows402_U0/ap_rst_n_0                                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_1_2_U/ap_rst_n_0                                                                                                                                                                                               |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/ShiftRows410_U0/ap_rst_n_0                                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/ShiftRows414_U0/ap_rst_n_0                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/ShiftRows418_U0/ap_rst_n_0                                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/ShiftRows_U0/ap_rst_n_0                                                                                                                                                                                                       |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes385_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes389_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes393_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes397_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes401_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes405_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes409_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes413_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes417_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/SubBytes_U0/ap_CS_fsm_reg[1]_0                                                                                                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_1_2_U/ap_rst_n_0                                                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_1_2_U/ap_rst_n_0                                                                                                                                                                                               |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/ap_rst_n_0                                                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_1_2_U/ap_rst_n_0                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_10[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_13[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_2[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_3[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_7[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_4[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_11[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_6[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_8[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_9[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_12[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_5[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/internal_full_n_reg_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_13[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_2[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_11[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_10[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_3[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_5[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_7[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_4[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_6[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_8[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_9[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/internal_full_n_reg_12[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_4[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_6[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_5[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_12[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_11[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_2[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_8[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_10[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_13[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_3[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_7[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/internal_full_n_reg_9[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_12[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_8[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_9[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_4[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_10[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_13[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_11[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_5[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_2[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_3[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_6[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/internal_full_n_reg_7[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_10[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_11[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_12[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_6[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_13[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_8[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_5[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_7[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_2[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_4[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_9[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey416_U0/internal_full_n_reg_3[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_1_0_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_1_1_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_1_2_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_1_3_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_13[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_4[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_3[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_11[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_10[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_8[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_6[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_1[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_5[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_7[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_9[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_2[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/internal_full_n_reg_12[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_8[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_9[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_10[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_4[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_11[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_6[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_13[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_3[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_5[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state17_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state1_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state1_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state1_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state20_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state23_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state24_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state13_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state27_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state28_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_11                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_12                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_10                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_7                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_15                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_9                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_3                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_6                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_8                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_0                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_1                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_4                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_13                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_2                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_5                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce_14                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state31_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state35_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state36_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state40_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state4_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state5_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state7_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state8_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state9_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state12_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_3_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_3_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                         | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_3_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state16_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state39_3_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_0_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_3_3_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_3_2_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_3_1_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_3_0_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_2_3_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_2_2_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_2_1_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_2_0_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_0_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state11_1_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_0_3_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_0_2_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_0_1_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_0_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state0_0_0_channel_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_2_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_2_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_2_1_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_0_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                         |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state19_1_2_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_2_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state15_1_3_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_2[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state3_1_0_U/U_Cipher_Stream_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey_U0/internal_full_n_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                         |                                                                                                                                                                                                                                                                                 |               10 |             21 |         2.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                             |                                                                                                                                                                                                                                                                                 |                6 |             22 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                            |               13 |             24 |         1.85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                           |                                                                                                                                                                                                                                                                                 |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               14 |             24 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                        | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                    | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                      |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                     | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                          |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               13 |             27 |         2.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               14 |             28 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                8 |             30 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/w_0_load_reg_515_reg[7]_i_5__6_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/w_0_load_reg_515_reg[7]_i_5__9_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/w_0_load_reg_515_reg[7]_i_5__7_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/w_0_load_reg_515_reg[7]_i_5__5_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/w_0_load_reg_515_reg[7]_i_5__0_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/w_0_load_reg_515_reg[7]_i_5_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/w_0_load_reg_515_reg[7]_i_5__8_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/rdata_reg[3]_i_14_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/w_0_load_reg_515_reg[7]_i_5__4_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/rdata_reg[3]_i_9_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/rdata_reg[31]_i_31_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/rdata_reg[31]_i_17_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/w_0_load_reg_515_reg[7]_i_5__3_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/rdata_reg[31]_i_26_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/rdata_reg[31]_i_37_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/rdata_reg[31]_i_39_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/rdata_reg[31]_i_23_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/w_0_load_reg_515_reg[7]_i_5__2_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/rdata_reg[31]_i_13_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/rdata_reg[31]_i_28_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/rdata_reg[31]_i_34_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/w_0_load_reg_515_reg[7]_i_5__1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/control_s_axi_U/int_length_r[63]_i_1_n_0                                                                                                                                                                                        | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_rst_n_0                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                           |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/control_s_axi_U/int_length_r[31]_i_1_n_0                                                                                                                                                                                        | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_rst_n_0                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |               13 |             34 |         2.62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                      | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                                   |                7 |             35 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                 |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                       |                7 |             36 |         5.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             39 |         7.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             40 |         4.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                                 |                5 |             40 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                 |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                           |               10 |             41 |         4.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               14 |             41 |         2.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg_1                                                                                                         | design_1_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dmacr_i_reg[2]                                                                                                                                        | design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                           |                8 |             41 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |                8 |             42 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                            | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |                8 |             42 |         5.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                        | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                                       |                9 |             42 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                             | design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                           |                6 |             42 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                            |               11 |             43 |         3.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                   | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             43 |         5.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                      |                6 |             43 |         7.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                               |                                                                                                                                                                                                                                                                                 |                8 |             47 |         5.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                        |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                       |               22 |             60 |         2.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/regslice_both_out_V_U/ap_CS_fsm_reg[34][0]                                                                                                                                                                                      | design_1_i/Cipher_Stream_0/inst/control_s_axi_U/SR[0]                                                                                                                                                                                                                           |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/regslice_both_out_V_U/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                 |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                             | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                       |                                                                                                                                                                                                                                                                                 |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                           |                                                                                                                                                                                                                                                                                 |               17 |             67 |         3.94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                                                 |               12 |             68 |         5.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                               |                                                                                                                                                                                                                                                                                 |               13 |             68 |         5.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey412_U0/Q[0]                                                                                                                                                                                        | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_rst_n_0                                                                                                                                                                                                  |               34 |            128 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey400_U0/Q[0]                                                                                                                                                                                        | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_rst_n_0                                                                                                                                                                                                  |               37 |            128 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey396_U0/Q[0]                                                                                                                                                                                        | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_rst_n_0                                                                                                                                                                                                  |               36 |            128 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey384_U0/Q[0]                                                                                                                                                                                        | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_rst_n_0                                                                                                                                                                                                  |               37 |            128 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/cipher_state40_0_3_U/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                 |               25 |            128 |         5.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey404_U0/Q[0]                                                                                                                                                                                        | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_rst_n_0                                                                                                                                                                                                  |               36 |            128 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey388_U0/Q[0]                                                                                                                                                                                        | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_rst_n_0                                                                                                                                                                                                  |               33 |            128 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey392_U0/Q[0]                                                                                                                                                                                        | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_rst_n_0                                                                                                                                                                                                  |               33 |            128 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey408_U0/Q[0]                                                                                                                                                                                        | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_rst_n_0                                                                                                                                                                                                  |               37 |            128 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |              812 |           1764 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | design_1_i/Cipher_Stream_0/inst/grp_Cipher_fu_216/AddRoundKey419_U0/ap_rst_n_0                                                                                                                                                                                                  |             1086 |           3523 |         3.24 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


