python.exe  -m "efx_dbg.DbgWizard" --device  "Ti60F225" --family  "Titanium" --in_profile_name  "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/debug_profile.wizard.json" --out_dbg_vdb  "debug_top.post.vdb" --out_profile_name  "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/debug_profile.wizard.json" --out_dir  "work_dbg"
efx_map  --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --seq_opt "0" --retiming "0" --dsp-mac-packing "1" --dsp-input-regs-packing "1" --dsp-output-regs-packing "1" --bram_output_regs_packing "1" --blast_const_operand_adders "1" --operator-sharing "0" --optimize-adder-tree "0" --pack-luts-to-comb4 "0" --min-sr-fanout "0" --min-ce-fanout "0" --seq-opt-sync-only "0" --blackbox-error "1" --allow-const-ram-index "0" --hdl-compile-unit "1" --create-onehot-fsms "0" --mult-decomp-retime "0" --optimize-zero-init-rom "1" --insert-carry-skip "0" --mult-auto-pipeline "0" --use-logic-for-small-mem "64" --use-logic-for-small-rom "64" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/W0_FIFO" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/R0_FIFO" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/dsi_tx" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/csi_rx" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/DdrCtrl" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/W0_FIFO_8" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/W0_FIFO_64" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/FIFO_W48R24" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/R0_FIFO_8" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/R0_FIFO_16" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/W0_FIFO_32" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/asyn_fifo_4kx8" --family "Titanium" --device "Ti60F225" --keep-gclk-in-module "1" --root "edb_top" --v "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.v" --write-postmap-module "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.post.vdb" --generate_sig_profile "false" --work-dir "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg" --output-dir "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/outflow"
efx_map  --family "Titanium" --device "Ti60F225" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --seq_opt "0" --retiming "0" --dsp-mac-packing "1" --dsp-input-regs-packing "1" --dsp-output-regs-packing "1" --bram_output_regs_packing "1" --blast_const_operand_adders "1" --operator-sharing "0" --optimize-adder-tree "0" --pack-luts-to-comb4 "0" --min-sr-fanout "0" --min-ce-fanout "0" --seq-opt-sync-only "0" --blackbox-error "1" --allow-const-ram-index "0" --hdl-compile-unit "1" --create-onehot-fsms "0" --mult-decomp-retime "0" --optimize-zero-init-rom "1" --insert-carry-skip "0" --mult-auto-pipeline "0" --use-logic-for-small-mem "64" --use-logic-for-small-rom "64" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/W0_FIFO" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/R0_FIFO" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/dsi_tx" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/csi_rx" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/DdrCtrl" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/W0_FIFO_8" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/W0_FIFO_64" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/FIFO_W48R24" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/R0_FIFO_8" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/R0_FIFO_16" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/W0_FIFO_32" --I "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/ip/asyn_fifo_4kx8" --root "example_top" --vdb "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/outflow/Ti60_Demo.elab.vdb" --vdb "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/debug_top.post.vdb" --write-efx-verilog "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/Ti60_Demo.dbg.map.v" --binary-db "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg/Ti60_Demo.dbg.vdb" --merge_vdbs=1 --conn "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/debug_profile.wizard.json" --generate_sig_profile "false" --work-dir "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/work_dbg" --output-dir "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/outflow"
python.exe  "C:/Efinity/2023.2/scripts/efx_pt_jtag_util.py" --device "Ti60F225" --project "Ti60_Demo" --design_file "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/Ti60_Demo.peri.xml" --action "add" --jtag_user "JTAG_USER1" --output "D:/FPGA_learning/Q_Project_item/Ti60F225_AR0135_HDMI_1280x720_Dual/V3.2_Ti60_AR0135_HDMI_Dual_1920x7080@60_Caputure/Ti60_Demo.dbg.peri.xml"
python 
