
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 16.12

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 3.88 fmax = 257.69

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: addr_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    80    0.76    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ addr_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ addr_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.21    0.21   library removal time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                 -0.01   slack (VIOLATED)


Startpoint: cmd_addr[26] (input port clocked by core_clock)
Endpoint: addr_reg[12]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     3    0.04    0.00    0.00    0.20 v cmd_addr[26] (in)
                                         cmd_addr[26] (net)
                  0.00    0.00    0.20 v _1579_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.09    0.05    0.25 ^ _1579_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0640_ (net)
                  0.09    0.00    0.25 ^ _1252_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.06    0.05    0.31 v _1252_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _0158_ (net)
                  0.06    0.00    0.31 v addr_reg[12]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ addr_reg[12]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cmd_reg[0]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    80    0.76    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ cmd_reg[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ cmd_reg[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01   20.01   library recovery time
                                 20.01   data required time
-----------------------------------------------------------------------------
                                 20.01   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                 19.81   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.26    0.54    0.54 ^ timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.26    0.00    0.54 ^ _0978_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.15    0.13    0.67 v _0978_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0032_ (net)
                  0.15    0.00    0.67 v _1754_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.26    0.35    1.01 v _1754_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0033_ (net)
                  0.26    0.00    1.01 v _1457_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.08 ^ _1457_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0518_ (net)
                  0.08    0.00    1.08 ^ _1458_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     7    0.08    0.31    0.34    1.42 ^ _1458_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0519_ (net)
                  0.31    0.00    1.42 ^ _1460_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     7    0.07    0.18    0.13    1.55 v _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0521_ (net)
                  0.18    0.00    1.55 v _0890_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     2    0.03    0.13    0.13    1.68 ^ _0890_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0804_ (net)
                  0.13    0.00    1.68 ^ _0963_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.11    0.23    0.21    1.89 ^ _0963_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0270_ (net)
                  0.23    0.00    1.89 ^ _0995_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    11    0.11    0.41    0.33    2.23 ^ _0995_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0028_ (net)
                  0.41    0.00    2.23 ^ _1752_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.25    0.48    2.71 v _1752_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0030_ (net)
                  0.25    0.00    2.71 v _0958_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    2.95 v _0958_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0265_ (net)
                  0.08    0.00    2.95 v _0959_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.18    3.13 v _0959_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0266_ (net)
                  0.07    0.00    3.13 v _0962_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.14    3.27 v _0962_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0269_ (net)
                  0.07    0.00    3.27 v _0974_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     2    0.03    0.44    0.18    3.45 ^ _0974_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0281_ (net)
                  0.44    0.00    3.45 ^ _0976_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.22    0.14    3.59 v _0976_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0283_ (net)
                  0.22    0.00    3.59 v _0977_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.15    0.14    3.73 ^ _0977_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0859_ (net)
                  0.15    0.00    3.73 ^ timer[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.73   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ timer[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15   19.85   library setup time
                                 19.85   data required time
-----------------------------------------------------------------------------
                                 19.85   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                 16.12   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cmd_reg[0]$_DFF_PN1_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
    80    0.76    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ cmd_reg[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.20   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ cmd_reg[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.01   20.01   library recovery time
                                 20.01   data required time
-----------------------------------------------------------------------------
                                 20.01   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                 19.81   slack (MET)


Startpoint: timer[1]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: timer[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ timer[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.06    0.26    0.54    0.54 ^ timer[1]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         timer[1] (net)
                  0.26    0.00    0.54 ^ _0978_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.15    0.13    0.67 v _0978_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0032_ (net)
                  0.15    0.00    0.67 v _1754_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     5    0.05    0.26    0.35    1.01 v _1754_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0033_ (net)
                  0.26    0.00    1.01 v _1457_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    1.08 ^ _1457_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _0518_ (net)
                  0.08    0.00    1.08 ^ _1458_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     7    0.08    0.31    0.34    1.42 ^ _1458_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _0519_ (net)
                  0.31    0.00    1.42 ^ _1460_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
     7    0.07    0.18    0.13    1.55 v _1460_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_4)
                                         _0521_ (net)
                  0.18    0.00    1.55 v _0890_/I (gf180mcu_fd_sc_mcu9t5v0__inv_2)
     2    0.03    0.13    0.13    1.68 ^ _0890_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
                                         _0804_ (net)
                  0.13    0.00    1.68 ^ _0963_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.11    0.23    0.21    1.89 ^ _0963_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _0270_ (net)
                  0.23    0.00    1.89 ^ _0995_/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
    11    0.11    0.41    0.33    2.23 ^ _0995_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         _0028_ (net)
                  0.41    0.00    2.23 ^ _1752_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     4    0.04    0.25    0.48    2.71 v _1752_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _0030_ (net)
                  0.25    0.00    2.71 v _0958_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.24    2.95 v _0958_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0265_ (net)
                  0.08    0.00    2.95 v _0959_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.07    0.18    3.13 v _0959_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _0266_ (net)
                  0.07    0.00    3.13 v _0962_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.14    3.27 v _0962_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _0269_ (net)
                  0.07    0.00    3.27 v _0974_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     2    0.03    0.44    0.18    3.45 ^ _0974_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _0281_ (net)
                  0.44    0.00    3.45 ^ _0976_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.22    0.14    3.59 v _0976_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0283_ (net)
                  0.22    0.00    3.59 v _0977_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.00    0.15    0.14    3.73 ^ _0977_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _0859_ (net)
                  0.15    0.00    3.73 ^ timer[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.73   data arrival time

                  0.00   20.00   20.00   clock core_clock (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ timer[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.15   19.85   library setup time
                                 19.85   data required time
-----------------------------------------------------------------------------
                                 19.85   data required time
                                 -3.73   data arrival time
-----------------------------------------------------------------------------
                                 16.12   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.16e-03   3.57e-06   1.49e-07   8.16e-03  83.5%
Combinational          1.33e-03   2.85e-04   2.21e-07   1.62e-03  16.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.49e-03   2.89e-04   3.71e-07   9.78e-03 100.0%
                          97.0%       3.0%       0.0%
