#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 21 20:07:09 2018
# Process ID: 19003
# Current directory: /home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.runs/synth_1
# Command line: vivado -log FM_Mod_Mult.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FM_Mod_Mult.tcl
# Log file: /home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.runs/synth_1/FM_Mod_Mult.vds
# Journal file: /home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source FM_Mod_Mult.tcl -notrace
Command: synth_design -top FM_Mod_Mult -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19015 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1275.008 ; gain = 84.863 ; free physical = 750 ; free virtual = 11046
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FM_Mod_Mult' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/new/FM_Mod_Mult.vhd:17]
	Parameter word_length bound to: 16 - type: integer 
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'LUT' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/LUT/LUT.srcs/sources_1/new/LUT.vhd:5' bound to instance 'LUT1' of component 'LUT' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/new/FM_Mod_Mult.vhd:105]
INFO: [Synth 8-638] synthesizing module 'LUT' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/LUT/LUT.srcs/sources_1/new/LUT.vhd:17]
	Parameter n bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'M' is read in the process but is not in the sensitivity list [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/LUT/LUT.srcs/sources_1/new/LUT.vhd:23]
WARNING: [Synth 8-614] signal 'Y' is read in the process but is not in the sensitivity list [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/LUT/LUT.srcs/sources_1/new/LUT.vhd:23]
WARNING: [Synth 8-614] signal 'MY' is read in the process but is not in the sensitivity list [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/LUT/LUT.srcs/sources_1/new/LUT.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'LUT' (1#1) [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/LUT/LUT.srcs/sources_1/new/LUT.vhd:17]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'r_shift_reg' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/r_shift_reg/r_shift_reg.srcs/sources_1/new/r_shift_reg.vhd:5' bound to instance 'C_SHREG' of component 'r_shift_reg' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/new/FM_Mod_Mult.vhd:118]
INFO: [Synth 8-638] synthesizing module 'r_shift_reg' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/r_shift_reg/r_shift_reg.srcs/sources_1/new/r_shift_reg.vhd:15]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'r_shift_reg' (2#1) [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/r_shift_reg/r_shift_reg.srcs/sources_1/new/r_shift_reg.vhd:15]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'r_shift_reg' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/r_shift_reg/r_shift_reg.srcs/sources_1/new/r_shift_reg.vhd:5' bound to instance 'S_SHREG' of component 'r_shift_reg' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/new/FM_Mod_Mult.vhd:129]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'CSA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/carry_save_adder/carry_save_adder.srcs/sources_1/new/CSA.vhd:6' bound to instance 'CSA1' of component 'CSA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/new/FM_Mod_Mult.vhd:139]
INFO: [Synth 8-638] synthesizing module 'CSA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/carry_save_adder/carry_save_adder.srcs/sources_1/new/CSA.vhd:15]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CSA' (3#1) [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/carry_save_adder/carry_save_adder.srcs/sources_1/new/CSA.vhd:15]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'mod_mult' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/mod_mult_loop_cont/mod_mult_loop_cont.srcs/sources_1/new/mod_mult.vhd:34' bound to instance 'Loop_cont' of component 'mod_mult' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/new/FM_Mod_Mult.vhd:149]
INFO: [Synth 8-638] synthesizing module 'mod_mult' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/mod_mult_loop_cont/mod_mult_loop_cont.srcs/sources_1/new/mod_mult.vhd:47]
	Parameter N bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 'i_reg' is read in the process but is not in the sensitivity list [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/mod_mult_loop_cont/mod_mult_loop_cont.srcs/sources_1/new/mod_mult.vhd:71]
WARNING: [Synth 8-614] signal 'i' is read in the process but is not in the sensitivity list [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/mod_mult_loop_cont/mod_mult_loop_cont.srcs/sources_1/new/mod_mult.vhd:71]
WARNING: [Synth 8-614] signal 'X' is read in the process but is not in the sensitivity list [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/mod_mult_loop_cont/mod_mult_loop_cont.srcs/sources_1/new/mod_mult.vhd:71]
WARNING: [Synth 8-614] signal 'rdy' is read in the process but is not in the sensitivity list [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/mod_mult_loop_cont/mod_mult_loop_cont.srcs/sources_1/new/mod_mult.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'mod_mult' (4#1) [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/mod_mult_loop_cont/mod_mult_loop_cont.srcs/sources_1/new/mod_mult.vhd:47]
	Parameter word_length bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258_top.vhd:4' bound to instance 'CLA1' of component 'CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/new/FM_Mod_Mult.vhd:161]
INFO: [Synth 8-638] synthesizing module 'CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258_top.vhd:18]
	Parameter word_length bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'CLA_258' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258.vhd:13' bound to instance 'CLA_adder' of component 'CLA_258' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258_top.vhd:34]
INFO: [Synth 8-638] synthesizing module 'CLA_258' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'CLA_258' (5#1) [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258.vhd:22]
INFO: [Synth 8-3491] module 'CLA_258' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258.vhd:13' bound to instance 'CLA_adder' of component 'CLA_258' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258_top.vhd:34]
INFO: [Synth 8-3491] module 'CLA_258' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258.vhd:13' bound to instance 'CLA_adder' of component 'CLA_258' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258_top.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CLA' (6#1) [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/CLA_258/CLA_258.srcs/sources_1/new/CLA_258_top.vhd:18]
	Parameter word_length bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'CLS' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/new/CLS.vhd:4' bound to instance 'CLS1' of component 'CLS' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/new/FM_Mod_Mult.vhd:169]
INFO: [Synth 8-638] synthesizing module 'CLS' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/new/CLS.vhd:18]
	Parameter word_length bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'four_bit_CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:34' bound to instance 'CLS_sub' of component 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/new/CLS.vhd:34]
INFO: [Synth 8-638] synthesizing module 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'four_bit_CLA' (7#1) [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:43]
INFO: [Synth 8-3491] module 'four_bit_CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:34' bound to instance 'CLS_sub' of component 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/new/CLS.vhd:34]
INFO: [Synth 8-3491] module 'four_bit_CLA' declared at '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/Design_of_Digital_Systems1_RSA/carry_lookahead_sub/carry_lookahead_adder.srcs/sources_1/new/4bit_CLA.vhd:34' bound to instance 'CLS_sub' of component 'four_bit_CLA' [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/new/CLS.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CLS' (8#1) [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/imports/new/CLS.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'FM_Mod_Mult' (9#1) [/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.srcs/sources_1/new/FM_Mod_Mult.vhd:17]
WARNING: [Synth 8-3331] design r_shift_reg has unconnected port data[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.633 ; gain = 129.488 ; free physical = 762 ; free virtual = 11059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.633 ; gain = 129.488 ; free physical = 764 ; free virtual = 11061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1327.637 ; gain = 137.492 ; free physical = 764 ; free virtual = 11061
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'pr_state_reg' in module 'mod_mult'
INFO: [Synth 8-5544] ROM "dv" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nx_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                     add |                               01 |                               01
                  finish |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pr_state_reg' using encoding 'sequential' in module 'mod_mult'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1335.645 ; gain = 145.500 ; free physical = 750 ; free virtual = 11047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   3 Input     17 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 9     
	   3 Input      6 Bit         XORs := 3     
	   2 Input      5 Bit         XORs := 3     
+---Registers : 
	               17 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FM_Mod_Mult 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module LUT 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     17 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
Module r_shift_reg 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CSA 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     17 Bit         XORs := 1     
Module mod_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module CLA_258 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
Module four_bit_CLA 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      6 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 1     
	   2 Input      5 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\S_SHREG/d_out_reg[16] )
WARNING: [Synth 8-3332] Sequential element (C_SHREG/d_out_reg[16]) is unused and will be removed from module FM_Mod_Mult.
WARNING: [Synth 8-3332] Sequential element (S_SHREG/d_out_reg[16]) is unused and will be removed from module FM_Mod_Mult.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.660 ; gain = 319.516 ; free physical = 551 ; free virtual = 10854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1509.660 ; gain = 319.516 ; free physical = 549 ; free virtual = 10852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.660 ; gain = 319.516 ; free physical = 546 ; free virtual = 10850
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.660 ; gain = 319.516 ; free physical = 529 ; free virtual = 10832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.660 ; gain = 319.516 ; free physical = 529 ; free virtual = 10832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.660 ; gain = 319.516 ; free physical = 529 ; free virtual = 10832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.660 ; gain = 319.516 ; free physical = 529 ; free virtual = 10832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.660 ; gain = 319.516 ; free physical = 529 ; free virtual = 10832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.660 ; gain = 319.516 ; free physical = 529 ; free virtual = 10832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT2   |    14|
|4     |LUT3   |    39|
|5     |LUT4   |    15|
|6     |LUT5   |    29|
|7     |LUT6   |    70|
|8     |FDCE   |    38|
|9     |FDRE   |     2|
|10    |IBUF   |    68|
|11    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+------------+--------------+------+
|      |Instance    |Module        |Cells |
+------+------------+--------------+------+
|1     |top         |              |   296|
|2     |  C_SHREG   |r_shift_reg   |    87|
|3     |  Loop_cont |mod_mult      |    36|
|4     |  S_SHREG   |r_shift_reg_0 |    87|
+------+------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.660 ; gain = 319.516 ; free physical = 529 ; free virtual = 10832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.660 ; gain = 319.516 ; free physical = 532 ; free virtual = 10835
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1509.668 ; gain = 319.516 ; free physical = 532 ; free virtual = 10835
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1615.688 ; gain = 437.133 ; free physical = 530 ; free virtual = 10833
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/gabor7669/Desktop/DoDS1/Design_of_Digital_Systems1_RSA/FM_Mod_Mult/FM_Mod_Mult.runs/synth_1/FM_Mod_Mult.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FM_Mod_Mult_utilization_synth.rpt -pb FM_Mod_Mult_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1639.699 ; gain = 0.000 ; free physical = 532 ; free virtual = 10835
INFO: [Common 17-206] Exiting Vivado at Sun Oct 21 20:07:46 2018...
