Loading memory file: output/rv32_halt.hex
Using writeback output file: output/rv32_halt.wb
Using pipeline output file: output/rv32_halt.ppln
@@
@@
@@                     0  Asserting System reset......
@@
@@                   100 : System STILL at reset, can't show anything
@@
@@
@@                   200 : System STILL at reset, can't show anything
@@
@@
@@                   300 : System STILL at reset, can't show anything
@@
@@                   360  Deasserting System reset......
@@
@@
@@@ Unified Memory contents hex on left, decimal on right: 
@@@
@@@ mem[    0] = 0000000010500073 : 273678451
@@@
@@@
@@                   820 : System halted
@@
@@@ System halted on WFI instruction
@@@
@@
@@  5 cycles / 0 instrs = inf CPI
@@
@@  40.00 ns total time to execute
@@

- testbench/testbench.sv:301: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.026 2024-06-15
- Verilator: $finish at 185ns; walltime 0.002 s; speed 0.000 s/s
- Verilator: cpu 0.000 s on 1 threads; alloced 121 MB
