--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Programs\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2024 paths analyzed, 779 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.892ns.
--------------------------------------------------------------------------------
Slack:                  12.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.420ns (Levels of Logic = 2)
  Clock Path Skew:      0.563ns (1.180 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X10Y31.B3      net (fanout=22)       1.857   M_state_q_FSM_FFd3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X10Y11.D4      net (fanout=15)       3.449   Mmux_M_reg_led_d101
    SLICE_X10Y11.D       Tilo                  0.235   M_reg_led_d[10]
                                                       Mmux_M_reg_led_d21
    OLOGIC_X6Y0.D1       net (fanout=1)        1.036   M_reg_led_d[10]
    OLOGIC_X6Y0.CLK0     Todck                 1.178   M_reg_led_q[10]
                                                       M_reg_led_q_10
    -------------------------------------------------  ---------------------------
    Total                                      8.420ns (2.078ns logic, 6.342ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  12.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.347ns (Levels of Logic = 2)
  Clock Path Skew:      0.563ns (1.180 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y31.B6      net (fanout=24)       1.784   M_state_q_FSM_FFd2
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X10Y11.D4      net (fanout=15)       3.449   Mmux_M_reg_led_d101
    SLICE_X10Y11.D       Tilo                  0.235   M_reg_led_d[10]
                                                       Mmux_M_reg_led_d21
    OLOGIC_X6Y0.D1       net (fanout=1)        1.036   M_reg_led_d[10]
    OLOGIC_X6Y0.CLK0     Todck                 1.178   M_reg_led_q[10]
                                                       M_reg_led_q_10
    -------------------------------------------------  ---------------------------
    Total                                      8.347ns (2.078ns logic, 6.269ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  12.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.808ns (Levels of Logic = 2)
  Clock Path Skew:      0.529ns (1.239 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X10Y31.B3      net (fanout=22)       1.857   M_state_q_FSM_FFd3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X12Y51.A1      net (fanout=15)       2.634   Mmux_M_reg_led_d101
    SLICE_X12Y51.A       Tilo                  0.254   M_reg_led_d[8]
                                                       Mmux_M_reg_led_d151
    OLOGIC_X7Y63.D1      net (fanout=1)        1.220   M_reg_led_d[8]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   M_reg_led_q[8]
                                                       M_reg_led_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.808ns (2.097ns logic, 5.711ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  12.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_3 (FF)
  Destination:          M_reg_led_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.813ns (Levels of Logic = 2)
  Clock Path Skew:      0.568ns (1.180 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_3 to M_reg_led_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B4      net (fanout=3)        1.250   M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X10Y11.D4      net (fanout=15)       3.449   Mmux_M_reg_led_d101
    SLICE_X10Y11.D       Tilo                  0.235   M_reg_led_d[10]
                                                       Mmux_M_reg_led_d21
    OLOGIC_X6Y0.D1       net (fanout=1)        1.036   M_reg_led_d[10]
    OLOGIC_X6Y0.CLK0     Todck                 1.178   M_reg_led_q[10]
                                                       M_reg_led_q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.813ns (2.078ns logic, 5.735ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  12.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.735ns (Levels of Logic = 2)
  Clock Path Skew:      0.529ns (1.239 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y31.B6      net (fanout=24)       1.784   M_state_q_FSM_FFd2
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X12Y51.A1      net (fanout=15)       2.634   Mmux_M_reg_led_d101
    SLICE_X12Y51.A       Tilo                  0.254   M_reg_led_d[8]
                                                       Mmux_M_reg_led_d151
    OLOGIC_X7Y63.D1      net (fanout=1)        1.220   M_reg_led_d[8]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   M_reg_led_q[8]
                                                       M_reg_led_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.735ns (2.097ns logic, 5.638ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  12.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.652ns (Levels of Logic = 2)
  Clock Path Skew:      0.579ns (1.196 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X10Y31.B3      net (fanout=22)       1.857   M_state_q_FSM_FFd3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X3Y9.D3        net (fanout=15)       2.499   Mmux_M_reg_led_d101
    SLICE_X3Y9.D         Tilo                  0.259   M_reg_led_d[11]
                                                       Mmux_M_reg_led_d31
    OLOGIC_X1Y0.D1       net (fanout=1)        1.194   M_reg_led_d[11]
    OLOGIC_X1Y0.CLK0     Todck                 1.178   M_reg_led_q[11]
                                                       M_reg_led_q_11
    -------------------------------------------------  ---------------------------
    Total                                      7.652ns (2.102ns logic, 5.550ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  12.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.596ns (Levels of Logic = 2)
  Clock Path Skew:      0.579ns (1.196 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X10Y31.B3      net (fanout=22)       1.857   M_state_q_FSM_FFd3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X3Y10.D1       net (fanout=15)       2.601   Mmux_M_reg_led_d101
    SLICE_X3Y10.D        Tilo                  0.259   M_reg_led_d[1]
                                                       Mmux_M_reg_led_d81
    OLOGIC_X1Y1.D1       net (fanout=1)        1.036   M_reg_led_d[1]
    OLOGIC_X1Y1.CLK0     Todck                 1.178   M_reg_led_q[1]
                                                       M_reg_led_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.596ns (2.102ns logic, 5.494ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  12.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 2)
  Clock Path Skew:      0.579ns (1.196 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y31.B6      net (fanout=24)       1.784   M_state_q_FSM_FFd2
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X3Y9.D3        net (fanout=15)       2.499   Mmux_M_reg_led_d101
    SLICE_X3Y9.D         Tilo                  0.259   M_reg_led_d[11]
                                                       Mmux_M_reg_led_d31
    OLOGIC_X1Y0.D1       net (fanout=1)        1.194   M_reg_led_d[11]
    OLOGIC_X1Y0.CLK0     Todck                 1.178   M_reg_led_q[11]
                                                       M_reg_led_q_11
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (2.102ns logic, 5.477ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.523ns (Levels of Logic = 2)
  Clock Path Skew:      0.579ns (1.196 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y31.B6      net (fanout=24)       1.784   M_state_q_FSM_FFd2
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X3Y10.D1       net (fanout=15)       2.601   Mmux_M_reg_led_d101
    SLICE_X3Y10.D        Tilo                  0.259   M_reg_led_d[1]
                                                       Mmux_M_reg_led_d81
    OLOGIC_X1Y1.D1       net (fanout=1)        1.036   M_reg_led_d[1]
    OLOGIC_X1Y1.CLK0     Todck                 1.178   M_reg_led_q[1]
                                                       M_reg_led_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.523ns (2.102ns logic, 5.421ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.494ns (Levels of Logic = 2)
  Clock Path Skew:      0.578ns (1.195 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X10Y31.B3      net (fanout=22)       1.857   M_state_q_FSM_FFd3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X2Y9.A2        net (fanout=15)       2.604   Mmux_M_reg_led_d101
    SLICE_X2Y9.A         Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d91
    OLOGIC_X0Y5.D1       net (fanout=1)        0.955   M_reg_led_d[2]
    OLOGIC_X0Y5.CLK0     Todck                 1.178   M_reg_led_q[2]
                                                       M_reg_led_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.494ns (2.078ns logic, 5.416ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  13.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.421ns (Levels of Logic = 2)
  Clock Path Skew:      0.529ns (1.239 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X10Y31.B3      net (fanout=22)       1.857   M_state_q_FSM_FFd3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X11Y30.D2      net (fanout=15)       0.729   Mmux_M_reg_led_d101
    SLICE_X11Y30.D       Tilo                  0.259   M_reg_led_d[9]
                                                       Mmux_M_reg_led_d161
    OLOGIC_X7Y61.D1      net (fanout=1)        2.733   M_reg_led_d[9]
    OLOGIC_X7Y61.CLK0    Todck                 1.178   M_reg_led_q[9]
                                                       M_reg_led_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.421ns (2.102ns logic, 5.319ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  13.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.421ns (Levels of Logic = 2)
  Clock Path Skew:      0.578ns (1.195 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y31.B6      net (fanout=24)       1.784   M_state_q_FSM_FFd2
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X2Y9.A2        net (fanout=15)       2.604   Mmux_M_reg_led_d101
    SLICE_X2Y9.A         Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d91
    OLOGIC_X0Y5.D1       net (fanout=1)        0.955   M_reg_led_d[2]
    OLOGIC_X0Y5.CLK0     Todck                 1.178   M_reg_led_q[2]
                                                       M_reg_led_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.421ns (2.078ns logic, 5.343ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  13.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.348ns (Levels of Logic = 2)
  Clock Path Skew:      0.529ns (1.239 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y31.B6      net (fanout=24)       1.784   M_state_q_FSM_FFd2
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X11Y30.D2      net (fanout=15)       0.729   Mmux_M_reg_led_d101
    SLICE_X11Y30.D       Tilo                  0.259   M_reg_led_d[9]
                                                       Mmux_M_reg_led_d161
    OLOGIC_X7Y61.D1      net (fanout=1)        2.733   M_reg_led_d[9]
    OLOGIC_X7Y61.CLK0    Todck                 1.178   M_reg_led_q[9]
                                                       M_reg_led_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.348ns (2.102ns logic, 5.246ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  13.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_2 (FF)
  Destination:          M_alu_answer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.219ns (Levels of Logic = 2)
  Clock Path Skew:      0.528ns (1.238 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_2 to M_alu_answer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.BQ      Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    SLICE_X14Y26.D2      net (fanout=5)        1.497   M_state_q_FSM_FFd2_2
    SLICE_X14Y26.D       Tilo                  0.235   M_current_pos_q[3]
                                                       alu/adder/Mmux_answer1_rs_lut<0>
    SLICE_X14Y27.A4      net (fanout=1)        0.676   alu/adder/Mmux_answer1_rs_lut[0]
    SLICE_X14Y27.AMUX    Topaa                 0.449   alu/adder/Mmux_answer1_rs_cy[3]
                                                       alu/adder/Mmux_answer1_rs_lut[0]_rt
                                                       alu/adder/Mmux_answer1_rs_cy<3>
    OLOGIC_X12Y46.D1     net (fanout=2)        2.659   M_alu_answer[0]
    OLOGIC_X12Y46.CLK0   Todck                 1.178   M_alu_answer_q[0]
                                                       M_alu_answer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.219ns (2.387ns logic, 4.832ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  13.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.266ns (Levels of Logic = 2)
  Clock Path Skew:      0.578ns (1.195 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X10Y31.B3      net (fanout=22)       1.857   M_state_q_FSM_FFd3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X3Y9.B6        net (fanout=15)       2.251   Mmux_M_reg_led_d101
    SLICE_X3Y9.B         Tilo                  0.259   M_reg_led_d[11]
                                                       Mmux_M_reg_led_d41
    OLOGIC_X0Y4.D1       net (fanout=1)        1.056   M_reg_led_d[12]
    OLOGIC_X0Y4.CLK0     Todck                 1.178   M_reg_led_q[12]
                                                       M_reg_led_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.266ns (2.102ns logic, 5.164ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  13.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_3 (FF)
  Destination:          M_reg_led_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.201ns (Levels of Logic = 2)
  Clock Path Skew:      0.534ns (1.239 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_3 to M_reg_led_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B4      net (fanout=3)        1.250   M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X12Y51.A1      net (fanout=15)       2.634   Mmux_M_reg_led_d101
    SLICE_X12Y51.A       Tilo                  0.254   M_reg_led_d[8]
                                                       Mmux_M_reg_led_d151
    OLOGIC_X7Y63.D1      net (fanout=1)        1.220   M_reg_led_d[8]
    OLOGIC_X7Y63.CLK0    Todck                 1.178   M_reg_led_q[8]
                                                       M_reg_led_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.201ns (2.097ns logic, 5.104ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  13.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.193ns (Levels of Logic = 2)
  Clock Path Skew:      0.578ns (1.195 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y31.B6      net (fanout=24)       1.784   M_state_q_FSM_FFd2
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X3Y9.B6        net (fanout=15)       2.251   Mmux_M_reg_led_d101
    SLICE_X3Y9.B         Tilo                  0.259   M_reg_led_d[11]
                                                       Mmux_M_reg_led_d41
    OLOGIC_X0Y4.D1       net (fanout=1)        1.056   M_reg_led_d[12]
    OLOGIC_X0Y4.CLK0     Todck                 1.178   M_reg_led_q[12]
                                                       M_reg_led_q_12
    -------------------------------------------------  ---------------------------
    Total                                      7.193ns (2.102ns logic, 5.091ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  13.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2_2 (FF)
  Destination:          M_alu_answer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.142ns (Levels of Logic = 2)
  Clock Path Skew:      0.528ns (1.238 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2_2 to M_alu_answer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y21.BQ      Tcko                  0.525   M_state_q_FSM_FFd2_2
                                                       M_state_q_FSM_FFd2_2
    SLICE_X14Y26.D2      net (fanout=5)        1.497   M_state_q_FSM_FFd2_2
    SLICE_X14Y26.D       Tilo                  0.235   M_current_pos_q[3]
                                                       alu/adder/Mmux_answer1_rs_lut<0>
    SLICE_X14Y27.A4      net (fanout=1)        0.676   alu/adder/Mmux_answer1_rs_lut[0]
    SLICE_X14Y27.BMUX    Topab                 0.519   alu/adder/Mmux_answer1_rs_cy[3]
                                                       alu/adder/Mmux_answer1_rs_lut[0]_rt
                                                       alu/adder/Mmux_answer1_rs_cy<3>
    OLOGIC_X12Y47.D1     net (fanout=2)        2.512   M_alu_answer[1]
    OLOGIC_X12Y47.CLK0   Todck                 1.178   M_alu_answer_q[1]
                                                       M_alu_answer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.142ns (2.457ns logic, 4.685ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  13.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_alu_answer_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.041ns (Levels of Logic = 2)
  Clock Path Skew:      0.531ns (1.238 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_alu_answer_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.BQ      Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X14Y26.D1      net (fanout=5)        1.319   M_state_q_FSM_FFd3_2
    SLICE_X14Y26.D       Tilo                  0.235   M_current_pos_q[3]
                                                       alu/adder/Mmux_answer1_rs_lut<0>
    SLICE_X14Y27.A4      net (fanout=1)        0.676   alu/adder/Mmux_answer1_rs_lut[0]
    SLICE_X14Y27.AMUX    Topaa                 0.449   alu/adder/Mmux_answer1_rs_cy[3]
                                                       alu/adder/Mmux_answer1_rs_lut[0]_rt
                                                       alu/adder/Mmux_answer1_rs_cy<3>
    OLOGIC_X12Y46.D1     net (fanout=2)        2.659   M_alu_answer[0]
    OLOGIC_X12Y46.CLK0   Todck                 1.178   M_alu_answer_q[0]
                                                       M_alu_answer_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.041ns (2.387ns logic, 4.654ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  13.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 2)
  Clock Path Skew:      0.576ns (1.193 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X10Y31.B3      net (fanout=22)       1.857   M_state_q_FSM_FFd3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X3Y9.A6        net (fanout=15)       2.251   Mmux_M_reg_led_d101
    SLICE_X3Y9.A         Tilo                  0.259   M_reg_led_d[11]
                                                       Mmux_M_reg_led_d51
    OLOGIC_X0Y6.D1       net (fanout=1)        0.859   M_reg_led_d[13]
    OLOGIC_X0Y6.CLK0     Todck                 1.178   M_reg_led_q[13]
                                                       M_reg_led_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (2.102ns logic, 4.967ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  13.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_3 (FF)
  Destination:          M_reg_led_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.045ns (Levels of Logic = 2)
  Clock Path Skew:      0.584ns (1.196 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_3 to M_reg_led_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B4      net (fanout=3)        1.250   M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X3Y9.D3        net (fanout=15)       2.499   Mmux_M_reg_led_d101
    SLICE_X3Y9.D         Tilo                  0.259   M_reg_led_d[11]
                                                       Mmux_M_reg_led_d31
    OLOGIC_X1Y0.D1       net (fanout=1)        1.194   M_reg_led_d[11]
    OLOGIC_X1Y0.CLK0     Todck                 1.178   M_reg_led_q[11]
                                                       M_reg_led_q_11
    -------------------------------------------------  ---------------------------
    Total                                      7.045ns (2.102ns logic, 4.943ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  13.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_2 (FF)
  Destination:          M_alu_answer_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.964ns (Levels of Logic = 2)
  Clock Path Skew:      0.531ns (1.238 - 0.707)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_2 to M_alu_answer_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y22.BQ      Tcko                  0.525   M_state_q_FSM_FFd3_2
                                                       M_state_q_FSM_FFd3_2
    SLICE_X14Y26.D1      net (fanout=5)        1.319   M_state_q_FSM_FFd3_2
    SLICE_X14Y26.D       Tilo                  0.235   M_current_pos_q[3]
                                                       alu/adder/Mmux_answer1_rs_lut<0>
    SLICE_X14Y27.A4      net (fanout=1)        0.676   alu/adder/Mmux_answer1_rs_lut[0]
    SLICE_X14Y27.BMUX    Topab                 0.519   alu/adder/Mmux_answer1_rs_cy[3]
                                                       alu/adder/Mmux_answer1_rs_lut[0]_rt
                                                       alu/adder/Mmux_answer1_rs_cy<3>
    OLOGIC_X12Y47.D1     net (fanout=2)        2.512   M_alu_answer[1]
    OLOGIC_X12Y47.CLK0   Todck                 1.178   M_alu_answer_q[1]
                                                       M_alu_answer_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.964ns (2.457ns logic, 4.507ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  13.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.987ns (Levels of Logic = 2)
  Clock Path Skew:      0.558ns (1.268 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X10Y31.B3      net (fanout=22)       1.857   M_state_q_FSM_FFd3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X11Y51.A1      net (fanout=15)       1.982   Mmux_M_reg_led_d101
    SLICE_X11Y51.A       Tilo                  0.259   M_reg_led_d[15]
                                                       Mmux_M_reg_led_d141
    OLOGIC_X6Y61.D1      net (fanout=1)        1.046   M_reg_led_d[7]
    OLOGIC_X6Y61.CLK0    Todck                 1.178   M_reg_led_q[7]
                                                       M_reg_led_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.987ns (2.102ns logic, 4.885ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  13.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.996ns (Levels of Logic = 2)
  Clock Path Skew:      0.576ns (1.193 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y31.B6      net (fanout=24)       1.784   M_state_q_FSM_FFd2
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X3Y9.A6        net (fanout=15)       2.251   Mmux_M_reg_led_d101
    SLICE_X3Y9.A         Tilo                  0.259   M_reg_led_d[11]
                                                       Mmux_M_reg_led_d51
    OLOGIC_X0Y6.D1       net (fanout=1)        0.859   M_reg_led_d[13]
    OLOGIC_X0Y6.CLK0     Todck                 1.178   M_reg_led_q[13]
                                                       M_reg_led_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.996ns (2.102ns logic, 4.894ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  13.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_3 (FF)
  Destination:          M_reg_led_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.989ns (Levels of Logic = 2)
  Clock Path Skew:      0.584ns (1.196 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_3 to M_reg_led_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B4      net (fanout=3)        1.250   M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X3Y10.D1       net (fanout=15)       2.601   Mmux_M_reg_led_d101
    SLICE_X3Y10.D        Tilo                  0.259   M_reg_led_d[1]
                                                       Mmux_M_reg_led_d81
    OLOGIC_X1Y1.D1       net (fanout=1)        1.036   M_reg_led_d[1]
    OLOGIC_X1Y1.CLK0     Todck                 1.178   M_reg_led_q[1]
                                                       M_reg_led_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.989ns (2.102ns logic, 4.887ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  13.609ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.914ns (Levels of Logic = 2)
  Clock Path Skew:      0.558ns (1.268 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y31.B6      net (fanout=24)       1.784   M_state_q_FSM_FFd2
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X11Y51.A1      net (fanout=15)       1.982   Mmux_M_reg_led_d101
    SLICE_X11Y51.A       Tilo                  0.259   M_reg_led_d[15]
                                                       Mmux_M_reg_led_d141
    OLOGIC_X6Y61.D1      net (fanout=1)        1.046   M_reg_led_d[7]
    OLOGIC_X6Y61.CLK0    Todck                 1.178   M_reg_led_q[7]
                                                       M_reg_led_q_7
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (2.102ns logic, 4.812ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  13.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3 (FF)
  Destination:          M_reg_led_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.912ns (Levels of Logic = 2)
  Clock Path Skew:      0.558ns (1.268 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3 to M_reg_led_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.CQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3
    SLICE_X10Y31.B3      net (fanout=22)       1.857   M_state_q_FSM_FFd3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X11Y51.D4      net (fanout=15)       1.733   Mmux_M_reg_led_d101
    SLICE_X11Y51.D       Tilo                  0.259   M_reg_led_d[15]
                                                       Mmux_M_reg_led_d71
    OLOGIC_X6Y62.D1      net (fanout=1)        1.220   M_reg_led_d[15]
    OLOGIC_X6Y62.CLK0    Todck                 1.178   M_reg_led_q[15]
                                                       M_reg_led_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.912ns (2.102ns logic, 4.810ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  13.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_3 (FF)
  Destination:          M_reg_led_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.887ns (Levels of Logic = 2)
  Clock Path Skew:      0.583ns (1.195 - 0.612)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_3 to M_reg_led_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B4      net (fanout=3)        1.250   M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X2Y9.A2        net (fanout=15)       2.604   Mmux_M_reg_led_d101
    SLICE_X2Y9.A         Tilo                  0.235   M_reg_led_d[2]
                                                       Mmux_M_reg_led_d91
    OLOGIC_X0Y5.D1       net (fanout=1)        0.955   M_reg_led_d[2]
    OLOGIC_X0Y5.CLK0     Todck                 1.178   M_reg_led_q[2]
                                                       M_reg_led_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.887ns (2.078ns logic, 4.809ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  13.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd2 (FF)
  Destination:          M_reg_led_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.839ns (Levels of Logic = 2)
  Clock Path Skew:      0.558ns (1.268 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd2 to M_reg_led_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y21.BQ      Tcko                  0.430   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2
    SLICE_X10Y31.B6      net (fanout=24)       1.784   M_state_q_FSM_FFd2
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X11Y51.D4      net (fanout=15)       1.733   Mmux_M_reg_led_d101
    SLICE_X11Y51.D       Tilo                  0.259   M_reg_led_d[15]
                                                       Mmux_M_reg_led_d71
    OLOGIC_X6Y62.D1      net (fanout=1)        1.220   M_reg_led_d[15]
    OLOGIC_X6Y62.CLK0    Todck                 1.178   M_reg_led_q[15]
                                                       M_reg_led_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.839ns (2.102ns logic, 4.737ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  13.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_3 (FF)
  Destination:          M_reg_led_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 2)
  Clock Path Skew:      0.534ns (1.239 - 0.705)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_3 to M_reg_led_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.CQ      Tcko                  0.430   M_state_q_FSM_FFd1_3
                                                       M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B4      net (fanout=3)        1.250   M_state_q_FSM_FFd1_3
    SLICE_X10Y31.B       Tilo                  0.235   _n0298_inv
                                                       Mmux_M_reg_led_d1011
    SLICE_X11Y30.D2      net (fanout=15)       0.729   Mmux_M_reg_led_d101
    SLICE_X11Y30.D       Tilo                  0.259   M_reg_led_d[9]
                                                       Mmux_M_reg_led_d161
    OLOGIC_X7Y61.D1      net (fanout=1)        2.733   M_reg_led_d[9]
    OLOGIC_X7Y61.CLK0    Todck                 1.178   M_reg_led_q[9]
                                                       M_reg_led_q_9
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (2.102ns logic, 4.712ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[0]/CLK0
  Logical resource: M_reg_led_q_0/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[1]/CLK0
  Logical resource: M_reg_led_q_1/CK0
  Location pin: OLOGIC_X1Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[2]/CLK0
  Logical resource: M_reg_led_q_2/CK0
  Location pin: OLOGIC_X0Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[3]/CLK0
  Logical resource: M_reg_led_q_3/CK0
  Location pin: OLOGIC_X6Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[4]/CLK0
  Logical resource: M_reg_led_q_4/CK0
  Location pin: OLOGIC_X0Y19.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[5]/CLK0
  Logical resource: M_reg_led_q_5/CK0
  Location pin: OLOGIC_X0Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[6]/CLK0
  Logical resource: M_reg_led_q_6/CK0
  Location pin: OLOGIC_X6Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[7]/CLK0
  Logical resource: M_reg_led_q_7/CK0
  Location pin: OLOGIC_X6Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[8]/CLK0
  Logical resource: M_reg_led_q_8/CK0
  Location pin: OLOGIC_X7Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[9]/CLK0
  Logical resource: M_reg_led_q_9/CK0
  Location pin: OLOGIC_X7Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[10]/CLK0
  Logical resource: M_reg_led_q_10/CK0
  Location pin: OLOGIC_X6Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[11]/CLK0
  Logical resource: M_reg_led_q_11/CK0
  Location pin: OLOGIC_X1Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[12]/CLK0
  Logical resource: M_reg_led_q_12/CK0
  Location pin: OLOGIC_X0Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[13]/CLK0
  Logical resource: M_reg_led_q_13/CK0
  Location pin: OLOGIC_X0Y6.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[14]/CLK0
  Logical resource: M_reg_led_q_14/CK0
  Location pin: OLOGIC_X0Y18.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_reg_led_q[15]/CLK0
  Logical resource: M_reg_led_q_15/CK0
  Location pin: OLOGIC_X6Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_alu_answer_q[0]/CLK0
  Logical resource: M_alu_answer_q_0/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_alu_answer_q[1]/CLK0
  Logical resource: M_alu_answer_q_1/CK0
  Location pin: OLOGIC_X12Y47.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_alu_answer_q[2]/CLK0
  Logical resource: M_alu_answer_q_2/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_alu_answer_q[3]/CLK0
  Logical resource: M_alu_answer_q_3/CK0
  Location pin: OLOGIC_X12Y35.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_alu_answer_q[4]/CLK0
  Logical resource: M_alu_answer_q_4/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_4/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_5/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_6/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_7/CK
  Location pin: SLICE_X12Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.892|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2024 paths, 0 nets, and 810 connections

Design statistics:
   Minimum period:   7.892ns{1}   (Maximum frequency: 126.711MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Nov 16 17:49:51 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4551 MB



