

================================================================
== Vitis HLS Report for 'leading_zero_count'
================================================================
* Date:           Sat Mar 16 03:59:46 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        BOB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.540 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      50|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        2|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|      14|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|       2|      64|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |LUT_array_i_U  |LUT_array_i_ROM_AUTO_1R  |        2|  0|   0|    0|   256|    4|     1|         1024|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                         |        2|  0|   0|    0|   256|    4|     1|         1024|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |LUTS16_1_fu_235_p2         |         +|   0|  0|  12|           5|           5|
    |LUTS16_fu_195_p2           |         +|   0|  0|  12|           5|           5|
    |ap_return                  |         +|   0|  0|  13|           6|           6|
    |intermediate4_1_fu_221_p2  |       and|   0|  0|   4|           4|           4|
    |intermediate4_fu_181_p2    |       and|   0|  0|   4|           4|           4|
    |intermediate5_fu_263_p2    |       and|   0|  0|   5|           5|           5|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  50|          29|          29|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  14|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  leading_zero_count|  return value|
|ap_return  |  out|    6|  ap_ctrl_hs|  leading_zero_count|  return value|
|input_r    |   in|   32|     ap_none|             input_r|        scalar|
+-----------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%input_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r" [div.cpp:119]   --->   Operation 3 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%input = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_r_read, i32 24, i32 31" [div.cpp:159]   --->   Operation 4 'partselect' 'input' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln452 = zext i8 %input" [div.cpp:452->div.cpp:159]   --->   Operation 5 'zext' 'zext_ln452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%LUT_array_i_addr = getelementptr i4 %LUT_array_i, i64 0, i64 %zext_ln452" [div.cpp:452->div.cpp:159]   --->   Operation 6 'getelementptr' 'LUT_array_i_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.09ns)   --->   "%LUTS8 = load i8 %LUT_array_i_addr" [div.cpp:159]   --->   Operation 7 'load' 'LUTS8' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_r_read, i32 16, i32 23" [div.cpp:159]   --->   Operation 8 'partselect' 'input_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln452_1 = zext i8 %input_1" [div.cpp:452->div.cpp:159]   --->   Operation 9 'zext' 'zext_ln452_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%LUT_array_i_addr_1 = getelementptr i4 %LUT_array_i, i64 0, i64 %zext_ln452_1" [div.cpp:452->div.cpp:159]   --->   Operation 10 'getelementptr' 'LUT_array_i_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (1.09ns)   --->   "%LUTS8_1 = load i8 %LUT_array_i_addr_1" [div.cpp:159]   --->   Operation 11 'load' 'LUTS8_1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %input_r_read, i32 8, i32 15" [div.cpp:159]   --->   Operation 12 'partselect' 'input_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln452_2 = zext i8 %input_2" [div.cpp:452->div.cpp:159]   --->   Operation 13 'zext' 'zext_ln452_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%LUT_array_i_addr_2 = getelementptr i4 %LUT_array_i, i64 0, i64 %zext_ln452_2" [div.cpp:452->div.cpp:159]   --->   Operation 14 'getelementptr' 'LUT_array_i_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.09ns)   --->   "%LUTS8_2 = load i8 %LUT_array_i_addr_2" [div.cpp:159]   --->   Operation 15 'load' 'LUTS8_2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_3 = trunc i32 %input_r_read" [div.cpp:159]   --->   Operation 16 'trunc' 'input_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln452_3 = zext i8 %input_3" [div.cpp:452->div.cpp:159]   --->   Operation 17 'zext' 'zext_ln452_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%LUT_array_i_addr_3 = getelementptr i4 %LUT_array_i, i64 0, i64 %zext_ln452_3" [div.cpp:452->div.cpp:159]   --->   Operation 18 'getelementptr' 'LUT_array_i_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.09ns)   --->   "%LUTS8_3 = load i8 %LUT_array_i_addr_3" [div.cpp:159]   --->   Operation 19 'load' 'LUTS8_3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 2.53>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 0"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln119 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [div.cpp:119]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.09ns)   --->   "%LUTS8 = load i8 %LUT_array_i_addr" [div.cpp:159]   --->   Operation 24 'load' 'LUTS8' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 25 [1/2] (1.09ns)   --->   "%LUTS8_1 = load i8 %LUT_array_i_addr_1" [div.cpp:159]   --->   Operation 25 'load' 'LUTS8_1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 26 [1/2] (1.09ns)   --->   "%LUTS8_2 = load i8 %LUT_array_i_addr_2" [div.cpp:159]   --->   Operation 26 'load' 'LUTS8_2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 27 [1/2] (1.09ns)   --->   "%LUTS8_3 = load i8 %LUT_array_i_addr_3" [div.cpp:159]   --->   Operation 27 'load' 'LUTS8_3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 256> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %LUTS8, i32 3" [div.cpp:170]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node LUTS16)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp, i1 %tmp, i1 %tmp, i1 %tmp" [div.cpp:170]   --->   Operation 29 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node LUTS16)   --->   "%intermediate4 = and i4 %LUTS8_1, i4 %tmp_2" [div.cpp:170]   --->   Operation 30 'and' 'intermediate4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node LUTS16)   --->   "%zext_ln171 = zext i4 %LUTS8" [div.cpp:171]   --->   Operation 31 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node LUTS16)   --->   "%zext_ln171_1 = zext i4 %intermediate4" [div.cpp:171]   --->   Operation 32 'zext' 'zext_ln171_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.72ns) (out node of the LUT)   --->   "%LUTS16 = add i5 %zext_ln171_1, i5 %zext_ln171" [div.cpp:171]   --->   Operation 33 'add' 'LUTS16' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %LUTS8_2, i32 3" [div.cpp:170]   --->   Operation 34 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node LUTS16_1)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1, i1 %tmp_1, i1 %tmp_1, i1 %tmp_1, i1 %tmp_1" [div.cpp:170]   --->   Operation 35 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node LUTS16_1)   --->   "%intermediate4_1 = and i4 %LUTS8_3, i4 %tmp_5" [div.cpp:170]   --->   Operation 36 'and' 'intermediate4_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node LUTS16_1)   --->   "%zext_ln171_2 = zext i4 %LUTS8_2" [div.cpp:171]   --->   Operation 37 'zext' 'zext_ln171_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node LUTS16_1)   --->   "%zext_ln171_3 = zext i4 %intermediate4_1" [div.cpp:171]   --->   Operation 38 'zext' 'zext_ln171_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.72ns) (out node of the LUT)   --->   "%LUTS16_1 = add i5 %zext_ln171_3, i5 %zext_ln171_2" [div.cpp:171]   --->   Operation 39 'add' 'LUTS16_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %LUTS16, i32 4" [div.cpp:175]   --->   Operation 40 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %tmp_3, i1 %tmp_3, i1 %tmp_3, i1 %tmp_3, i1 %tmp_3" [div.cpp:175]   --->   Operation 41 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%intermediate5 = and i5 %tmp_9, i5 %LUTS16_1" [div.cpp:175]   --->   Operation 42 'and' 'intermediate5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%zext_ln176 = zext i5 %LUTS16" [div.cpp:176]   --->   Operation 43 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln176)   --->   "%zext_ln176_1 = zext i5 %intermediate5" [div.cpp:176]   --->   Operation 44 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln176 = add i6 %zext_ln176_1, i6 %zext_ln176" [div.cpp:176]   --->   Operation 45 'add' 'add_ln176' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln176 = ret i6 %add_ln176" [div.cpp:176]   --->   Operation 46 'ret' 'ret_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ LUT_array_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_r_read        (read          ) [ 000]
input               (partselect    ) [ 000]
zext_ln452          (zext          ) [ 000]
LUT_array_i_addr    (getelementptr ) [ 001]
input_1             (partselect    ) [ 000]
zext_ln452_1        (zext          ) [ 000]
LUT_array_i_addr_1  (getelementptr ) [ 001]
input_2             (partselect    ) [ 000]
zext_ln452_2        (zext          ) [ 000]
LUT_array_i_addr_2  (getelementptr ) [ 001]
input_3             (trunc         ) [ 000]
zext_ln452_3        (zext          ) [ 000]
LUT_array_i_addr_3  (getelementptr ) [ 001]
specbitsmap_ln0     (specbitsmap   ) [ 000]
spectopmodule_ln119 (spectopmodule ) [ 000]
specbitsmap_ln0     (specbitsmap   ) [ 000]
specinterface_ln0   (specinterface ) [ 000]
LUTS8               (load          ) [ 000]
LUTS8_1             (load          ) [ 000]
LUTS8_2             (load          ) [ 000]
LUTS8_3             (load          ) [ 000]
tmp                 (bitselect     ) [ 000]
tmp_2               (bitconcatenate) [ 000]
intermediate4       (and           ) [ 000]
zext_ln171          (zext          ) [ 000]
zext_ln171_1        (zext          ) [ 000]
LUTS16              (add           ) [ 000]
tmp_1               (bitselect     ) [ 000]
tmp_5               (bitconcatenate) [ 000]
intermediate4_1     (and           ) [ 000]
zext_ln171_2        (zext          ) [ 000]
zext_ln171_3        (zext          ) [ 000]
LUTS16_1            (add           ) [ 000]
tmp_3               (bitselect     ) [ 000]
tmp_9               (bitconcatenate) [ 000]
intermediate5       (and           ) [ 000]
zext_ln176          (zext          ) [ 000]
zext_ln176_1        (zext          ) [ 000]
add_ln176           (add           ) [ 000]
ret_ln176           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="LUT_array_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="LUT_array_i"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="input_r_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="LUT_array_i_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_array_i_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="4" slack="0"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="8" bw="8" slack="0"/>
<pin id="75" dir="0" index="9" bw="4" slack="2147483647"/>
<pin id="76" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="78" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="79" dir="0" index="13" bw="4" slack="2147483647"/>
<pin id="80" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="4" slack="0"/>
<pin id="73" dir="1" index="7" bw="4" slack="0"/>
<pin id="77" dir="1" index="11" bw="4" slack="0"/>
<pin id="81" dir="1" index="15" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="LUTS8/1 LUTS8_1/1 LUTS8_2/1 LUTS8_3/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="LUT_array_i_addr_1_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="8" slack="0"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_array_i_addr_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="LUT_array_i_addr_2_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="4" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_array_i_addr_2/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="LUT_array_i_addr_3_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="LUT_array_i_addr_3/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="0"/>
<pin id="111" dir="0" index="3" bw="6" slack="0"/>
<pin id="112" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln452_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln452/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_1_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="0" index="3" bw="6" slack="0"/>
<pin id="127" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln452_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln452_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="input_2_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="5" slack="0"/>
<pin id="141" dir="0" index="3" bw="5" slack="0"/>
<pin id="142" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="input_2/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln452_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln452_2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="input_3_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="input_3/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln452_3_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln452_3/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="0" index="2" bw="3" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="0" index="3" bw="1" slack="0"/>
<pin id="174" dir="0" index="4" bw="1" slack="0"/>
<pin id="175" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="intermediate4_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="intermediate4/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln171_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln171_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="LUTS16_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="LUTS16/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="4" slack="0"/>
<pin id="204" dir="0" index="2" bw="3" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_5_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="0" index="3" bw="1" slack="0"/>
<pin id="214" dir="0" index="4" bw="1" slack="0"/>
<pin id="215" dir="1" index="5" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="intermediate4_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="intermediate4_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln171_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171_2/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln171_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171_3/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="LUTS16_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="LUTS16_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_9_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="1" slack="0"/>
<pin id="253" dir="0" index="3" bw="1" slack="0"/>
<pin id="254" dir="0" index="4" bw="1" slack="0"/>
<pin id="255" dir="0" index="5" bw="1" slack="0"/>
<pin id="256" dir="1" index="6" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="intermediate5_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="intermediate5/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln176_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln176_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln176_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/2 "/>
</bind>
</comp>

<comp id="283" class="1005" name="LUT_array_i_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_array_i_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="LUT_array_i_addr_1_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="1"/>
<pin id="290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_array_i_addr_1 "/>
</bind>
</comp>

<comp id="293" class="1005" name="LUT_array_i_addr_2_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_array_i_addr_2 "/>
</bind>
</comp>

<comp id="298" class="1005" name="LUT_array_i_addr_3_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="LUT_array_i_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="82"><net_src comp="58" pin="3"/><net_sink comp="65" pin=8"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="83" pin="3"/><net_sink comp="65" pin=5"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="65" pin=2"/></net>

<net id="104"><net_src comp="2" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="52" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="120"><net_src comp="107" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="52" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="135"><net_src comp="122" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="52" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="20" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="150"><net_src comp="137" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="155"><net_src comp="52" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="65" pin="15"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="161" pin="3"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="161" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="161" pin="3"/><net_sink comp="169" pin=3"/></net>

<net id="180"><net_src comp="161" pin="3"/><net_sink comp="169" pin=4"/></net>

<net id="185"><net_src comp="65" pin="11"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="169" pin="5"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="65" pin="15"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="181" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="187" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="65" pin="7"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="201" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="201" pin="3"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="201" pin="3"/><net_sink comp="209" pin=3"/></net>

<net id="220"><net_src comp="201" pin="3"/><net_sink comp="209" pin=4"/></net>

<net id="225"><net_src comp="65" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="209" pin="5"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="65" pin="7"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="221" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="227" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="195" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="48" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="241" pin="3"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="241" pin="3"/><net_sink comp="249" pin=2"/></net>

<net id="260"><net_src comp="241" pin="3"/><net_sink comp="249" pin=3"/></net>

<net id="261"><net_src comp="241" pin="3"/><net_sink comp="249" pin=4"/></net>

<net id="262"><net_src comp="241" pin="3"/><net_sink comp="249" pin=5"/></net>

<net id="267"><net_src comp="249" pin="6"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="235" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="195" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="269" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="58" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="65" pin=8"/></net>

<net id="291"><net_src comp="83" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="65" pin=5"/></net>

<net id="296"><net_src comp="91" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="301"><net_src comp="99" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="65" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: leading_zero_count : input_r | {1 }
	Port: leading_zero_count : LUT_array_i | {1 2 }
  - Chain level:
	State 1
		zext_ln452 : 1
		LUT_array_i_addr : 2
		LUTS8 : 3
		zext_ln452_1 : 1
		LUT_array_i_addr_1 : 2
		LUTS8_1 : 3
		zext_ln452_2 : 1
		LUT_array_i_addr_2 : 2
		LUTS8_2 : 3
		zext_ln452_3 : 1
		LUT_array_i_addr_3 : 2
		LUTS8_3 : 3
	State 2
		tmp : 1
		tmp_2 : 2
		intermediate4 : 3
		zext_ln171 : 1
		zext_ln171_1 : 3
		LUTS16 : 4
		tmp_1 : 1
		tmp_5 : 2
		intermediate4_1 : 3
		zext_ln171_2 : 1
		zext_ln171_3 : 3
		LUTS16_1 : 4
		tmp_3 : 5
		tmp_9 : 6
		intermediate5 : 7
		zext_ln176 : 5
		zext_ln176_1 : 7
		add_ln176 : 8
		ret_ln176 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |      LUTS16_fu_195      |    0    |    12   |
|    add   |     LUTS16_1_fu_235     |    0    |    12   |
|          |     add_ln176_fu_277    |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |   intermediate4_fu_181  |    0    |    4    |
|    and   |  intermediate4_1_fu_221 |    0    |    4    |
|          |   intermediate5_fu_263  |    0    |    5    |
|----------|-------------------------|---------|---------|
|   read   | input_r_read_read_fu_52 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       input_fu_107      |    0    |    0    |
|partselect|      input_1_fu_122     |    0    |    0    |
|          |      input_2_fu_137     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln452_fu_117    |    0    |    0    |
|          |   zext_ln452_1_fu_132   |    0    |    0    |
|          |   zext_ln452_2_fu_147   |    0    |    0    |
|          |   zext_ln452_3_fu_156   |    0    |    0    |
|   zext   |    zext_ln171_fu_187    |    0    |    0    |
|          |   zext_ln171_1_fu_191   |    0    |    0    |
|          |   zext_ln171_2_fu_227   |    0    |    0    |
|          |   zext_ln171_3_fu_231   |    0    |    0    |
|          |    zext_ln176_fu_269    |    0    |    0    |
|          |   zext_ln176_1_fu_273   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |      input_3_fu_152     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_161       |    0    |    0    |
| bitselect|       tmp_1_fu_201      |    0    |    0    |
|          |       tmp_3_fu_241      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       tmp_2_fu_169      |    0    |    0    |
|bitconcatenate|       tmp_5_fu_209      |    0    |    0    |
|          |       tmp_9_fu_249      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    49   |
|----------|-------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|LUT_array_i|    2   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    2   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|LUT_array_i_addr_1_reg_288|    8   |
|LUT_array_i_addr_2_reg_293|    8   |
|LUT_array_i_addr_3_reg_298|    8   |
| LUT_array_i_addr_reg_283 |    8   |
+--------------------------+--------+
|           Total          |   32   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_65 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_65 |  p5  |   2  |   4  |    8   ||    9    |
| grp_access_fu_65 |  p8  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  1.608  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   49   |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   32   |   85   |
+-----------+--------+--------+--------+--------+
