AArch64 RWC+addr+isb
{
uint64_t x;
0:X1 = x;
1:X4 = x;
2:X3 = x;
uint64_t y;
1:X3 = y;
2:X2 = y;
}
 P0           | P1              | P2           ;
 MOV X0, #1   | LDR X0, [X4]    | MOV X0, #1   ;
 STR X0, [X1] | EOR X1,X0,X0    | STR X0, [X2] ;
              | LDR X2, [X1,X3] | ISB          ;
              |                 | LDR X1, [X3] ;

exists
(1:X0=1 /\ 1:X2=0 /\ 2:X1=0)
