
*** Running vivado
    with args -log System_auto_pc_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_auto_pc_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source System_auto_pc_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 314.895 ; gain = 86.387
INFO: [Synth 8-638] synthesizing module 'System_auto_pc_1' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_auto_pc_1/synth/System_auto_pc_1.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (1#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'System_auto_pc_1' (2#1) [c:/Users/Chinook-ELE/ZynqWorkspace/project_1_sd/project_1_sd.srcs/sources_1/bd/System/ip/System_auto_pc_1/synth/System_auto_pc_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:00 ; elapsed = 00:01:07 . Memory (MB): peak = 459.332 ; gain = 230.824
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:08 . Memory (MB): peak = 459.332 ; gain = 230.824
INFO: [Device 21-403] Loading part xc7z007sclg225-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 593.793 ; gain = 0.563
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 593.793 ; gain = 365.285
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 593.793 ; gain = 365.285
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 593.793 ; gain = 365.285
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 593.793 ; gain = 365.285
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:23 . Memory (MB): peak = 593.793 ; gain = 365.285
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 657.203 ; gain = 428.695
Finished Timing Optimization : Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 657.203 ; gain = 428.695
Finished Technology Mapping : Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 667.109 ; gain = 438.602
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 667.109 ; gain = 438.602
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 667.109 ; gain = 438.602
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 667.109 ; gain = 438.602
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 667.109 ; gain = 438.602
Finished Handling Custom Attributes : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 667.109 ; gain = 438.602
Finished Renaming Generated Nets : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 667.109 ; gain = 438.602

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 667.109 ; gain = 438.602
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:43 . Memory (MB): peak = 688.648 ; gain = 466.328
