module Alpha (
    a: Input[2..0],
    b: Output
    )
{ 
    Wire[2..0] k1 = a;
    Wire[2..0] k2 = a;
    
    b = (a==b) ? 1 : 0;
}