# 0 "arch/arm64/boot/dts/nvidia/tegra186-p3509-0000+p3636-0001.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/nvidia/tegra186-p3509-0000+p3636-0001.dts"

/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 5 "arch/arm64/boot/dts/nvidia/tegra186-p3509-0000+p3636-0001.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/gpio-keys.h" 1
# 6 "arch/arm64/boot/dts/nvidia/tegra186-p3509-0000+p3636-0001.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mfd/max77620.h" 1
# 7 "arch/arm64/boot/dts/nvidia/tegra186-p3509-0000+p3636-0001.dts" 2

# 1 "arch/arm64/boot/dts/nvidia/tegra186.dtsi" 1

# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/tegra186-clock.h" 1
# 3 "arch/arm64/boot/dts/nvidia/tegra186.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/tegra186-gpio.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/gpio/tegra186-gpio.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 15 "./scripts/dtc/include-prefixes/dt-bindings/gpio/tegra186-gpio.h" 2
# 4 "arch/arm64/boot/dts/nvidia/tegra186.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 5 "arch/arm64/boot/dts/nvidia/tegra186.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/tegra186-hsp.h" 1
# 6 "arch/arm64/boot/dts/nvidia/tegra186.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/memory/tegra186-mc.h" 1
# 7 "arch/arm64/boot/dts/nvidia/tegra186.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h" 1
# 8 "arch/arm64/boot/dts/nvidia/tegra186.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/tegra186-powergate.h" 1
# 9 "arch/arm64/boot/dts/nvidia/tegra186.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/tegra186-reset.h" 1
# 10 "arch/arm64/boot/dts/nvidia/tegra186.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/tegra186-bpmp-thermal.h" 1
# 11 "arch/arm64/boot/dts/nvidia/tegra186.dtsi" 2

/ {
 compatible = "nvidia,tegra186";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 misc@100000 {
  compatible = "nvidia,tegra186-misc";
  reg = <0x0 0x00100000 0x0 0xf000>,
        <0x0 0x0010f000 0x0 0x1000>;
 };

 gpio: gpio@2200000 {
  compatible = "nvidia,tegra186-gpio";
  reg-names = "security", "gpio";
  reg = <0x0 0x2200000 0x0 0x10000>,
        <0x0 0x2210000 0x0 0x10000>;
  interrupts = <0 47 4>,
        <0 50 4>,
        <0 53 4>,
        <0 56 4>,
        <0 59 4>,
        <0 180 4>;
  #interrupt-cells = <2>;
  interrupt-controller;
  #gpio-cells = <2>;
  gpio-controller;
 };

 ethernet@2490000 {
  compatible = "nvidia,tegra186-eqos",
        "snps,dwc-qos-ethernet-4.10";
  reg = <0x0 0x02490000 0x0 0x10000>;
  interrupts = <0 194 4>,
        <0 195 4>,
        <0 190 4>,
        <0 186 4>,
        <0 191 4>,
        <0 187 4>,
        <0 192 4>,
        <0 188 4>,
        <0 193 4>,
        <0 189 4>;
  clocks = <&bpmp 149>,
    <&bpmp 167>,
    <&bpmp 168>,
    <&bpmp 240>,
    <&bpmp 239>;
  clock-names = "master_bus", "slave_bus", "rx", "tx", "ptp_ref";
  resets = <&bpmp 69>;
  reset-names = "eqos";
  interconnects = <&mc 0x8e &emc>,
    <&mc 0x8f &emc>;
  interconnect-names = "dma-mem", "write";
  iommus = <&smmu 0x14>;
  status = "disabled";

  snps,write-requests = <1>;
  snps,read-requests = <3>;
  snps,burst-map = <0x7>;
  snps,txpbl = <32>;
  snps,rxpbl = <8>;
 };

 gpcdma: dma-controller@2600000 {
  compatible = "nvidia,tegra186-gpcdma";
  reg = <0x0 0x2600000 0x0 0x210000>;
  resets = <&bpmp 70>;
  reset-names = "gpcdma";
  interrupts = <0 75 4>,
        <0 76 4>,
        <0 77 4>,
        <0 78 4>,
        <0 79 4>,
        <0 80 4>,
        <0 81 4>,
        <0 82 4>,
        <0 83 4>,
        <0 84 4>,
        <0 85 4>,
        <0 86 4>,
        <0 87 4>,
        <0 88 4>,
        <0 89 4>,
        <0 90 4>,
        <0 91 4>,
        <0 92 4>,
        <0 93 4>,
        <0 94 4>,
        <0 95 4>,
        <0 96 4>,
        <0 97 4>,
        <0 98 4>,
        <0 99 4>,
        <0 100 4>,
        <0 101 4>,
        <0 102 4>,
        <0 103 4>,
        <0 104 4>,
        <0 105 4>,
        <0 106 4>;
  #dma-cells = <1>;
  iommus = <&smmu 0x20>;
  dma-coherent;
  dma-channel-mask = <0xfffffffe>;
  status = "okay";
 };

 aconnect@2900000 {
  compatible = "nvidia,tegra186-aconnect",
        "nvidia,tegra210-aconnect";
  clocks = <&bpmp 105>,
    <&bpmp 104>;
  clock-names = "ape", "apb2ape";
  power-domains = <&bpmp 0>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x02900000 0x0 0x02900000 0x200000>;
  status = "disabled";

  tegra_ahub: ahub@2900800 {
   compatible = "nvidia,tegra186-ahub";
   reg = <0x02900800 0x800>;
   clocks = <&bpmp 87>;
   clock-names = "ahub";
   assigned-clocks = <&bpmp 87>;
   assigned-clock-parents = <&bpmp 246>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x02900800 0x02900800 0x11800>;
   status = "disabled";

   tegra_i2s1: i2s@2901000 {
    compatible = "nvidia,tegra186-i2s",
          "nvidia,tegra210-i2s";
    reg = <0x2901000 0x100>;
    clocks = <&bpmp 79>,
      <&bpmp 617>;
    clock-names = "i2s", "sync_input";
    assigned-clocks = <&bpmp 79>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <1536000>;
    sound-name-prefix = "I2S1";
    status = "disabled";
   };

   tegra_i2s2: i2s@2901100 {
    compatible = "nvidia,tegra186-i2s",
          "nvidia,tegra210-i2s";
    reg = <0x2901100 0x100>;
    clocks = <&bpmp 42>,
      <&bpmp 618>;
    clock-names = "i2s", "sync_input";
    assigned-clocks = <&bpmp 42>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <1536000>;
    sound-name-prefix = "I2S2";
    status = "disabled";
   };

   tegra_i2s3: i2s@2901200 {
    compatible = "nvidia,tegra186-i2s",
          "nvidia,tegra210-i2s";
    reg = <0x2901200 0x100>;
    clocks = <&bpmp 43>,
      <&bpmp 619>;
    clock-names = "i2s", "sync_input";
    assigned-clocks = <&bpmp 43>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <1536000>;
    sound-name-prefix = "I2S3";
    status = "disabled";
   };

   tegra_i2s4: i2s@2901300 {
    compatible = "nvidia,tegra186-i2s",
          "nvidia,tegra210-i2s";
    reg = <0x2901300 0x100>;
    clocks = <&bpmp 84>,
      <&bpmp 620>;
    clock-names = "i2s", "sync_input";
    assigned-clocks = <&bpmp 84>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <1536000>;
    sound-name-prefix = "I2S4";
    status = "disabled";
   };

   tegra_i2s5: i2s@2901400 {
    compatible = "nvidia,tegra186-i2s",
          "nvidia,tegra210-i2s";
    reg = <0x2901400 0x100>;
    clocks = <&bpmp 85>,
      <&bpmp 621>;
    clock-names = "i2s", "sync_input";
    assigned-clocks = <&bpmp 85>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <1536000>;
    sound-name-prefix = "I2S5";
    status = "disabled";
   };

   tegra_i2s6: i2s@2901500 {
    compatible = "nvidia,tegra186-i2s",
          "nvidia,tegra210-i2s";
    reg = <0x2901500 0x100>;
    clocks = <&bpmp 154>,
      <&bpmp 622>;
    clock-names = "i2s", "sync_input";
    assigned-clocks = <&bpmp 154>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <1536000>;
    sound-name-prefix = "I2S6";
    status = "disabled";
   };

   tegra_sfc1: sfc@2902000 {
    compatible = "nvidia,tegra186-sfc",
          "nvidia,tegra210-sfc";
    reg = <0x2902000 0x200>;
    sound-name-prefix = "SFC1";
    status = "disabled";
   };

   tegra_sfc2: sfc@2902200 {
    compatible = "nvidia,tegra186-sfc",
          "nvidia,tegra210-sfc";
    reg = <0x2902200 0x200>;
    sound-name-prefix = "SFC2";
    status = "disabled";
   };

   tegra_sfc3: sfc@2902400 {
    compatible = "nvidia,tegra186-sfc",
          "nvidia,tegra210-sfc";
    reg = <0x2902400 0x200>;
    sound-name-prefix = "SFC3";
    status = "disabled";
   };

   tegra_sfc4: sfc@2902600 {
    compatible = "nvidia,tegra186-sfc",
          "nvidia,tegra210-sfc";
    reg = <0x2902600 0x200>;
    sound-name-prefix = "SFC4";
    status = "disabled";
   };

   tegra_amx1: amx@2903000 {
    compatible = "nvidia,tegra186-amx",
          "nvidia,tegra210-amx";
    reg = <0x2903000 0x100>;
    sound-name-prefix = "AMX1";
    status = "disabled";
   };

   tegra_amx2: amx@2903100 {
    compatible = "nvidia,tegra186-amx",
          "nvidia,tegra210-amx";
    reg = <0x2903100 0x100>;
    sound-name-prefix = "AMX2";
    status = "disabled";
   };

   tegra_amx3: amx@2903200 {
    compatible = "nvidia,tegra186-amx",
          "nvidia,tegra210-amx";
    reg = <0x2903200 0x100>;
    sound-name-prefix = "AMX3";
    status = "disabled";
   };

   tegra_amx4: amx@2903300 {
    compatible = "nvidia,tegra186-amx",
          "nvidia,tegra210-amx";
    reg = <0x2903300 0x100>;
    sound-name-prefix = "AMX4";
    status = "disabled";
   };

   tegra_adx1: adx@2903800 {
    compatible = "nvidia,tegra186-adx",
          "nvidia,tegra210-adx";
    reg = <0x2903800 0x100>;
    sound-name-prefix = "ADX1";
    status = "disabled";
   };

   tegra_adx2: adx@2903900 {
    compatible = "nvidia,tegra186-adx",
          "nvidia,tegra210-adx";
    reg = <0x2903900 0x100>;
    sound-name-prefix = "ADX2";
    status = "disabled";
   };

   tegra_adx3: adx@2903a00 {
    compatible = "nvidia,tegra186-adx",
          "nvidia,tegra210-adx";
    reg = <0x2903a00 0x100>;
    sound-name-prefix = "ADX3";
    status = "disabled";
   };

   tegra_adx4: adx@2903b00 {
    compatible = "nvidia,tegra186-adx",
          "nvidia,tegra210-adx";
    reg = <0x2903b00 0x100>;
    sound-name-prefix = "ADX4";
    status = "disabled";
   };

   tegra_dmic1: dmic@2904000 {
    compatible = "nvidia,tegra210-dmic";
    reg = <0x2904000 0x100>;
    clocks = <&bpmp 122>;
    clock-names = "dmic";
    assigned-clocks = <&bpmp 122>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <3072000>;
    sound-name-prefix = "DMIC1";
    status = "disabled";
   };

   tegra_dmic2: dmic@2904100 {
    compatible = "nvidia,tegra210-dmic";
    reg = <0x2904100 0x100>;
    clocks = <&bpmp 123>;
    clock-names = "dmic";
    assigned-clocks = <&bpmp 123>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <3072000>;
    sound-name-prefix = "DMIC2";
    status = "disabled";
   };

   tegra_dmic3: dmic@2904200 {
    compatible = "nvidia,tegra210-dmic";
    reg = <0x2904200 0x100>;
    clocks = <&bpmp 150>;
    clock-names = "dmic";
    assigned-clocks = <&bpmp 150>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <3072000>;
    sound-name-prefix = "DMIC3";
    status = "disabled";
   };

   tegra_dmic4: dmic@2904300 {
    compatible = "nvidia,tegra210-dmic";
    reg = <0x2904300 0x100>;
    clocks = <&bpmp 151>;
    clock-names = "dmic";
    assigned-clocks = <&bpmp 151>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <3072000>;
    sound-name-prefix = "DMIC4";
    status = "disabled";
   };

   tegra_dspk1: dspk@2905000 {
    compatible = "nvidia,tegra186-dspk";
    reg = <0x2905000 0x100>;
    clocks = <&bpmp 152>;
    clock-names = "dspk";
    assigned-clocks = <&bpmp 152>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <12288000>;
    sound-name-prefix = "DSPK1";
    status = "disabled";
   };

   tegra_dspk2: dspk@2905100 {
    compatible = "nvidia,tegra186-dspk";
    reg = <0x2905100 0x100>;
    clocks = <&bpmp 153>;
    clock-names = "dspk";
    assigned-clocks = <&bpmp 153>;
    assigned-clock-parents = <&bpmp 246>;
    assigned-clock-rates = <12288000>;
    sound-name-prefix = "DSPK2";
    status = "disabled";
   };

   tegra_ope1: processing-engine@2908000 {
    compatible = "nvidia,tegra186-ope",
          "nvidia,tegra210-ope";
    reg = <0x2908000 0x100>;
    #address-cells = <1>;
    #size-cells = <1>;
    ranges;
    sound-name-prefix = "OPE1";
    status = "disabled";

    equalizer@2908100 {
     compatible = "nvidia,tegra186-peq",
           "nvidia,tegra210-peq";
     reg = <0x2908100 0x100>;
    };

    dynamic-range-compressor@2908200 {
     compatible = "nvidia,tegra186-mbdrc",
           "nvidia,tegra210-mbdrc";
     reg = <0x2908200 0x200>;
    };
   };

   tegra_mvc1: mvc@290a000 {
    compatible = "nvidia,tegra186-mvc",
          "nvidia,tegra210-mvc";
    reg = <0x290a000 0x200>;
    sound-name-prefix = "MVC1";
    status = "disabled";
   };

   tegra_mvc2: mvc@290a200 {
    compatible = "nvidia,tegra186-mvc",
          "nvidia,tegra210-mvc";
    reg = <0x290a200 0x200>;
    sound-name-prefix = "MVC2";
    status = "disabled";
   };

   tegra_amixer: amixer@290bb00 {
    compatible = "nvidia,tegra186-amixer",
          "nvidia,tegra210-amixer";
    reg = <0x290bb00 0x800>;
    sound-name-prefix = "MIXER1";
    status = "disabled";
   };

   tegra_admaif: admaif@290f000 {
    compatible = "nvidia,tegra186-admaif";
    reg = <0x0290f000 0x1000>;
    dmas = <&adma 1>, <&adma 1>,
           <&adma 2>, <&adma 2>,
           <&adma 3>, <&adma 3>,
           <&adma 4>, <&adma 4>,
           <&adma 5>, <&adma 5>,
           <&adma 6>, <&adma 6>,
           <&adma 7>, <&adma 7>,
           <&adma 8>, <&adma 8>,
           <&adma 9>, <&adma 9>,
           <&adma 10>, <&adma 10>,
           <&adma 11>, <&adma 11>,
           <&adma 12>, <&adma 12>,
           <&adma 13>, <&adma 13>,
           <&adma 14>, <&adma 14>,
           <&adma 15>, <&adma 15>,
           <&adma 16>, <&adma 16>,
           <&adma 17>, <&adma 17>,
           <&adma 18>, <&adma 18>,
           <&adma 19>, <&adma 19>,
           <&adma 20>, <&adma 20>;
    dma-names = "rx1", "tx1",
         "rx2", "tx2",
         "rx3", "tx3",
         "rx4", "tx4",
         "rx5", "tx5",
         "rx6", "tx6",
         "rx7", "tx7",
         "rx8", "tx8",
         "rx9", "tx9",
         "rx10", "tx10",
         "rx11", "tx11",
         "rx12", "tx12",
         "rx13", "tx13",
         "rx14", "tx14",
         "rx15", "tx15",
         "rx16", "tx16",
         "rx17", "tx17",
         "rx18", "tx18",
         "rx19", "tx19",
         "rx20", "tx20";
    status = "disabled";
   };

   tegra_asrc: asrc@2910000 {
    compatible = "nvidia,tegra186-asrc";
    reg = <0x2910000 0x2000>;
    sound-name-prefix = "ASRC1";
    status = "disabled";
   };
  };

  adma: dma-controller@2930000 {
   compatible = "nvidia,tegra186-adma";
   reg = <0x02930000 0x20000>;
   interrupt-parent = <&agic>;
   interrupts = <0 0 4>,
          <0 1 4>,
          <0 2 4>,
          <0 3 4>,
          <0 4 4>,
          <0 5 4>,
          <0 6 4>,
          <0 7 4>,
          <0 8 4>,
          <0 9 4>,
          <0 10 4>,
          <0 11 4>,
          <0 12 4>,
          <0 13 4>,
          <0 14 4>,
          <0 15 4>,
          <0 16 4>,
          <0 17 4>,
          <0 18 4>,
          <0 19 4>,
          <0 20 4>,
          <0 21 4>,
          <0 22 4>,
          <0 23 4>,
          <0 24 4>,
          <0 25 4>,
          <0 26 4>,
          <0 27 4>,
          <0 28 4>,
          <0 29 4>,
          <0 30 4>,
          <0 31 4>;
   #dma-cells = <1>;
   clocks = <&bpmp 87>;
   clock-names = "d_audio";
   status = "disabled";
  };

  agic: interrupt-controller@2a40000 {
   compatible = "nvidia,tegra186-agic",
         "nvidia,tegra210-agic";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x02a41000 0x1000>,
         <0x02a42000 0x2000>;
   interrupts = <0 145
    ((((1 << (4)) - 1) << 8) | 4)>;
   clocks = <&bpmp 105>;
   clock-names = "clk";
   status = "disabled";
  };
 };

 mc: memory-controller@2c00000 {
  compatible = "nvidia,tegra186-mc";
  reg = <0x0 0x02c00000 0x0 0x10000>,
        <0x0 0x02c10000 0x0 0x10000>,
        <0x0 0x02c20000 0x0 0x10000>,
        <0x0 0x02c30000 0x0 0x10000>,
        <0x0 0x02c40000 0x0 0x10000>,
        <0x0 0x02c50000 0x0 0x10000>;
  reg-names = "sid", "broadcast", "ch0", "ch1", "ch2", "ch3";
  interrupts = <0 223 4>;
  status = "disabled";

  #interconnect-cells = <1>;
  #address-cells = <2>;
  #size-cells = <2>;

  ranges = <0x0 0x02c00000 0x0 0x02c00000 0x0 0xb0000>;





  dma-ranges = <0x0 0x0 0x0 0x0 0x100 0x0>;

  emc: external-memory-controller@2c60000 {
   compatible = "nvidia,tegra186-emc";
   reg = <0x0 0x02c60000 0x0 0x50000>;
   interrupts = <0 224 4>;
   clocks = <&bpmp 58>;
   clock-names = "emc";

   #interconnect-cells = <0>;

   nvidia,bpmp = <&bpmp>;
  };
 };

 timer@3010000 {
  compatible = "nvidia,tegra186-timer";
  reg = <0x0 0x03010000 0x0 0x000e0000>;
  interrupts = <0 0 4>,
        <0 1 4>,
        <0 2 4>,
        <0 3 4>,
        <0 4 4>,
        <0 5 4>,
        <0 6 4>,
        <0 7 4>,
        <0 8 4>,
        <0 9 4>;
  status = "okay";
 };

 uarta: serial@3100000 {
  compatible = "nvidia,tegra186-uart", "nvidia,tegra20-uart";
  reg = <0x0 0x03100000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 112 4>;
  clocks = <&bpmp 55>;
  resets = <&bpmp 47>;
  status = "disabled";
 };

 uartb: serial@3110000 {
  compatible = "nvidia,tegra186-uart", "nvidia,tegra20-uart";
  reg = <0x0 0x03110000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 113 4>;
  clocks = <&bpmp 56>;
  clock-names = "serial";
  resets = <&bpmp 48>;
  reset-names = "serial";
  status = "disabled";
 };

 uartd: serial@3130000 {
  compatible = "nvidia,tegra186-uart", "nvidia,tegra20-uart";
  reg = <0x0 0x03130000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 115 4>;
  clocks = <&bpmp 77>;
  clock-names = "serial";
  resets = <&bpmp 50>;
  reset-names = "serial";
  status = "disabled";
 };

 uarte: serial@3140000 {
  compatible = "nvidia,tegra186-uart", "nvidia,tegra20-uart";
  reg = <0x0 0x03140000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 116 4>;
  clocks = <&bpmp 194>;
  clock-names = "serial";
  resets = <&bpmp 132>;
  reset-names = "serial";
  status = "disabled";
 };

 uartf: serial@3150000 {
  compatible = "nvidia,tegra186-uart", "nvidia,tegra20-uart";
  reg = <0x0 0x03150000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 117 4>;
  clocks = <&bpmp 195>;
  clock-names = "serial";
  resets = <&bpmp 111>;
  reset-names = "serial";
  status = "disabled";
 };

 gen1_i2c: i2c@3160000 {
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x03160000 0x0 0x10000>;
  interrupts = <0 25 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&bpmp 47>;
  clock-names = "div-clk";
  resets = <&bpmp 19>;
  reset-names = "i2c";
  dmas = <&gpcdma 21>, <&gpcdma 21>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 cam_i2c: i2c@3180000 {
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x03180000 0x0 0x10000>;
  interrupts = <0 27 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&bpmp 75>;
  clock-names = "div-clk";
  resets = <&bpmp 21>;
  reset-names = "i2c";
  dmas = <&gpcdma 23>, <&gpcdma 23>;
  dma-names = "rx", "tx";
  status = "disabled";
 };


 dp_aux_ch1_i2c: i2c@3190000 {
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x03190000 0x0 0x10000>;
  interrupts = <0 28 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&bpmp 86>;
  clock-names = "div-clk";
  resets = <&bpmp 22>;
  reset-names = "i2c";
  pinctrl-names = "default", "idle";
  pinctrl-0 = <&state_dpaux1_i2c>;
  pinctrl-1 = <&state_dpaux1_off>;
  dmas = <&gpcdma 26>, <&gpcdma 26>;
  dma-names = "rx", "tx";
  status = "disabled";
 };


 pwr_i2c: i2c@31a0000 {
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x031a0000 0x0 0x10000>;
  interrupts = <0 29 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&bpmp 48>;
  clock-names = "div-clk";
  resets = <&bpmp 23>;
  reset-names = "i2c";
  status = "disabled";
 };


 dp_aux_ch0_i2c: i2c@31b0000 {
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x031b0000 0x0 0x10000>;
  interrupts = <0 30 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&bpmp 125>;
  clock-names = "div-clk";
  resets = <&bpmp 24>;
  reset-names = "i2c";
  pinctrl-names = "default", "idle";
  pinctrl-0 = <&state_dpaux_i2c>;
  pinctrl-1 = <&state_dpaux_off>;
  dmas = <&gpcdma 30>, <&gpcdma 30>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 gen7_i2c: i2c@31c0000 {
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x031c0000 0x0 0x10000>;
  interrupts = <0 31 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&bpmp 182>;
  clock-names = "div-clk";
  resets = <&bpmp 81>;
  reset-names = "i2c";
  dmas = <&gpcdma 27>, <&gpcdma 27>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 gen9_i2c: i2c@31e0000 {
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x031e0000 0x0 0x10000>;
  interrupts = <0 33 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&bpmp 183>;
  clock-names = "div-clk";
  resets = <&bpmp 83>;
  reset-names = "i2c";
  dmas = <&gpcdma 31>, <&gpcdma 31>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 pwm1: pwm@3280000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x3280000 0x0 0x10000>;
  clocks = <&bpmp 187>;
  resets = <&bpmp 99>;
  reset-names = "pwm";
  status = "disabled";
  #pwm-cells = <2>;
 };

 pwm2: pwm@3290000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x3290000 0x0 0x10000>;
  clocks = <&bpmp 188>;
  resets = <&bpmp 100>;
  reset-names = "pwm";
  status = "disabled";
  #pwm-cells = <2>;
 };

 pwm3: pwm@32a0000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x32a0000 0x0 0x10000>;
  clocks = <&bpmp 189>;
  resets = <&bpmp 101>;
  reset-names = "pwm";
  status = "disabled";
  #pwm-cells = <2>;
 };

 pwm5: pwm@32c0000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x32c0000 0x0 0x10000>;
  clocks = <&bpmp 190>;
  resets = <&bpmp 103>;
  reset-names = "pwm";
  status = "disabled";
  #pwm-cells = <2>;
 };

 pwm6: pwm@32d0000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x32d0000 0x0 0x10000>;
  clocks = <&bpmp 191>;
  resets = <&bpmp 104>;
  reset-names = "pwm";
  status = "disabled";
  #pwm-cells = <2>;
 };

 pwm7: pwm@32e0000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x32e0000 0x0 0x10000>;
  clocks = <&bpmp 192>;
  resets = <&bpmp 105>;
  reset-names = "pwm";
  status = "disabled";
  #pwm-cells = <2>;
 };

 pwm8: pwm@32f0000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0x32f0000 0x0 0x10000>;
  clocks = <&bpmp 193>;
  resets = <&bpmp 106>;
  reset-names = "pwm";
  status = "disabled";
  #pwm-cells = <2>;
 };

 sdmmc1: mmc@3400000 {
  compatible = "nvidia,tegra186-sdhci";
  reg = <0x0 0x03400000 0x0 0x10000>;
  interrupts = <0 62 4>;
  clocks = <&bpmp 52>,
    <&bpmp 128>;
  clock-names = "sdhci", "tmclk";
  resets = <&bpmp 33>;
  reset-names = "sdhci";
  interconnects = <&mc 0x60 &emc>,
    <&mc 0x64 &emc>;
  interconnect-names = "dma-mem", "write";
  iommus = <&smmu 0x1a>;
  pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
  pinctrl-0 = <&sdmmc1_3v3>;
  pinctrl-1 = <&sdmmc1_1v8>;
  nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x07>;
  nvidia,pad-autocal-pull-down-offset-3v3-timeout = <0x06>;
  nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x07>;
  nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x07>;
  nvidia,pad-autocal-pull-up-offset-sdr104 = <0x03>;
  nvidia,pad-autocal-pull-down-offset-sdr104 = <0x05>;
  nvidia,default-tap = <0x5>;
  nvidia,default-trim = <0xb>;
  assigned-clocks = <&bpmp 52>,
      <&bpmp 269>;
  assigned-clock-parents = <&bpmp 269>;
  status = "disabled";
 };

 sdmmc2: mmc@3420000 {
  compatible = "nvidia,tegra186-sdhci";
  reg = <0x0 0x03420000 0x0 0x10000>;
  interrupts = <0 63 4>;
  clocks = <&bpmp 53>,
    <&bpmp 128>;
  clock-names = "sdhci", "tmclk";
  resets = <&bpmp 34>;
  reset-names = "sdhci";
  interconnects = <&mc 0x61 &emc>,
    <&mc 0x65 &emc>;
  interconnect-names = "dma-mem", "write";
  iommus = <&smmu 0x19>;
  pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
  pinctrl-0 = <&sdmmc2_3v3>;
  pinctrl-1 = <&sdmmc2_1v8>;
  nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x07>;
  nvidia,pad-autocal-pull-down-offset-3v3-timeout = <0x06>;
  nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x07>;
  nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x07>;
  nvidia,default-tap = <0x5>;
  nvidia,default-trim = <0xb>;
  status = "disabled";
 };

 sdmmc3: mmc@3440000 {
  compatible = "nvidia,tegra186-sdhci";
  reg = <0x0 0x03440000 0x0 0x10000>;
  interrupts = <0 64 4>;
  clocks = <&bpmp 76>,
    <&bpmp 128>;
  clock-names = "sdhci", "tmclk";
  resets = <&bpmp 35>;
  reset-names = "sdhci";
  interconnects = <&mc 0x62 &emc>,
    <&mc 0x66 &emc>;
  interconnect-names = "dma-mem", "write";
  iommus = <&smmu 0x18>;
  pinctrl-names = "sdmmc-3v3", "sdmmc-1v8";
  pinctrl-0 = <&sdmmc3_3v3>;
  pinctrl-1 = <&sdmmc3_1v8>;
  nvidia,pad-autocal-pull-up-offset-1v8 = <0x00>;
  nvidia,pad-autocal-pull-down-offset-1v8 = <0x7a>;
  nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x07>;
  nvidia,pad-autocal-pull-down-offset-3v3-timeout = <0x06>;
  nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x07>;
  nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x07>;
  nvidia,default-tap = <0x5>;
  nvidia,default-trim = <0xb>;
  status = "disabled";
 };

 sdmmc4: mmc@3460000 {
  compatible = "nvidia,tegra186-sdhci";
  reg = <0x0 0x03460000 0x0 0x10000>;
  interrupts = <0 65 4>;
  clocks = <&bpmp 54>,
    <&bpmp 128>;
  clock-names = "sdhci", "tmclk";
  assigned-clocks = <&bpmp 54>,
      <&bpmp 524>;
  assigned-clock-parents = <&bpmp 524>;
  resets = <&bpmp 36>;
  reset-names = "sdhci";
  interconnects = <&mc 0x63 &emc>,
    <&mc 0x67 &emc>;
  interconnect-names = "dma-mem", "write";
  iommus = <&smmu 0x17>;
  nvidia,pad-autocal-pull-up-offset-hs400 = <0x05>;
  nvidia,pad-autocal-pull-down-offset-hs400 = <0x05>;
  nvidia,pad-autocal-pull-up-offset-1v8-timeout = <0x0a>;
  nvidia,pad-autocal-pull-down-offset-1v8-timeout = <0x0a>;
  nvidia,pad-autocal-pull-up-offset-3v3-timeout = <0x0a>;
  nvidia,pad-autocal-pull-down-offset-3v3-timeout = <0x0a>;
  nvidia,default-tap = <0x9>;
  nvidia,default-trim = <0x5>;
  nvidia,dqs-trim = <63>;
  mmc-hs400-1_8v;
  supports-cqe;
  status = "disabled";
 };

 sata@3507000 {
  compatible = "nvidia,tegra186-ahci";
  reg = <0x0 0x03507000 0x0 0x00002000>,
        <0x0 0x03500000 0x0 0x00007000>,
        <0x0 0x03A90000 0x0 0x00010000>;
  interrupts = <0 197 4>;

  power-domains = <&bpmp 10>;
  interconnects = <&mc 0x1f &emc>,
    <&mc 0x3d &emc>;
  interconnect-names = "dma-mem", "write";
  iommus = <&smmu 0x1d>;

  clocks = <&bpmp 99>,
    <&bpmp 100>;
  clock-names = "sata", "sata-oob";
  assigned-clocks = <&bpmp 99>,
      <&bpmp 100>;
  assigned-clock-parents = <&bpmp 269>,
      <&bpmp 516>;
  assigned-clock-rates = <102000000>,
           <204000000>;
  resets = <&bpmp 31>,
   <&bpmp 32>;
  reset-names = "sata", "sata-cold";
  status = "disabled";
 };

 hda@3510000 {
  compatible = "nvidia,tegra186-hda", "nvidia,tegra30-hda";
  reg = <0x0 0x03510000 0x0 0x10000>;
  interrupts = <0 161 4>;
  clocks = <&bpmp 102>,
    <&bpmp 98>,
    <&bpmp 88>;
  clock-names = "hda", "hda2hdmi", "hda2codec_2x";
  resets = <&bpmp 15>,
    <&bpmp 17>,
    <&bpmp 16>;
  reset-names = "hda", "hda2hdmi", "hda2codec_2x";
  power-domains = <&bpmp 2>;
  interconnects = <&mc 0x15 &emc>,
    <&mc 0x35 &emc>;
  interconnect-names = "dma-mem", "write";
  iommus = <&smmu 0x12>;
  status = "disabled";
 };

 padctl: padctl@3520000 {
  compatible = "nvidia,tegra186-xusb-padctl";
  reg = <0x0 0x03520000 0x0 0x1000>,
        <0x0 0x03540000 0x0 0x1000>;
  reg-names = "padctl", "ao";
  interrupts = <0 167 4>;

  resets = <&bpmp 55>;
  reset-names = "padctl";

  status = "disabled";

  pads {
   usb2 {
    clocks = <&bpmp 135>;
    clock-names = "trk";
    status = "disabled";

    lanes {
     usb2-0 {
      status = "disabled";
      #phy-cells = <0>;
     };

     usb2-1 {
      status = "disabled";
      #phy-cells = <0>;
     };

     usb2-2 {
      status = "disabled";
      #phy-cells = <0>;
     };
    };
   };

   hsic {
    clocks = <&bpmp 134>;
    clock-names = "trk";
    status = "disabled";

    lanes {
     hsic-0 {
      status = "disabled";
      #phy-cells = <0>;
     };
    };
   };

   usb3 {
    status = "disabled";

    lanes {
     usb3-0 {
      status = "disabled";
      #phy-cells = <0>;
     };

     usb3-1 {
      status = "disabled";
      #phy-cells = <0>;
     };

     usb3-2 {
      status = "disabled";
      #phy-cells = <0>;
     };
    };
   };
  };

  ports {
   usb2-0 {
    status = "disabled";
   };

   usb2-1 {
    status = "disabled";
   };

   usb2-2 {
    status = "disabled";
   };

   hsic-0 {
    status = "disabled";
   };

   usb3-0 {
    status = "disabled";
   };

   usb3-1 {
    status = "disabled";
   };

   usb3-2 {
    status = "disabled";
   };
  };
 };

 usb@3530000 {
  compatible = "nvidia,tegra186-xusb";
  reg = <0x0 0x03530000 0x0 0x8000>,
        <0x0 0x03538000 0x0 0x1000>;
  reg-names = "hcd", "fpci";
  interrupts = <0 163 4>,
        <0 164 4>;
  clocks = <&bpmp 113>,
    <&bpmp 244>,
    <&bpmp 114>,
    <&bpmp 242>,
    <&bpmp 609>,
    <&bpmp 245>,
    <&bpmp 533>,
    <&bpmp 609>,
    <&bpmp 512>;
  clock-names = "xusb_host", "xusb_falcon_src", "xusb_ss",
         "xusb_ss_src", "xusb_hs_src", "xusb_fs_src",
         "pll_u_480m", "clk_m", "pll_e";
  power-domains = <&bpmp 15>,
    <&bpmp 13>;
  power-domain-names = "xusb_host", "xusb_ss";
  interconnects = <&mc 0x4a &emc>,
    <&mc 0x4b &emc>;
  interconnect-names = "dma-mem", "write";
  iommus = <&smmu 0x1b>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";

  nvidia,xusb-padctl = <&padctl>;
 };

 usb@3550000 {
  compatible = "nvidia,tegra186-xudc";
  reg = <0x0 0x03550000 0x0 0x8000>,
        <0x0 0x03558000 0x0 0x1000>;
  reg-names = "base", "fpci";
  interrupts = <0 166 4>;
  clocks = <&bpmp 243>,
    <&bpmp 114>,
    <&bpmp 242>,
    <&bpmp 245>;
  clock-names = "dev", "ss", "ss_src", "fs_src";
  interconnects = <&mc 0x4c &emc>,
    <&mc 0x4d &emc>;
  interconnect-names = "dma-mem", "write";
  iommus = <&smmu 0x1c>;
  power-domains = <&bpmp 14>,
    <&bpmp 13>;
  power-domain-names = "dev", "ss";
  nvidia,xusb-padctl = <&padctl>;
  status = "disabled";
 };

 fuse@3820000 {
  compatible = "nvidia,tegra186-efuse";
  reg = <0x0 0x03820000 0x0 0x10000>;
  clocks = <&bpmp 0>;
  clock-names = "fuse";
 };

 gic: interrupt-controller@3881000 {
  compatible = "arm,gic-400";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x0 0x03881000 0x0 0x1000>,
        <0x0 0x03882000 0x0 0x2000>,
        <0x0 0x03884000 0x0 0x2000>,
        <0x0 0x03886000 0x0 0x2000>;
  interrupts = <1 9
   ((((1 << (4)) - 1) << 8) | 4)>;
  interrupt-parent = <&gic>;
 };

 cec@3960000 {
  compatible = "nvidia,tegra186-cec";
  reg = <0x0 0x03960000 0x0 0x10000>;
  interrupts = <0 162 4>;
  clocks = <&bpmp 94>;
  clock-names = "cec";
  status = "disabled";
 };

 hsp_top0: hsp@3c00000 {
  compatible = "nvidia,tegra186-hsp";
  reg = <0x0 0x03c00000 0x0 0xa0000>;
  interrupts = <0 176 4>;
  interrupt-names = "doorbell";
  #mbox-cells = <2>;
  status = "disabled";
 };

 gen2_i2c: i2c@c240000 {
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x0c240000 0x0 0x10000>;
  interrupts = <0 26 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&bpmp 218>;
  clock-names = "div-clk";
  resets = <&bpmp 20>;
  reset-names = "i2c";
  dmas = <&gpcdma 22>, <&gpcdma 22>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 gen8_i2c: i2c@c250000 {
  compatible = "nvidia,tegra186-i2c";
  reg = <0x0 0x0c250000 0x0 0x10000>;
  interrupts = <0 32 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&bpmp 219>;
  clock-names = "div-clk";
  resets = <&bpmp 82>;
  reset-names = "i2c";
  dmas = <&gpcdma 0>, <&gpcdma 0>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 uartc: serial@c280000 {
  compatible = "nvidia,tegra186-uart", "nvidia,tegra20-uart";
  reg = <0x0 0x0c280000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 114 4>;
  clocks = <&bpmp 215>;
  clock-names = "serial";
  resets = <&bpmp 49>;
  reset-names = "serial";
  status = "disabled";
 };

 uartg: serial@c290000 {
  compatible = "nvidia,tegra186-uart", "nvidia,tegra20-uart";
  reg = <0x0 0x0c290000 0x0 0x40>;
  reg-shift = <2>;
  interrupts = <0 118 4>;
  clocks = <&bpmp 216>;
  clock-names = "serial";
  resets = <&bpmp 112>;
  reset-names = "serial";
  status = "disabled";
 };

 rtc: rtc@c2a0000 {
  compatible = "nvidia,tegra186-rtc", "nvidia,tegra20-rtc";
  reg = <0 0x0c2a0000 0 0x10000>;
  interrupt-parent = <&pmc>;
  interrupts = <73 4>;
  clocks = <&bpmp 608>;
  clock-names = "rtc";
  status = "disabled";
 };

 gpio_aon: gpio@c2f0000 {
  compatible = "nvidia,tegra186-gpio-aon";
  reg-names = "security", "gpio";
  reg = <0x0 0xc2f0000 0x0 0x1000>,
        <0x0 0xc2f1000 0x0 0x1000>;
  interrupts = <0 60 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 pwm4: pwm@c340000 {
  compatible = "nvidia,tegra186-pwm";
  reg = <0x0 0xc340000 0x0 0x10000>;
  clocks = <&bpmp 225>;
  resets = <&bpmp 102>;
  reset-names = "pwm";
  status = "disabled";
  #pwm-cells = <2>;
 };

 pmc: pmc@c360000 {
  compatible = "nvidia,tegra186-pmc";
  reg = <0 0x0c360000 0 0x10000>,
        <0 0x0c370000 0 0x10000>,
        <0 0x0c380000 0 0x10000>,
        <0 0x0c390000 0 0x10000>;
  reg-names = "pmc", "wake", "aotag", "scratch";

  #interrupt-cells = <2>;
  interrupt-controller;

  sdmmc1_1v8: sdmmc1-1v8 {
   pins = "sdmmc1-hv";
   power-source = <0>;
  };

  sdmmc1_3v3: sdmmc1-3v3 {
   pins = "sdmmc1-hv";
   power-source = <1>;
  };

  sdmmc2_1v8: sdmmc2-1v8 {
   pins = "sdmmc2-hv";
   power-source = <0>;
  };

  sdmmc2_3v3: sdmmc2-3v3 {
   pins = "sdmmc2-hv";
   power-source = <1>;
  };

  sdmmc3_1v8: sdmmc3-1v8 {
   pins = "sdmmc3-hv";
   power-source = <0>;
  };

  sdmmc3_3v3: sdmmc3-3v3 {
   pins = "sdmmc3-hv";
   power-source = <1>;
  };
 };

 ccplex@e000000 {
  compatible = "nvidia,tegra186-ccplex-cluster";
  reg = <0x0 0x0e000000 0x0 0x400000>;

  nvidia,bpmp = <&bpmp>;
 };

 pcie@10003000 {
  compatible = "nvidia,tegra186-pcie";
  power-domains = <&bpmp 9>;
  device_type = "pci";
  reg = <0x0 0x10003000 0x0 0x00000800>,
        <0x0 0x10003800 0x0 0x00000800>,
        <0x0 0x40000000 0x0 0x10000000>;
  reg-names = "pads", "afi", "cs";

  interrupts = <0 72 4>,
        <0 73 4>;
  interrupt-names = "intr", "msi";

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 72 4>;

  bus-range = <0x00 0xff>;
  #address-cells = <3>;
  #size-cells = <2>;

  ranges = <0x02000000 0 0x10000000 0x0 0x10000000 0 0x00001000>,
    <0x02000000 0 0x10001000 0x0 0x10001000 0 0x00001000>,
    <0x02000000 0 0x10004000 0x0 0x10004000 0 0x00001000>,
    <0x01000000 0 0x0 0x0 0x50000000 0 0x00010000>,
    <0x02000000 0 0x50100000 0x0 0x50100000 0 0x07f00000>,
    <0x42000000 0 0x58000000 0x0 0x58000000 0 0x28000000>;

  clocks = <&bpmp 3>,
    <&bpmp 4>,
    <&bpmp 512>;
  clock-names = "pex", "afi", "pll_e";

  resets = <&bpmp 29>,
    <&bpmp 1>,
    <&bpmp 30>;
  reset-names = "pex", "afi", "pcie_x";

  interconnects = <&mc 0x0e &emc>,
    <&mc 0x31 &emc>;
  interconnect-names = "dma-mem", "write";

  iommus = <&smmu 0x11>;
  iommu-map = <0x0 &smmu 0x11 0x1000>;
  iommu-map-mask = <0x0>;

  status = "disabled";

  pci@1,0 {
   device_type = "pci";
   assigned-addresses = <0x82000800 0 0x10000000 0 0x1000>;
   reg = <0x000800 0 0 0 0>;
   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   ranges;

   nvidia,num-lanes = <2>;
  };

  pci@2,0 {
   device_type = "pci";
   assigned-addresses = <0x82001000 0 0x10001000 0 0x1000>;
   reg = <0x001000 0 0 0 0>;
   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   ranges;

   nvidia,num-lanes = <1>;
  };

  pci@3,0 {
   device_type = "pci";
   assigned-addresses = <0x82001800 0 0x10004000 0 0x1000>;
   reg = <0x001800 0 0 0 0>;
   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   ranges;

   nvidia,num-lanes = <1>;
  };
 };

 smmu: iommu@12000000 {
  compatible = "nvidia,tegra186-smmu", "nvidia,smmu-500";
  reg = <0 0x12000000 0 0x800000>;
  interrupts = <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>,
        <0 170 4>;
  stream-match-mask = <0x7f80>;
  #global-interrupts = <1>;
  #iommu-cells = <1>;

  nvidia,memory-controller = <&mc>;
 };

 host1x@13e00000 {
  compatible = "nvidia,tegra186-host1x";
  reg = <0x0 0x13e00000 0x0 0x10000>,
        <0x0 0x13e10000 0x0 0x10000>;
  reg-names = "hypervisor", "vm";
  interrupts = <0 265 4>,
               <0 263 4>;
  interrupt-names = "syncpt", "host1x";
  clocks = <&bpmp 57>;
  clock-names = "host1x";
  resets = <&bpmp 18>;
  reset-names = "host1x";

  #address-cells = <1>;
  #size-cells = <1>;

  ranges = <0x15000000 0x0 0x15000000 0x01000000>;

  interconnects = <&mc 0x16 &emc>;
  interconnect-names = "dma-mem";

  iommus = <&smmu 0x01>;


  iommu-map = <0 &smmu 0x38 1>,
       <1 &smmu 0x39 1>,
       <2 &smmu 0x3a 1>,
       <3 &smmu 0x3b 1>,
       <4 &smmu 0x3c 1>,
       <5 &smmu 0x3d 1>,
       <6 &smmu 0x3e 1>,
       <7 &smmu 0x3f 1>;

  dpaux1: dpaux@15040000 {
   compatible = "nvidia,tegra186-dpaux";
   reg = <0x15040000 0x10000>;
   interrupts = <0 160 4>;
   clocks = <&bpmp 95>,
     <&bpmp 523>;
   clock-names = "dpaux", "parent";
   resets = <&bpmp 124>;
   reset-names = "dpaux";
   status = "disabled";

   power-domains = <&bpmp 2>;

   state_dpaux1_aux: pinmux-aux {
    groups = "dpaux-io";
    function = "aux";
   };

   state_dpaux1_i2c: pinmux-i2c {
    groups = "dpaux-io";
    function = "i2c";
   };

   state_dpaux1_off: pinmux-off {
    groups = "dpaux-io";
    function = "off";
   };

   i2c-bus {
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  display-hub@15200000 {
   compatible = "nvidia,tegra186-display";
   reg = <0x15200000 0x00040000>;
   resets = <&bpmp 92>,
     <&bpmp 93>,
     <&bpmp 94>,
     <&bpmp 95>,
     <&bpmp 96>,
     <&bpmp 97>,
     <&bpmp 98>;
   reset-names = "misc", "wgrp0", "wgrp1", "wgrp2",
          "wgrp3", "wgrp4", "wgrp5";
   clocks = <&bpmp 156>,
     <&bpmp 157>,
     <&bpmp 158>;
   clock-names = "disp", "dsc", "hub";
   status = "disabled";

   power-domains = <&bpmp 2>;

   #address-cells = <1>;
   #size-cells = <1>;

   ranges = <0x15200000 0x15200000 0x40000>;

   display@15200000 {
    compatible = "nvidia,tegra186-dc";
    reg = <0x15200000 0x10000>;
    interrupts = <0 153 4>;
    clocks = <&bpmp 155>;
    clock-names = "dc";
    resets = <&bpmp 89>;
    reset-names = "dc";

    power-domains = <&bpmp 2>;
    interconnects = <&mc 0x92 &emc>,
      <&mc 0xa1 &emc>;
    interconnect-names = "dma-mem", "read-1";
    iommus = <&smmu 0x09>;

    nvidia,outputs = <&dsia &dsib &sor0 &sor1>;
    nvidia,head = <0>;
   };

   display@15210000 {
    compatible = "nvidia,tegra186-dc";
    reg = <0x15210000 0x10000>;
    interrupts = <0 154 4>;
    clocks = <&bpmp 159>;
    clock-names = "dc";
    resets = <&bpmp 90>;
    reset-names = "dc";

    power-domains = <&bpmp 3>;
    interconnects = <&mc 0x92 &emc>,
      <&mc 0xa1 &emc>;
    interconnect-names = "dma-mem", "read-1";
    iommus = <&smmu 0x09>;

    nvidia,outputs = <&dsia &dsib &sor0 &sor1>;
    nvidia,head = <1>;
   };

   display@15220000 {
    compatible = "nvidia,tegra186-dc";
    reg = <0x15220000 0x10000>;
    interrupts = <0 155 4>;
    clocks = <&bpmp 160>;
    clock-names = "dc";
    resets = <&bpmp 91>;
    reset-names = "dc";

    power-domains = <&bpmp 4>;
    interconnects = <&mc 0x92 &emc>,
      <&mc 0xa1 &emc>;
    interconnect-names = "dma-mem", "read-1";
    iommus = <&smmu 0x09>;

    nvidia,outputs = <&sor0 &sor1>;
    nvidia,head = <2>;
   };
  };

  dsia: dsi@15300000 {
   compatible = "nvidia,tegra186-dsi";
   reg = <0x15300000 0x10000>;
   interrupts = <0 20 4>;
   clocks = <&bpmp 115>,
     <&bpmp 117>,
     <&bpmp 518>;
   clock-names = "dsi", "lp", "parent";
   resets = <&bpmp 6>;
   reset-names = "dsi";
   status = "disabled";

   power-domains = <&bpmp 2>;
  };

  vic@15340000 {
   compatible = "nvidia,tegra186-vic";
   reg = <0x15340000 0x40000>;
   interrupts = <0 206 4>;
   clocks = <&bpmp 127>;
   clock-names = "vic";
   resets = <&bpmp 52>;
   reset-names = "vic";

   power-domains = <&bpmp 12>;
   interconnects = <&mc 0x6c &emc>,
     <&mc 0x6d &emc>;
   interconnect-names = "dma-mem", "write";
   iommus = <&smmu 0x03>;
  };

  nvjpg@15380000 {
   compatible = "nvidia,tegra186-nvjpg";
   reg = <0x15380000 0x40000>;
   clocks = <&bpmp 130>;
   clock-names = "nvjpg";
   resets = <&bpmp 127>;
   reset-names = "nvjpg";

   power-domains = <&bpmp 7>;
   interconnects = <&mc 0x7e &emc>,
     <&mc 0x7f &emc>;
   interconnect-names = "dma-mem", "write";
   iommus = <&smmu 0x08>;
  };

  dsib: dsi@15400000 {
   compatible = "nvidia,tegra186-dsi";
   reg = <0x15400000 0x10000>;
   interrupts = <0 21 4>;
   clocks = <&bpmp 118>,
     <&bpmp 119>,
     <&bpmp 518>;
   clock-names = "dsi", "lp", "parent";
   resets = <&bpmp 7>;
   reset-names = "dsi";
   status = "disabled";

   power-domains = <&bpmp 2>;
  };

  nvdec@15480000 {
   compatible = "nvidia,tegra186-nvdec";
   reg = <0x15480000 0x40000>;
   clocks = <&bpmp 129>;
   clock-names = "nvdec";
   resets = <&bpmp 125>;
   reset-names = "nvdec";

   power-domains = <&bpmp 6>;
   interconnects = <&mc 0x78 &emc>,
     <&mc 0xa3 &emc>,
     <&mc 0x79 &emc>;
   interconnect-names = "dma-mem", "read-1", "write";
   iommus = <&smmu 0x06>;
  };

  nvenc@154c0000 {
   compatible = "nvidia,tegra186-nvenc";
   reg = <0x154c0000 0x40000>;
   clocks = <&bpmp 131>;
   clock-names = "nvenc";
   resets = <&bpmp 126>;
   reset-names = "nvenc";

   power-domains = <&bpmp 8>;
   interconnects = <&mc 0x1c &emc>,
     <&mc 0x2b &emc>;
   interconnect-names = "dma-mem", "write";
   iommus = <&smmu 0x07>;
  };

  sor0: sor@15540000 {
   compatible = "nvidia,tegra186-sor";
   reg = <0x15540000 0x10000>;
   interrupts = <0 157 4>;
   clocks = <&bpmp 97>,
     <&bpmp 296>,
     <&bpmp 519>,
     <&bpmp 523>,
     <&bpmp 39>,
     <&bpmp 615>;
   clock-names = "sor", "out", "parent", "dp", "safe",
          "pad";
   resets = <&bpmp 39>;
   reset-names = "sor";
   pinctrl-0 = <&state_dpaux_aux>;
   pinctrl-1 = <&state_dpaux_i2c>;
   pinctrl-2 = <&state_dpaux_off>;
   pinctrl-names = "aux", "i2c", "off";
   status = "disabled";

   power-domains = <&bpmp 2>;
   nvidia,interface = <0>;
  };

  sor1: sor@15580000 {
   compatible = "nvidia,tegra186-sor";
   reg = <0x15580000 0x10000>;
   interrupts = <0 158 4>;
   clocks = <&bpmp 93>,
     <&bpmp 297>,
     <&bpmp 528>,
     <&bpmp 523>,
     <&bpmp 39>,
     <&bpmp 616>;
   clock-names = "sor", "out", "parent", "dp", "safe",
          "pad";
   resets = <&bpmp 108>;
   reset-names = "sor";
   pinctrl-0 = <&state_dpaux1_aux>;
   pinctrl-1 = <&state_dpaux1_i2c>;
   pinctrl-2 = <&state_dpaux1_off>;
   pinctrl-names = "aux", "i2c", "off";
   status = "disabled";

   power-domains = <&bpmp 2>;
   nvidia,interface = <1>;
  };

  dpaux: dpaux@155c0000 {
   compatible = "nvidia,tegra186-dpaux";
   reg = <0x155c0000 0x10000>;
   interrupts = <0 159 4>;
   clocks = <&bpmp 96>,
     <&bpmp 523>;
   clock-names = "dpaux", "parent";
   resets = <&bpmp 5>;
   reset-names = "dpaux";
   status = "disabled";

   power-domains = <&bpmp 2>;

   state_dpaux_aux: pinmux-aux {
    groups = "dpaux-io";
    function = "aux";
   };

   state_dpaux_i2c: pinmux-i2c {
    groups = "dpaux-io";
    function = "i2c";
   };

   state_dpaux_off: pinmux-off {
    groups = "dpaux-io";
    function = "off";
   };

   i2c-bus {
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  padctl@15880000 {
   compatible = "nvidia,tegra186-dsi-padctl";
   reg = <0x15880000 0x10000>;
   resets = <&bpmp 6>;
   reset-names = "dsi";
   status = "disabled";
  };

  dsic: dsi@15900000 {
   compatible = "nvidia,tegra186-dsi";
   reg = <0x15900000 0x10000>;
   interrupts = <0 22 4>;
   clocks = <&bpmp 231>,
     <&bpmp 232>,
     <&bpmp 518>;
   clock-names = "dsi", "lp", "parent";
   resets = <&bpmp 63>;
   reset-names = "dsi";
   status = "disabled";

   power-domains = <&bpmp 2>;
  };

  dsid: dsi@15940000 {
   compatible = "nvidia,tegra186-dsi";
   reg = <0x15940000 0x10000>;
   interrupts = <0 23 4>;
   clocks = <&bpmp 233>,
     <&bpmp 234>,
     <&bpmp 518>;
   clock-names = "dsi", "lp", "parent";
   resets = <&bpmp 64>;
   reset-names = "dsi";
   status = "disabled";

   power-domains = <&bpmp 2>;
  };
 };

 gpu@17000000 {
  compatible = "nvidia,gp10b";
  reg = <0x0 0x17000000 0x0 0x1000000>,
        <0x0 0x18000000 0x0 0x1000000>;
  interrupts = <0 70 4>,
        <0 71 4>;
  interrupt-names = "stall", "nonstall";

  clocks = <&bpmp 310>,
    <&bpmp 1>;
  clock-names = "gpu", "pwr";
  resets = <&bpmp 14>;
  reset-names = "gpu";
  status = "disabled";

  power-domains = <&bpmp 43>;
  interconnects = <&mc 0x58 &emc>,
    <&mc 0x59 &emc>,
    <&mc 0x88 &emc>,
    <&mc 0x89 &emc>;
  interconnect-names = "dma-mem", "write-0", "read-1", "write-1";
 };

 sram@30000000 {
  compatible = "nvidia,tegra186-sysram", "mmio-sram";
  reg = <0x0 0x30000000 0x0 0x50000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x30000000 0x50000>;
  no-memory-wc;

  cpu_bpmp_tx: sram@4e000 {
   reg = <0x4e000 0x1000>;
   label = "cpu-bpmp-tx";
   pool;
  };

  cpu_bpmp_rx: sram@4f000 {
   reg = <0x4f000 0x1000>;
   label = "cpu-bpmp-rx";
   pool;
  };
 };

 bpmp: bpmp {
  compatible = "nvidia,tegra186-bpmp";
  interconnects = <&mc 0x93 &emc>,
    <&mc 0x94 &emc>,
    <&mc 0x95 &emc>,
    <&mc 0x96 &emc>;
  interconnect-names = "read", "write", "dma-mem", "dma-write";
  iommus = <&smmu 0x32>;
  mboxes = <&hsp_top0 0x0
        19>;
  shmem = <&cpu_bpmp_tx>, <&cpu_bpmp_rx>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  #power-domain-cells = <1>;

  bpmp_i2c: i2c {
   compatible = "nvidia,tegra186-bpmp-i2c";
   nvidia,bpmp-bus-id = <5>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  bpmp_thermal: thermal {
   compatible = "nvidia,tegra186-bpmp-thermal";
   #thermal-sensor-cells = <1>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  denver_0: cpu@0 {
   compatible = "nvidia,tegra186-denver";
   device_type = "cpu";
   i-cache-size = <0x20000>;
   i-cache-line-size = <64>;
   i-cache-sets = <512>;
   d-cache-size = <0x10000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_DENVER>;
   reg = <0x000>;
  };

  denver_1: cpu@1 {
   compatible = "nvidia,tegra186-denver";
   device_type = "cpu";
   i-cache-size = <0x20000>;
   i-cache-line-size = <64>;
   i-cache-sets = <512>;
   d-cache-size = <0x10000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_DENVER>;
   reg = <0x001>;
  };

  ca57_0: cpu@2 {
   compatible = "arm,cortex-a57";
   device_type = "cpu";
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_A57>;
   reg = <0x100>;
  };

  ca57_1: cpu@3 {
   compatible = "arm,cortex-a57";
   device_type = "cpu";
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_A57>;
   reg = <0x101>;
  };

  ca57_2: cpu@4 {
   compatible = "arm,cortex-a57";
   device_type = "cpu";
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_A57>;
   reg = <0x102>;
  };

  ca57_3: cpu@5 {
   compatible = "arm,cortex-a57";
   device_type = "cpu";
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_A57>;
   reg = <0x103>;
  };

  L2_DENVER: l2-cache0 {
   compatible = "cache";
   cache-unified;
   cache-level = <2>;
   cache-size = <0x200000>;
   cache-line-size = <64>;
   cache-sets = <2048>;
  };

  L2_A57: l2-cache1 {
   compatible = "cache";
   cache-unified;
   cache-level = <2>;
   cache-size = <0x200000>;
   cache-line-size = <64>;
   cache-sets = <2048>;
  };
 };

 pmu-a57 {
  compatible = "arm,cortex-a57-pmu";
  interrupts = <0 296 4>,
        <0 297 4>,
        <0 298 4>,
        <0 299 4>;
  interrupt-affinity = <&ca57_0 &ca57_1 &ca57_2 &ca57_3>;
 };

 pmu-denver {
  compatible = "nvidia,denver-pmu";
  interrupts = <0 320 4>,
        <0 321 4>;
  interrupt-affinity = <&denver_0 &denver_1>;
 };

 sound {
  status = "disabled";

  clocks = <&bpmp 271>,
    <&bpmp 246>;
  clock-names = "pll_a", "plla_out0";
  assigned-clocks = <&bpmp 271>,
      <&bpmp 246>,
      <&bpmp 124>;
  assigned-clock-parents = <0>,
      <&bpmp 271>,
      <&bpmp 246>;





  assigned-clock-rates = <258000000>;

  iommus = <&smmu 0x1e>;
 };

 thermal-zones {

  cpu-thermal {
   polling-delay = <0>;
   polling-delay-passive = <1000>;

   thermal-sensors = <&bpmp_thermal 2>;

   trips {
    critical {
     temperature = <101000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
   };
  };


  aux-thermal {
   polling-delay = <0>;
   polling-delay-passive = <1000>;

   thermal-sensors = <&bpmp_thermal 4>;

   trips {
    critical {
     temperature = <101000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
   };
  };

  gpu-thermal {
   polling-delay = <0>;
   polling-delay-passive = <1000>;

   thermal-sensors = <&bpmp_thermal 3>;

   trips {
    critical {
     temperature = <101000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
   };
  };

  pll-thermal {
   polling-delay = <0>;
   polling-delay-passive = <1000>;

   thermal-sensors = <&bpmp_thermal 5>;

   trips {
    critical {
     temperature = <101000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
   };
  };

  ao-thermal {
   polling-delay = <0>;
   polling-delay-passive = <1000>;

   thermal-sensors = <&bpmp_thermal 6>;

   trips {
    critical {
     temperature = <101000>;
     hysteresis = <0>;
     type = "critical";
    };
   };

   cooling-maps {
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13
    ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14
    ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11
    ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10
    ((((1 << (4)) - 1) << 8) | 8)>;
  interrupt-parent = <&gic>;
  always-on;
 };
};
# 9 "arch/arm64/boot/dts/nvidia/tegra186-p3509-0000+p3636-0001.dts" 2

/ {
 model = "NVIDIA Jetson TX2 NX Developer Kit";
 compatible = "nvidia,p3509-0000+p3636-0001", "nvidia,tegra186";

 aliases {
  ethernet0 = "/ethernet@2490000";
  i2c0 = "/bpmp/i2c";
  i2c1 = "/i2c@3160000";
  i2c2 = "/i2c@c240000";
  i2c3 = "/i2c@3180000";
  i2c4 = "/i2c@3190000";
  i2c5 = "/i2c@31c0000";
  i2c6 = "/i2c@c250000";
  i2c7 = "/i2c@31e0000";
  mmc0 = "/mmc@3460000";
  serial0 = &uarta;
 };

 chosen {
  bootargs = "earlycon console=ttyS0,115200n8";
  stdout-path = "serial0:115200n8";
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x0 0x70000000>;
 };

 ethernet@2490000 {
  status = "okay";

  phy-reset-gpios = <&gpio_aon ((5 * 8) + 6) 1>;
  phy-handle = <&phy>;
  phy-mode = "rgmii-id";

  mdio {
   #address-cells = <1>;
   #size-cells = <0>;

   phy: ethernet-phy@0 {
    compatible = "ethernet-phy-ieee802.3-c22";
    reg = <0x0>;
    interrupt-parent = <&gpio_aon>;
    interrupts = <((5 * 8) + 7) 8>;
    #phy-cells = <0>;
   };
  };
 };

 aconnect@2900000 {
  status = "okay";

  ahub@2900800 {
   status = "okay";

   i2s@2901000 {
    status = "okay";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      i2s1_cif_ep: endpoint {
       remote-endpoint = <&xbar_i2s1_ep>;
      };
     };

     i2s1_port: port@1 {
      reg = <1>;

      i2s1_dap_ep: endpoint {
       dai-format = "i2s";

      };
     };
    };
   };

   i2s@2901200 {
    status = "okay";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      i2s3_cif_ep: endpoint {
       remote-endpoint = <&xbar_i2s3_ep>;
      };
     };

     i2s3_port: port@1 {
      reg = <1>;

      i2s3_dap_ep: endpoint {
       dai-format = "i2s";

      };
     };
    };
   };

   dmic@2904000 {
    status = "okay";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      dmic1_cif_ep: endpoint {
       remote-endpoint = <&xbar_dmic1_ep>;
      };
     };

     dmic1_port: port@1 {
      reg = <1>;

      dmic1_dap_ep: endpoint {

      };
     };
    };
   };

   dmic@2904100 {
    status = "okay";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      dmic2_cif_ep: endpoint {
       remote-endpoint = <&xbar_dmic2_ep>;
      };
     };

     dmic2_port: port@1 {
      reg = <1>;

      dmic2_dap_ep: endpoint {

      };
     };
    };
   };

   admaif@290f000 {
    status = "okay";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     admaif0_port: port@0 {
      reg = <0x0>;

      admaif0_ep: endpoint {
       remote-endpoint = <&xbar_admaif0_ep>;
      };
     };

     admaif1_port: port@1 {
      reg = <0x1>;

      admaif1_ep: endpoint {
       remote-endpoint = <&xbar_admaif1_ep>;
      };
     };

     admaif2_port: port@2 {
      reg = <0x2>;

      admaif2_ep: endpoint {
       remote-endpoint = <&xbar_admaif2_ep>;
      };
     };

     admaif3_port: port@3 {
      reg = <0x3>;

      admaif3_ep: endpoint {
       remote-endpoint = <&xbar_admaif3_ep>;
      };
     };

     admaif4_port: port@4 {
      reg = <0x4>;

      admaif4_ep: endpoint {
       remote-endpoint = <&xbar_admaif4_ep>;
      };
     };

     admaif5_port: port@5 {
      reg = <0x5>;

      admaif5_ep: endpoint {
       remote-endpoint = <&xbar_admaif5_ep>;
      };
     };

     admaif6_port: port@6 {
      reg = <0x6>;

      admaif6_ep: endpoint {
       remote-endpoint = <&xbar_admaif6_ep>;
      };
     };

     admaif7_port: port@7 {
      reg = <0x7>;

      admaif7_ep: endpoint {
       remote-endpoint = <&xbar_admaif7_ep>;
      };
     };

     admaif8_port: port@8 {
      reg = <0x8>;

      admaif8_ep: endpoint {
       remote-endpoint = <&xbar_admaif8_ep>;
      };
     };

     admaif9_port: port@9 {
      reg = <0x9>;

      admaif9_ep: endpoint {
       remote-endpoint = <&xbar_admaif9_ep>;
      };
     };

     admaif10_port: port@a {
      reg = <0xa>;

      admaif10_ep: endpoint {
       remote-endpoint = <&xbar_admaif10_ep>;
      };
     };

     admaif11_port: port@b {
      reg = <0xb>;

      admaif11_ep: endpoint {
       remote-endpoint = <&xbar_admaif11_ep>;
      };
     };

     admaif12_port: port@c {
      reg = <0xc>;

      admaif12_ep: endpoint {
       remote-endpoint = <&xbar_admaif12_ep>;
      };
     };

     admaif13_port: port@d {
      reg = <0xd>;

      admaif13_ep: endpoint {
       remote-endpoint = <&xbar_admaif13_ep>;
      };
     };

     admaif14_port: port@e {
      reg = <0xe>;

      admaif14_ep: endpoint {
       remote-endpoint = <&xbar_admaif14_ep>;
      };
     };

     admaif15_port: port@f {
      reg = <0xf>;

      admaif15_ep: endpoint {
       remote-endpoint = <&xbar_admaif15_ep>;
      };
     };

     admaif16_port: port@10 {
      reg = <0x10>;

      admaif16_ep: endpoint {
       remote-endpoint = <&xbar_admaif16_ep>;
      };
     };

     admaif17_port: port@11 {
      reg = <0x11>;

      admaif17_ep: endpoint {
       remote-endpoint = <&xbar_admaif17_ep>;
      };
     };

     admaif18_port: port@12 {
      reg = <0x12>;

      admaif18_ep: endpoint {
       remote-endpoint = <&xbar_admaif18_ep>;
      };
     };

     admaif19_port: port@13 {
      reg = <0x13>;

      admaif19_ep: endpoint {
       remote-endpoint = <&xbar_admaif19_ep>;
      };
     };
    };
   };

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0x0>;

     xbar_admaif0_ep: endpoint {
      remote-endpoint = <&admaif0_ep>;
     };
    };

    port@1 {
     reg = <0x1>;

     xbar_admaif1_ep: endpoint {
      remote-endpoint = <&admaif1_ep>;
     };
    };

    port@2 {
     reg = <0x2>;

     xbar_admaif2_ep: endpoint {
      remote-endpoint = <&admaif2_ep>;
     };
    };

    port@3 {
     reg = <0x3>;

     xbar_admaif3_ep: endpoint {
      remote-endpoint = <&admaif3_ep>;
     };
    };

    port@4 {
     reg = <0x4>;

     xbar_admaif4_ep: endpoint {
      remote-endpoint = <&admaif4_ep>;
     };
    };

    port@5 {
     reg = <0x5>;

     xbar_admaif5_ep: endpoint {
      remote-endpoint = <&admaif5_ep>;
     };
    };

    port@6 {
     reg = <0x6>;

     xbar_admaif6_ep: endpoint {
      remote-endpoint = <&admaif6_ep>;
     };
    };

    port@7 {
     reg = <0x7>;

     xbar_admaif7_ep: endpoint {
      remote-endpoint = <&admaif7_ep>;
     };
    };

    port@8 {
     reg = <0x8>;

     xbar_admaif8_ep: endpoint {
      remote-endpoint = <&admaif8_ep>;
     };
    };

    port@9 {
     reg = <0x9>;

     xbar_admaif9_ep: endpoint {
      remote-endpoint = <&admaif9_ep>;
     };
    };

    port@a {
     reg = <0xa>;

     xbar_admaif10_ep: endpoint {
      remote-endpoint = <&admaif10_ep>;
     };
    };

    port@b {
     reg = <0xb>;

     xbar_admaif11_ep: endpoint {
      remote-endpoint = <&admaif11_ep>;
     };
    };

    port@c {
     reg = <0xc>;

     xbar_admaif12_ep: endpoint {
      remote-endpoint = <&admaif12_ep>;
     };
    };

    port@d {
     reg = <0xd>;

     xbar_admaif13_ep: endpoint {
      remote-endpoint = <&admaif13_ep>;
     };
    };

    port@e {
     reg = <0xe>;

     xbar_admaif14_ep: endpoint {
      remote-endpoint = <&admaif14_ep>;
     };
    };

    port@f {
     reg = <0xf>;

     xbar_admaif15_ep: endpoint {
      remote-endpoint = <&admaif15_ep>;
     };
    };

    port@10 {
     reg = <0x10>;

     xbar_admaif16_ep: endpoint {
      remote-endpoint = <&admaif16_ep>;
     };
    };

    port@11 {
     reg = <0x11>;

     xbar_admaif17_ep: endpoint {
      remote-endpoint = <&admaif17_ep>;
     };
    };

    port@12 {
     reg = <0x12>;

     xbar_admaif18_ep: endpoint {
      remote-endpoint = <&admaif18_ep>;
     };
    };

    port@13 {
     reg = <0x13>;

     xbar_admaif19_ep: endpoint {
      remote-endpoint = <&admaif19_ep>;
     };
    };

    xbar_i2s1_port: port@14 {
     reg = <0x14>;

     xbar_i2s1_ep: endpoint {
      remote-endpoint = <&i2s1_cif_ep>;
     };
    };

    xbar_i2s3_port: port@16 {
     reg = <0x16>;

     xbar_i2s3_ep: endpoint {
      remote-endpoint = <&i2s3_cif_ep>;
     };
    };

    xbar_dmic1_port: port@1a {
     reg = <0x1a>;

     xbar_dmic1_ep: endpoint {
      remote-endpoint = <&dmic1_cif_ep>;
     };
    };

    xbar_dmic2_port: port@1b {
     reg = <0x1b>;

     xbar_dmic2_ep: endpoint {
      remote-endpoint = <&dmic2_cif_ep>;
     };
    };
   };
  };

  dma-controller@2930000 {
   status = "okay";
  };

  interrupt-controller@2a40000 {
   status = "okay";
  };
 };

 memory-controller@2c00000 {
  status = "okay";
 };

 timer@3010000 {
  status = "okay";
 };

 serial@3100000 {
  status = "okay";
 };

 i2c@3160000 {
  status = "okay";
 };

 i2c@3180000 {
  status = "okay";

  power-monitor@40 {
   compatible = "ti,ina3221";
   reg = <0x40>;
   #address-cells = <1>;
   #size-cells = <0>;

   input@0 {
    reg = <0>;
    label = "VDD_IN";
    shunt-resistor-micro-ohms = <5>;
   };

   input@1 {
    reg = <1>;
    label = "VDD_CPU_GPU";
    shunt-resistor-micro-ohms = <5>;
   };

   input@2 {
    reg = <2>;
    label = "VDD_SOC";
    shunt-resistor-micro-ohms = <5>;
   };
  };
 };

 ddc: i2c@3190000 {
  status = "okay";
 };

 i2c@31c0000 {
  status = "okay";
 };

 i2c@31e0000 {
  status = "okay";
 };


 mmc@3460000 {
  status = "okay";
  bus-width = <8>;
  non-removable;

  vqmmc-supply = <&vdd_1v8_ap>;
  vmmc-supply = <&vdd_3v3_sys>;
 };

 hda@3510000 {
  nvidia,model = "NVIDIA Jetson TX2 NX HDA";
  status = "okay";
 };

 padctl@3520000 {
  status = "okay";

  avdd-pll-erefeut-supply = <&vdd_1v8_pll>;
  avdd-usb-supply = <&vdd_3v3_sys>;
  vclamp-usb-supply = <&vdd_1v8>;
  vddio-hsic-supply = <&gnd>;

  pads {
   usb2 {
    status = "okay";

    lanes {
     micro_b: usb2-0 {
      nvidia,function = "xusb";
      status = "okay";
     };

     usb2-1 {
      nvidia,function = "xusb";
      status = "okay";
     };

     usb2-2 {
      nvidia,function = "xusb";
      status = "okay";
     };
    };
   };

   usb3 {
    status = "okay";

    lanes {
     usb3-1 {
      nvidia,function = "xusb";
      status = "okay";
     };
    };
   };
  };

  ports {
   usb2-0 {
    status = "okay";
    mode = "otg";
    vbus-supply = <&vdd_5v0_sys>;
    usb-role-switch;

    connector {
     compatible = "gpio-usb-b-connector",
           "usb-b-connector";
     label = "micro-USB";
     type = "micro";
     vbus-gpios = <&gpio
            ((11 * 8) + 4)
            1>;
     id-gpios = <&pmic 0 0>;
    };
   };

   usb2-1 {
    status = "okay";
    mode = "host";

    vbus-supply = <&vdd_5v0_sys>;
   };

   usb2-2 {
    status = "okay";
    mode = "host";

    vbus-supply = <&vdd_5v0_sys>;
   };

   usb3-1 {
    nvidia,usb2-companion = <1>;
    vbus-supply = <&vdd_5v0_sys>;
    status = "okay";
   };
  };
 };

 usb@3530000 {
  status = "okay";

  phys = <&{/padctl@3520000/pads/usb2/lanes/usb2-0}>,
         <&{/padctl@3520000/pads/usb2/lanes/usb2-1}>,
         <&{/padctl@3520000/pads/usb2/lanes/usb2-2}>,
         <&{/padctl@3520000/pads/usb3/lanes/usb3-1}>;
  phy-names = "usb2-0", "usb2-1", "usb2-2", "usb3-1";
 };

 usb@3550000 {
  status = "okay";

  phys = <&micro_b>;
  phy-names = "usb2-0";
 };

 hsp@3c00000 {
  status = "okay";
 };

 i2c@c240000 {
  status = "okay";
 };

 i2c@c250000 {
  status = "okay";


  eeprom@50 {
   compatible = "atmel,24c02";
   reg = <0x50>;

   label = "module";
   vcc-supply = <&vdd_1v8>;
   address-width = <8>;
   pagesize = <8>;
   size = <256>;
   read-only;
  };


  eeprom@57 {
   compatible = "atmel,24c02";
   reg = <0x57>;

   label = "system";
   vcc-supply = <&vdd_1v8>;
   address-width = <8>;
   pagesize = <8>;
   size = <256>;
   read-only;
  };
 };

 rtc@c2a0000 {
  status = "okay";
 };

 pwm@c340000 {
  status = "okay";
 };

 pmc@c360000 {
  nvidia,invert-interrupt;
 };

 pcie@10003000 {
  status = "okay";

  dvdd-pex-supply = <&vdd_pex>;
  hvdd-pex-pll-supply = <&vdd_1v8>;
  hvdd-pex-supply = <&vdd_1v8>;
  vddio-pexctl-aud-supply = <&vdd_1v8>;

  pci@1,0 {
   nvidia,num-lanes = <2>;
   status = "okay";
  };

  pci@2,0 {
   nvidia,num-lanes = <1>;
   status = "disabled";
  };

  pci@3,0 {
   nvidia,num-lanes = <1>;
   status = "okay";
  };
 };

 host1x@13e00000 {
  status = "okay";

  dpaux@15040000 {
   status = "okay";
  };

  display-hub@15200000 {
   status = "okay";
  };

  dsi@15300000 {
   status = "disabled";
  };


  sor@15540000 {
   status = "okay";

   avdd-io-hdmi-dp-supply = <&vdd_hdmi_1v05>;
   vdd-hdmi-dp-pll-supply = <&vdd_1v8_ap>;

   nvidia,dpaux = <&dpaux>;
  };


  sor@15580000 {
   status = "okay";

   avdd-io-hdmi-dp-supply = <&vdd_hdmi_1v05>;
   vdd-hdmi-dp-pll-supply = <&vdd_1v8_ap>;
   hdmi-supply = <&vdd_hdmi>;

   nvidia,ddc-i2c-bus = <&ddc>;
   nvidia,hpd-gpio = <&gpio ((15 * 8) + 1)
       1>;
  };

  dpaux@155c0000 {
   status = "okay";
  };
 };

 gpu@17000000 {
  status = "okay";
 };

 bpmp {
  i2c {
   status = "okay";

   pmic: pmic@3c {
    compatible = "maxim,max77620";
    reg = <0x3c>;

    interrupt-parent = <&pmc>;
    interrupts = <24 8>;
    #interrupt-cells = <2>;
    interrupt-controller;

    #gpio-cells = <2>;
    gpio-controller;

    pinctrl-names = "default";
    pinctrl-0 = <&max77620_default>;

    fps {
     fps0 {
      maxim,fps-event-source = <0>;
      maxim,shutdown-fps-time-period-us = <640>;
     };

     fps1 {
      maxim,fps-event-source = <1>;
      maxim,shutdown-fps-time-period-us = <640>;
     };

     fps2 {
      maxim,fps-event-source = <0>;
      maxim,shutdown-fps-time-period-us = <640>;
     };
    };

    max77620_default: pinmux {
     gpio0 {
      pins = "gpio0";
      function = "gpio";
     };

     gpio1 {
      pins = "gpio1";
      function = "fps-out";
      maxim,active-fps-source = <0>;
     };

     gpio2 {
      pins = "gpio2";
      function = "fps-out";
      maxim,active-fps-source = <1>;
     };

     gpio3 {
      pins = "gpio3";
      function = "fps-out";
      maxim,active-fps-source = <1>;
     };

     gpio4 {
      pins = "gpio4";
      function = "32k-out1";
      drive-push-pull = <1>;
     };

     gpio5 {
      pins = "gpio5";
      function = "gpio";
      drive-push-pull = <0>;
     };

     gpio6 {
      pins = "gpio6";
      function = "gpio";
      drive-push-pull = <1>;
     };

     gpio7 {
      pins = "gpio7";
      function = "gpio";
      drive-push-pull = <1>;
     };
    };

    regulators {
     in-sd0-supply = <&vdd_5v0_sys>;
     in-sd1-supply = <&vdd_5v0_sys>;
     in-sd2-supply = <&vdd_5v0_sys>;
     in-sd3-supply = <&vdd_5v0_sys>;

     in-ldo0-1-supply = <&vdd_5v0_sys>;
     in-ldo2-supply = <&vdd_5v0_sys>;
     in-ldo3-5-supply = <&vdd_5v0_sys>;
     in-ldo4-6-supply = <&vdd_1v8>;
     in-ldo7-8-supply = <&avdd_dsi_csi>;

     sd0 {
      regulator-name = "VDD_DDR_1V1_PMIC";
      regulator-min-microvolt = <1100000>;
      regulator-max-microvolt = <1100000>;
      regulator-always-on;
      regulator-boot-on;
     };

     avdd_dsi_csi: sd1 {
      regulator-name = "AVDD_DSI_CSI_1V2";
      regulator-min-microvolt = <1200000>;
      regulator-max-microvolt = <1200000>;
     };

     vdd_1v8: sd2 {
      regulator-name = "VDD_1V8";
      regulator-min-microvolt = <1800000>;
      regulator-max-microvolt = <1800000>;
     };

     vdd_3v3_sys: sd3 {
      regulator-name = "VDD_3V3_SYS";
      regulator-min-microvolt = <3300000>;
      regulator-max-microvolt = <3300000>;
     };

     vdd_1v8_pll: ldo0 {
      regulator-name = "VDD_1V8_AP_PLL";
      regulator-min-microvolt = <1800000>;
      regulator-max-microvolt = <1800000>;
     };

     ldo2 {
      regulator-name = "VDDIO_3V3_AOHV";
      regulator-min-microvolt = <3300000>;
      regulator-max-microvolt = <3300000>;
      regulator-always-on;
      regulator-boot-on;
     };

     vddio_sdmmc1: ldo3 {
      regulator-name = "VDDIO_SDMMC1_AP";
      regulator-min-microvolt = <1800000>;
      regulator-max-microvolt = <3300000>;
     };

     ldo4 {
      regulator-name = "VDD_RTC";
      regulator-min-microvolt = <1000000>;
      regulator-max-microvolt = <1000000>;
     };

     vddio_sdmmc3: ldo5 {
      regulator-name = "VDDIO_SDMMC3_AP";
      regulator-min-microvolt = <2800000>;
      regulator-max-microvolt = <2800000>;
     };

     vdd_hdmi_1v05: ldo7 {
      regulator-name = "VDD_HDMI_1V05";
      regulator-min-microvolt = <1050000>;
      regulator-max-microvolt = <1050000>;
     };

     vdd_pex: ldo8 {
      regulator-name = "VDD_PEX_1V05";
      regulator-min-microvolt = <1050000>;
      regulator-max-microvolt = <1050000>;
     };
    };
   };
  };
 };

 cpus {
  cpu@0 {
   enable-method = "psci";
  };

  cpu@1 {
   enable-method = "psci";
  };

  cpu@2 {
   enable-method = "psci";
  };

  cpu@3 {
   enable-method = "psci";
  };

  cpu@4 {
   enable-method = "psci";
  };

  cpu@5 {
   enable-method = "psci";
  };
 };

 gpio-keys {
  compatible = "gpio-keys";

  key-power {
   label = "Power";
   gpios = <&gpio_aon ((7 * 8) + 0)
        1>;
   linux,input-type = <0x01>;
   linux,code = <116>;
   debounce-interval = <10>;
   wakeup-event-action = <0x01>;
   wakeup-source;
  };

  key-volume-down {
   label = "Volume Down";
   gpios = <&gpio_aon ((7 * 8) + 2)
        1>;
   linux,input-type = <0x01>;
   linux,code = <114>;
   debounce-interval = <10>;
  };

  key-volume-up {
   label = "Volume Up";
   gpios = <&gpio_aon ((7 * 8) + 1)
        1>;
   linux,input-type = <0x01>;
   linux,code = <115>;
   debounce-interval = <10>;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  status = "okay";
  method = "smc";
 };

 fan: pwm-fan {
  compatible = "pwm-fan";
  pwms = <&pwm4 0 45334>;

  cooling-levels = <0 64 128 255>;
  #cooling-cells = <2>;
 };

 gnd: regulator-gnd {
  compatible = "regulator-fixed";
  regulator-name = "GND";
  regulator-min-microvolt = <0>;
  regulator-max-microvolt = <0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_5v0_sys: regulator-vdd-5v0-sys {
  compatible = "regulator-fixed";
  regulator-name = "VDD_5V0_SYS";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_1v8_ap: regulator-vdd-1v8-ap {
  compatible = "regulator-fixed";
  regulator-name = "VDD_1V8_AP";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  gpio = <&pmic 1 0>;
  enable-active-high;

  vin-supply = <&vdd_1v8>;
 };

 vdd_hdmi: regulator-vdd-hdmi {
  compatible = "regulator-fixed";
  regulator-name = "VDD_5V0_HDMI_CON";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;

  vin-supply = <&vdd_5v0_sys>;
 };

 sound {
  compatible = "nvidia,tegra186-audio-graph-card";
  status = "okay";

  dais =
         <&admaif0_port>, <&admaif1_port>, <&admaif2_port>, <&admaif3_port>,
         <&admaif4_port>, <&admaif5_port>, <&admaif6_port>, <&admaif7_port>,
         <&admaif8_port>, <&admaif9_port>, <&admaif10_port>, <&admaif11_port>,
         <&admaif12_port>, <&admaif13_port>, <&admaif14_port>, <&admaif15_port>,
         <&admaif16_port>, <&admaif17_port>, <&admaif18_port>, <&admaif19_port>,

         <&xbar_i2s1_port>, <&xbar_i2s3_port>,
         <&xbar_dmic1_port>, <&xbar_dmic2_port>,

         <&i2s1_port>, <&i2s3_port>,
         <&dmic1_port>, <&dmic2_port>;

  label = "NVIDIA Jetson TX2 NX APE";
 };

 thermal-zones {
  cpu-thermal {
   polling-delay = <0>;
   polling-delay-passive = <500>;
   status = "okay";

   trips {
    cpu_trip_critical: critical {
     temperature = <96500>;
     hysteresis = <0>;
     type = "critical";
    };

    cpu_trip_hot: hot {
     temperature = <79000>;
     hysteresis = <2000>;
     type = "hot";
    };

    cpu_trip_active: active {
     temperature = <62000>;
     hysteresis = <2000>;
     type = "active";
    };

    cpu_trip_passive: passive {
     temperature = <45000>;
     hysteresis = <2000>;
     type = "passive";
    };
   };

   cooling-maps {
    cpu-critical {
     cooling-device = <&fan 3 3>;
     trip = <&cpu_trip_critical>;
    };

    cpu-hot {
     cooling-device = <&fan 2 2>;
     trip = <&cpu_trip_hot>;
    };

    cpu-active {
     cooling-device = <&fan 1 1>;
     trip = <&cpu_trip_active>;
    };

    cpu-passive {
     cooling-device = <&fan 0 0>;
     trip = <&cpu_trip_passive>;
    };
   };
  };

  aux-thermal {
   polling-delay = <0>;
   polling-delay-passive = <500>;
   status = "okay";

   trips {
    aux_alert0: critical {
     temperature = <90000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  gpu-thermal {
   polling-delay = <0>;
   polling-delay-passive = <500>;
   status = "okay";

   trips {
    gpu_alert0: critical {
     temperature = <99000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};
