Execute     source -notrace -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/AMD/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.167 sec.
INFO-FLOW: Workspace C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls opened at Sun Nov 23 23:45:48 +0100 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.189 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(7)
Execute     add_files C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_HLS.cpp 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_HLS.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=FIR_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(8)
Execute     add_files C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=../../Matlab/FIR_halfband_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.file=../../Matlab/FIR_halfband_HLS.h' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(9)
Execute     add_files C:/HLS-multirate-DSP/Matlab/FIR_halfband_HLS.h 
INFO: [HLS 200-10] Adding design file 'C:/HLS-multirate-DSP/Matlab/FIR_halfband_HLS.h' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=FIR_HLS_TB.cpp' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(10)
Execute     add_files -tb C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_HLS_TB.cpp 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_HLS_TB.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_halfband.res' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_halfband.res' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(11)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_halfband.res 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_halfband.res' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=../../Matlab/TS_HLS_halfband.dat' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.file=../../Matlab/TS_HLS_halfband.dat' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(12)
Execute     add_files -tb C:/HLS-multirate-DSP/Matlab/TS_HLS_halfband.dat 
INFO: [HLS 200-10] Adding test bench file 'C:/HLS-multirate-DSP/Matlab/TS_HLS_halfband.dat' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=FIR_Halfband_v1' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'syn.top=FIR_Halfband_v1' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(13)
Execute     set_top FIR_Halfband_v1 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xck26-sfvc784-2LV-c' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(1)
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/AMD/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/AMD/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 2.301 sec.
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.443 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.ip.display_name=FIR_Halfband_v1' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'package.ip.display_name=FIR_Halfband_v1' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(14)
Execute     config_export -display_name=FIR_Halfband_v1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 2.504 sec.
Execute   apply_ini C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 4.14 seconds; current allocated memory: 272.910 MB.
Execute       set_directive_top FIR_Halfband_v1 -name=FIR_Halfband_v1 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'FIR_HLS.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling FIR_HLS.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang FIR_HLS.cpp -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/AMD/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/clang.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/.systemc_flag -fix-errors C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.793 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/all.directive.json -fix-errors C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.001 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/AMD/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.271 sec.
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/AMD/Vitis/2024.2/common/technology/autopilot -I C:/AMD/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (C:/AMD/Vitis/2024.2/common/technology/autopilot\ap_shift_reg.h:47:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.011 seconds; current allocated memory: 275.789 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.g.bc"  
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_HLS.g.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.0.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command       run_link_or_opt done; 0.124 sec.
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.142 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/AMD/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.178 sec.
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR_Halfband_v1 -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=FIR_Halfband_v1 -reflow-float-conversion -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.844 sec.
Execute       run_link_or_opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/AMD/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR_Halfband_v1 
INFO-FLOW: run_clang exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=FIR_Halfband_v1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/AMD/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=FIR_Halfband_v1 -mllvm -hls-db-dir -mllvm C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/AMD/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c 2> C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,778 Compile/Link C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,778 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 653 Unroll/Inline (step 1) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 653 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 335 Unroll/Inline (step 2) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 335 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 307 Unroll/Inline (step 3) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 307 Unroll/Inline (step 4) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 251 Array/Struct (step 1) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 251 Array/Struct (step 2) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 251 Array/Struct (step 3) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 251 Array/Struct (step 4) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,176 Array/Struct (step 5) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,176 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 986 Performance (step 1) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 986 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 986 Performance (step 2) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 986 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 966 Performance (step 3) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 966 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 966 Performance (step 4) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 966 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 964 HW Transforms (step 1) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 964 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 979 HW Transforms (step 2) C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 979 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 0.979 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_73_2' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:73:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_70_1' is marked as complete unroll implied by the pipeline pragma (FIR_HLS.cpp:70:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_2' (FIR_HLS.cpp:73:19) in function 'FIR_filter' completely with a factor of 3 (FIR_HLS.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_1' (FIR_HLS.cpp:70:19) in function 'FIR_filter' completely with a factor of 4 (FIR_HLS.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_2' (FIR_HLS.cpp:73:19) in function 'FIR_filter' completely with a factor of 5 (FIR_HLS.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_1' (FIR_HLS.cpp:70:19) in function 'FIR_filter' completely with a factor of 6 (FIR_HLS.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_2' (FIR_HLS.cpp:73:19) in function 'FIR_filter' completely with a factor of 123 (FIR_HLS.cpp:63:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_70_1' (FIR_HLS.cpp:70:19) in function 'FIR_filter' completely with a factor of 124 (FIR_HLS.cpp:63:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL21H_filter_FIR_dec_2_21' dimension 1 completely based on constant index. (./../../Matlab/FIR_halfband_HLS.h:30:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZL21H_filter_FIR_int_2_21' dimension 1 completely based on constant index. (./../../Matlab/FIR_halfband_HLS.h:31:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL21H_filter_FIR_dec_1_21' completely based on array size. (./../../Matlab/FIR_halfband_HLS.h:28:0)
INFO: [HLS 214-421] Automatically partitioning small array '_ZL21H_filter_FIR_int_1_21' completely based on array size. (./../../Matlab/FIR_halfband_HLS.h:29:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_kernel' due to pipeline pragma (./../../Matlab/FIR_halfband_HLS.h:27:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_1_21' due to pipeline pragma (./../../Matlab/FIR_halfband_HLS.h:28:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_dec_2_21' due to pipeline pragma (./../../Matlab/FIR_halfband_HLS.h:30:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_1_21' due to pipeline pragma (./../../Matlab/FIR_halfband_HLS.h:29:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'H_filter_FIR_int_2_21' due to pipeline pragma (./../../Matlab/FIR_halfband_HLS.h:31:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_int_2_21': Complete partitioning on dimension 1. (./../../Matlab/FIR_halfband_HLS.h:31:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_int_1_21': Complete partitioning on dimension 1. (./../../Matlab/FIR_halfband_HLS.h:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_dec_2_21': Complete partitioning on dimension 1. (./../../Matlab/FIR_halfband_HLS.h:30:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL21H_filter_FIR_dec_1_21': Complete partitioning on dimension 1. (./../../Matlab/FIR_halfband_HLS.h:28:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL19H_filter_FIR_kernel': Complete partitioning on dimension 1. (./../../Matlab/FIR_halfband_HLS.h:27:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.299 seconds; current allocated memory: 277.980 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 277.980 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top FIR_Halfband_v1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.0.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.219 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 282.586 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.1.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.2.prechk.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.295 seconds; current allocated memory: 284.570 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.g.1.bc to C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.o.1.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.152 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.o.1.tmp.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'FIR_filter' (FIR_HLS.cpp:63:1)...66 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 306.402 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.o.2.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.202 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.o.3.bc -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 327.957 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.077 sec.
Command     elaborate done; 19.422 sec.
Execute     ap_eval exec zip -j C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.207 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'FIR_Halfband_v1' ...
Execute       ap_set_top_model FIR_Halfband_v1 
WARNING: [SYN 201-103] Legalizing function name 'FIR_filter.1' to 'FIR_filter_1'.
WARNING: [SYN 201-103] Legalizing function name 'FIR_filter.2' to 'FIR_filter_2'.
Execute       get_model_list FIR_Halfband_v1 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model FIR_Halfband_v1 
Execute       preproc_iomode -model FIR_filter.2 
Execute       preproc_iomode -model FIR_filter.1 
Execute       preproc_iomode -model FIR_filter 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list FIR_Halfband_v1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: FIR_filter FIR_filter.1 FIR_filter.2 FIR_Halfband_v1
INFO-FLOW: Configuring Module : FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       apply_spec_resource_limit FIR_filter 
INFO-FLOW: Configuring Module : FIR_filter.1 ...
Execute       set_default_model FIR_filter.1 
Execute       apply_spec_resource_limit FIR_filter.1 
INFO-FLOW: Configuring Module : FIR_filter.2 ...
Execute       set_default_model FIR_filter.2 
Execute       apply_spec_resource_limit FIR_filter.2 
INFO-FLOW: Configuring Module : FIR_Halfband_v1 ...
Execute       set_default_model FIR_Halfband_v1 
Execute       apply_spec_resource_limit FIR_Halfband_v1 
INFO-FLOW: Model list for preprocess: FIR_filter FIR_filter.1 FIR_filter.2 FIR_Halfband_v1
INFO-FLOW: Preprocessing Module: FIR_filter ...
Execute       set_default_model FIR_filter 
Execute       cdfg_preprocess -model FIR_filter 
Execute       rtl_gen_preprocess FIR_filter 
INFO-FLOW: Preprocessing Module: FIR_filter.1 ...
Execute       set_default_model FIR_filter.1 
Execute       cdfg_preprocess -model FIR_filter.1 
Execute       rtl_gen_preprocess FIR_filter.1 
INFO-FLOW: Preprocessing Module: FIR_filter.2 ...
Execute       set_default_model FIR_filter.2 
Execute       cdfg_preprocess -model FIR_filter.2 
Execute       rtl_gen_preprocess FIR_filter.2 
INFO-FLOW: Preprocessing Module: FIR_Halfband_v1 ...
Execute       set_default_model FIR_Halfband_v1 
Execute       cdfg_preprocess -model FIR_Halfband_v1 
Execute       rtl_gen_preprocess FIR_Halfband_v1 
INFO-FLOW: Model list for synthesis: FIR_filter FIR_filter.1 FIR_filter.2 FIR_Halfband_v1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter 
Execute       schedule -model FIR_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_52) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_51) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_48) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_45) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_35) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp104) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp100) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp84) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp72) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp64) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp60) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp58) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp50) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp38) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'FIR_filter'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.651 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.998 seconds; current allocated memory: 336.312 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter.sched.adb -f 
Command       db_write done; 0.105 sec.
INFO-FLOW: Finish scheduling FIR_filter.
Execute       set_default_model FIR_filter 
Execute       bind -model FIR_filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 337.508 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter.bind.adb -f 
Command       db_write done; 0.125 sec.
INFO-FLOW: Finish binding FIR_filter.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter.1 
Execute       schedule -model FIR_filter.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=FIR_accu32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln71) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'FIR_filter.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 337.875 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_1.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter.1.
Execute       set_default_model FIR_filter.1 
Execute       bind -model FIR_filter.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 337.910 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_1.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_filter_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_filter.2 
Execute       schedule -model FIR_filter.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=FIR_accu32) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=tmp1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'FIR_filter.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'FIR_filter.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 337.973 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_2.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_filter.2.
Execute       set_default_model FIR_filter.2 
Execute       bind -model FIR_filter.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 337.973 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_2.bind.adb -f 
INFO-FLOW: Finish binding FIR_filter.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FIR_Halfband_v1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FIR_Halfband_v1 
Execute       schedule -model FIR_Halfband_v1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 338.543 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.sched.adb -f 
INFO-FLOW: Finish scheduling FIR_Halfband_v1.
Execute       set_default_model FIR_Halfband_v1 
Execute       bind -model FIR_Halfband_v1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 339.566 MB.
Execute       syn_report -verbosereport -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.bind.adb -f 
INFO-FLOW: Finish binding FIR_Halfband_v1.
Execute       get_model_list FIR_Halfband_v1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess FIR_filter 
Execute       rtl_gen_preprocess FIR_filter.1 
Execute       rtl_gen_preprocess FIR_filter.2 
Execute       rtl_gen_preprocess FIR_Halfband_v1 
INFO-FLOW: Model list for RTL generation: FIR_filter FIR_filter.1 FIR_filter.2 FIR_Halfband_v1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter -top_prefix FIR_Halfband_v1_ -sub_prefix FIR_Halfband_v1_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL19H_filter_FIR_kernel_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FIR_filter' pipeline 'FIR_filter' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_10s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_11s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_12s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_13s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_15ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_8ns_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_9s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'am_addmul_17s_17s_9ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_26s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_27s_27_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10s_27s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11ns_23s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11ns_30s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_11s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12ns_27s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_12s_28s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_13s_30s_30_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_14ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_14s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_5ns_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_6ns_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_7s_26s_26_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_26s_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_8ns_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_27s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9ns_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_19s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_28s_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_9s_29s_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_6ns_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_17s_17s_8s_24s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_18s_8ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter'.
Command       create_rtl_model done; 7.918 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.017 seconds; current allocated memory: 346.582 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/vhdl/FIR_Halfband_v1_FIR_filter 
Execute       gen_rtl FIR_filter -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/verilog/FIR_Halfband_v1_FIR_filter 
Execute       syn_report -csynth -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/FIR_filter_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/FIR_filter_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -model FIR_filter -f -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter.adb 
Command       db_write done; 0.178 sec.
Execute       db_write -model FIR_filter -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter -p C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter.1 -top_prefix FIR_Halfband_v1_ -sub_prefix FIR_Halfband_v1_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_15ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_10ns_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_14s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.542 seconds; current allocated memory: 358.344 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter.1 -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/vhdl/FIR_Halfband_v1_FIR_filter_1 
Execute       gen_rtl FIR_filter.1 -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/verilog/FIR_Halfband_v1_FIR_filter_1 
Execute       syn_report -csynth -model FIR_filter.1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/FIR_filter_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_filter.1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/FIR_filter_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter.1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_filter.1 -f -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_1.adb 
Execute       db_write -model FIR_filter.1 -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter.1 -p C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_filter_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_filter.2 -top_prefix FIR_Halfband_v1_ -sub_prefix FIR_Halfband_v1_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16s_16s_15ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_16s_16s_13s_32s_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_filter_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 358.344 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_filter.2 -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/vhdl/FIR_Halfband_v1_FIR_filter_2 
Execute       gen_rtl FIR_filter.2 -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/verilog/FIR_Halfband_v1_FIR_filter_2 
Execute       syn_report -csynth -model FIR_filter.2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/FIR_filter_2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_filter.2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/FIR_filter_2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_filter.2 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_filter.2 -f -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_2.adb 
Execute       db_write -model FIR_filter.2 -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_filter.2 -p C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FIR_Halfband_v1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model FIR_Halfband_v1 -top_prefix  -sub_prefix FIR_Halfband_v1_ -mg_file C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_Halfband_v1/input_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'FIR_Halfband_v1/output_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'FIR_Halfband_v1' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'mod_value1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y1_phase1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mod_value2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y2_phase1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_2_21_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_2_21_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'y4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_1_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_1_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_dec_1_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_1_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_1_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZL21H_filter_FIR_int_1_21_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FIR_Halfband_v1'.
Command       create_rtl_model done; 0.713 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.899 seconds; current allocated memory: 360.012 MB.
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.rtl_wrap.cfg.tcl 
Execute       gen_rtl FIR_Halfband_v1 -istop -style xilinx -f -lang vhdl -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/vhdl/FIR_Halfband_v1 
Execute       gen_rtl FIR_Halfband_v1 -istop -style xilinx -f -lang vlog -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/verilog/FIR_Halfband_v1 
Execute       syn_report -csynth -model FIR_Halfband_v1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/FIR_Halfband_v1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model FIR_Halfband_v1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/FIR_Halfband_v1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model FIR_Halfband_v1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model FIR_Halfband_v1 -f -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.adb 
Execute       db_write -model FIR_Halfband_v1 -bindview -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info FIR_Halfband_v1 -p C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1 
Execute       export_constraint_db -f -tool general -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.constraint.tcl 
Execute       syn_report -designview -model FIR_Halfband_v1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.design.xml 
Execute       syn_report -csynthDesign -model FIR_Halfband_v1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth.rpt -MHOut C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model FIR_Halfband_v1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model FIR_Halfband_v1 -o C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.protoinst 
Execute       sc_get_clocks FIR_Halfband_v1 
Execute       sc_get_portdomain FIR_Halfband_v1 
INFO-FLOW: Model list for RTL component generation: FIR_filter FIR_filter.1 FIR_filter.2 FIR_Halfband_v1
INFO-FLOW: Handling components in module [FIR_filter] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter.compgen.tcl 
INFO-FLOW: Found component FIR_Halfband_v1_mul_18s_8ns_25_1_1.
INFO-FLOW: Append model FIR_Halfband_v1_mul_18s_8ns_25_1_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1
INFO-FLOW: Found component FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1
INFO-FLOW: Handling components in module [FIR_filter_1] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_1.compgen.tcl 
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1
INFO-FLOW: Handling components in module [FIR_filter_2] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_2.compgen.tcl 
INFO-FLOW: Found component FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1.
INFO-FLOW: Append model FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1
INFO-FLOW: Handling components in module [FIR_Halfband_v1] ... 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.compgen.tcl 
INFO-FLOW: Found component FIR_Halfband_v1_H_dec_1_20_V_SHIFTREG_AUTO_0R0W.
INFO-FLOW: Append model FIR_Halfband_v1_H_dec_1_20_V_SHIFTREG_AUTO_0R0W
INFO-FLOW: Found component FIR_Halfband_v1_H_dec_2_20_V_SHIFTREG_AUTO_0R0W.
INFO-FLOW: Append model FIR_Halfband_v1_H_dec_2_20_V_SHIFTREG_AUTO_0R0W
INFO-FLOW: Found component FIR_Halfband_v1_regslice_both.
INFO-FLOW: Append model FIR_Halfband_v1_regslice_both
INFO-FLOW: Found component FIR_Halfband_v1_regslice_both.
INFO-FLOW: Append model FIR_Halfband_v1_regslice_both
INFO-FLOW: Append model FIR_filter
INFO-FLOW: Append model FIR_filter_1
INFO-FLOW: Append model FIR_filter_2
INFO-FLOW: Append model FIR_Halfband_v1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: FIR_Halfband_v1_mul_18s_8ns_25_1_1 FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1 FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1 FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1 FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1 FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1 FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1 FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1 FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1 FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1 FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1 FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1 FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1 FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1 FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1 FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1 FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1 FIR_Halfband_v1_H_dec_1_20_V_SHIFTREG_AUTO_0R0W FIR_Halfband_v1_H_dec_2_20_V_SHIFTREG_AUTO_0R0W FIR_Halfband_v1_regslice_both FIR_Halfband_v1_regslice_both FIR_filter FIR_filter_1 FIR_filter_2 FIR_Halfband_v1
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model FIR_Halfband_v1_mul_18s_8ns_25_1_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1
INFO-FLOW: To file: write model FIR_Halfband_v1_H_dec_1_20_V_SHIFTREG_AUTO_0R0W
INFO-FLOW: To file: write model FIR_Halfband_v1_H_dec_2_20_V_SHIFTREG_AUTO_0R0W
INFO-FLOW: To file: write model FIR_Halfband_v1_regslice_both
INFO-FLOW: To file: write model FIR_Halfband_v1_regslice_both
INFO-FLOW: To file: write model FIR_filter
INFO-FLOW: To file: write model FIR_filter_1
INFO-FLOW: To file: write model FIR_filter_2
INFO-FLOW: To file: write model FIR_Halfband_v1
INFO-FLOW: Generating C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/global.setting.tcl
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/AMD/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/AMD/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/AMD/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.102 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/vhdl' dstVlogDir='C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/vlog' tclDir='C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db' modelList='FIR_Halfband_v1_mul_18s_8ns_25_1_1
FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1
FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1
FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1
FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1
FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1
FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1
FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1
FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1
FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1
FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1
FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1
FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1
FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1
FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1
FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1
FIR_Halfband_v1_H_dec_1_20_V_SHIFTREG_AUTO_0R0W
FIR_Halfband_v1_H_dec_2_20_V_SHIFTREG_AUTO_0R0W
FIR_Halfband_v1_regslice_both
FIR_Halfband_v1_regslice_both
FIR_filter
FIR_filter_1
FIR_filter_2
FIR_Halfband_v1
' expOnly='0'
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_1.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_2.compgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.574 seconds; current allocated memory: 364.891 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='FIR_Halfband_v1_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='FIR_Halfband_v1_mul_18s_8ns_25_1_1
FIR_Halfband_v1_am_addmul_17s_17s_9ns_27_4_1
FIR_Halfband_v1_ama_addmuladd_17s_17s_6ns_25s_25_4_1
FIR_Halfband_v1_ama_addmuladd_17s_17s_8s_24s_25_4_1
FIR_Halfband_v1_am_addmul_16s_16s_15ns_32_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_30s_30_4_1
FIR_Halfband_v1_am_addmul_16s_16s_13s_30_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_12ns_27s_29_4_1
FIR_Halfband_v1_am_addmul_16s_16s_12s_29_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_23s_28_4_1
FIR_Halfband_v1_am_addmul_16s_16s_11ns_28_4_1
FIR_Halfband_v1_am_addmul_16s_16s_11s_28_4_1
FIR_Halfband_v1_am_addmul_16s_16s_10ns_28_4_1
FIR_Halfband_v1_am_addmul_16s_16s_10s_27_4_1
FIR_Halfband_v1_am_addmul_16s_16s_10ns_27_4_1
FIR_Halfband_v1_am_addmul_16s_16s_9ns_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_26_4_1
FIR_Halfband_v1_am_addmul_16s_16s_9ns_26_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_7s_26s_26_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_19s_25_4_1
FIR_Halfband_v1_am_addmul_16s_16s_8ns_25_4_1
FIR_Halfband_v1_am_addmul_16s_16s_9s_26_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_25s_25_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_6ns_24s_24_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_26s_26_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_14s_32s_32_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_11ns_30s_30_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_29s_29_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_29s_29_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_7ns_28s_28_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_9s_28s_28_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_28s_28_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_11s_27s_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_9ns_27s_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_27s_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_26s_27_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_5ns_25s_25_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_8ns_26s_26_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_14ns_32s_32_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_12s_28s_29_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_10s_27s_28_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_10ns_32s_32_4_1
FIR_Halfband_v1_ama_addmuladd_16s_16s_13s_32s_32_4_1
FIR_Halfband_v1_H_dec_1_20_V_SHIFTREG_AUTO_0R0W
FIR_Halfband_v1_H_dec_2_20_V_SHIFTREG_AUTO_0R0W
FIR_Halfband_v1_regslice_both
FIR_Halfband_v1_regslice_both
FIR_filter
FIR_filter_1
FIR_filter_2
FIR_Halfband_v1
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.rtl_wrap.cfg.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.compgen.dataonly.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_1.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_filter_2.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.tbgen.tcl 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/FIR_Halfband_v1.constraint.tcl 
Execute       sc_get_clocks FIR_Halfband_v1 
Execute       source C:/HLS-multirate-DSP/HLS_Multirate/FIR_Halfband_v1/FIR_Halfband_v1/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST FIR_Halfband_v1 MODULE2INSTS {FIR_Halfband_v1 FIR_Halfband_v1 FIR_filter_1 {grp_FIR_filter_1_fu_411 grp_FIR_filter_1_fu_421} FIR_filter_2 {grp_FIR_filter_2_fu_431 grp_FIR_filter_2_fu_440} FIR_filter grp_FIR_filter_fu_448} INST2MODULE {FIR_Halfband_v1 FIR_Halfband_v1 grp_FIR_filter_1_fu_411 FIR_filter_1 grp_FIR_filter_1_fu_421 FIR_filter_1 grp_FIR_filter_2_fu_431 FIR_filter_2 grp_FIR_filter_2_fu_440 FIR_filter_2 grp_FIR_filter_fu_448 FIR_filter} INSTDATA {FIR_Halfband_v1 {DEPTH 1 CHILDREN {grp_FIR_filter_1_fu_411 grp_FIR_filter_1_fu_421 grp_FIR_filter_2_fu_431 grp_FIR_filter_2_fu_440 grp_FIR_filter_fu_448}} grp_FIR_filter_1_fu_411 {DEPTH 2 CHILDREN {}} grp_FIR_filter_1_fu_421 {DEPTH 2 CHILDREN {}} grp_FIR_filter_2_fu_431 {DEPTH 2 CHILDREN {}} grp_FIR_filter_2_fu_440 {DEPTH 2 CHILDREN {}} grp_FIR_filter_fu_448 {DEPTH 2 CHILDREN {}}} MODULEDATA {FIR_filter {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_1226_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp93_fu_1236_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_17s_17s_9ns_27_4_1_U2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_17s_17s_9ns_27_4_1_U2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp2_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_17s_17s_9ns_27_4_1_U2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp5_fu_1246_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_18s_8ns_25_1_1_U1 SOURCE FIR_HLS.cpp:71 VARIABLE tmp8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp125_fu_1268_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp126_fu_1278_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 SOURCE FIR_HLS.cpp:71 VARIABLE tmp11 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 SOURCE FIR_HLS.cpp:71 VARIABLE tmp11_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 SOURCE FIR_HLS.cpp:71 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp127_fu_1288_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp128_fu_1298_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 SOURCE FIR_HLS.cpp:71 VARIABLE tmp15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 SOURCE FIR_HLS.cpp:71 VARIABLE tmp15_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 SOURCE FIR_HLS.cpp:71 VARIABLE tmp16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_1_U5 SOURCE FIR_HLS.cpp:71 VARIABLE tmp17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_1_U5 SOURCE FIR_HLS.cpp:71 VARIABLE tmp17_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_1_U5 SOURCE FIR_HLS.cpp:71 VARIABLE tmp18 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 SOURCE FIR_HLS.cpp:71 VARIABLE tmp19 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 SOURCE FIR_HLS.cpp:71 VARIABLE tmp19_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 SOURCE FIR_HLS.cpp:71 VARIABLE tmp20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 SOURCE FIR_HLS.cpp:71 VARIABLE tmp21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 SOURCE FIR_HLS.cpp:71 VARIABLE tmp21_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 SOURCE FIR_HLS.cpp:71 VARIABLE tmp22 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 SOURCE FIR_HLS.cpp:71 VARIABLE tmp22_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 SOURCE FIR_HLS.cpp:71 VARIABLE tmp23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 SOURCE FIR_HLS.cpp:71 VARIABLE tmp23_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 SOURCE FIR_HLS.cpp:71 VARIABLE tmp24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp25_fu_1308_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_2953_p3 SOURCE FIR_HLS.cpp:71 VARIABLE tmp26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 SOURCE FIR_HLS.cpp:71 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 SOURCE FIR_HLS.cpp:71 VARIABLE tmp27_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 SOURCE FIR_HLS.cpp:71 VARIABLE tmp28 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 SOURCE FIR_HLS.cpp:71 VARIABLE tmp28_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_13s_30_4_1_U7 SOURCE FIR_HLS.cpp:71 VARIABLE tmp29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_13s_30_4_1_U7 SOURCE FIR_HLS.cpp:71 VARIABLE tmp29_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_13s_30_4_1_U7 SOURCE FIR_HLS.cpp:71 VARIABLE tmp30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 SOURCE FIR_HLS.cpp:71 VARIABLE tmp31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 SOURCE FIR_HLS.cpp:71 VARIABLE tmp31_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 SOURCE FIR_HLS.cpp:71 VARIABLE tmp32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 SOURCE FIR_HLS.cpp:71 VARIABLE tmp32_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 SOURCE FIR_HLS.cpp:71 VARIABLE tmp33 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 SOURCE FIR_HLS.cpp:71 VARIABLE tmp33_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 SOURCE FIR_HLS.cpp:71 VARIABLE tmp34 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp35_fu_1314_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp36_fu_2371_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U9 SOURCE FIR_HLS.cpp:71 VARIABLE tmp37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U9 SOURCE FIR_HLS.cpp:71 VARIABLE tmp37_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_12s_29_4_1_U9 SOURCE FIR_HLS.cpp:71 VARIABLE tmp38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 SOURCE FIR_HLS.cpp:71 VARIABLE tmp39 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 SOURCE FIR_HLS.cpp:71 VARIABLE tmp39_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 SOURCE FIR_HLS.cpp:71 VARIABLE tmp40 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 SOURCE FIR_HLS.cpp:71 VARIABLE tmp40_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 SOURCE FIR_HLS.cpp:71 VARIABLE tmp41 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 SOURCE FIR_HLS.cpp:71 VARIABLE tmp41_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 SOURCE FIR_HLS.cpp:71 VARIABLE tmp42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp43_fu_1320_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp44_fu_2403_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 SOURCE FIR_HLS.cpp:71 VARIABLE tmp45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 SOURCE FIR_HLS.cpp:71 VARIABLE tmp45_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 SOURCE FIR_HLS.cpp:71 VARIABLE tmp46 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 SOURCE FIR_HLS.cpp:71 VARIABLE tmp47 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 SOURCE FIR_HLS.cpp:71 VARIABLE tmp47_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 SOURCE FIR_HLS.cpp:71 VARIABLE tmp48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 SOURCE FIR_HLS.cpp:71 VARIABLE tmp48_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_11ns_28_4_1_U11 SOURCE FIR_HLS.cpp:71 VARIABLE tmp49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_11ns_28_4_1_U11 SOURCE FIR_HLS.cpp:71 VARIABLE tmp49_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_11ns_28_4_1_U11 SOURCE FIR_HLS.cpp:71 VARIABLE tmp50 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 SOURCE FIR_HLS.cpp:71 VARIABLE tmp51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 SOURCE FIR_HLS.cpp:71 VARIABLE tmp51_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 SOURCE FIR_HLS.cpp:71 VARIABLE tmp52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 SOURCE FIR_HLS.cpp:71 VARIABLE tmp52_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U12 SOURCE FIR_HLS.cpp:71 VARIABLE tmp53 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U12 SOURCE FIR_HLS.cpp:71 VARIABLE tmp53_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_11s_28_4_1_U12 SOURCE FIR_HLS.cpp:71 VARIABLE tmp54 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 SOURCE FIR_HLS.cpp:71 VARIABLE tmp55 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 SOURCE FIR_HLS.cpp:71 VARIABLE tmp55_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 SOURCE FIR_HLS.cpp:71 VARIABLE tmp56 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 SOURCE FIR_HLS.cpp:71 VARIABLE tmp56_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_28_4_1_U13 SOURCE FIR_HLS.cpp:71 VARIABLE tmp57 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_28_4_1_U13 SOURCE FIR_HLS.cpp:71 VARIABLE tmp57_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_28_4_1_U13 SOURCE FIR_HLS.cpp:71 VARIABLE tmp58 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U14 SOURCE FIR_HLS.cpp:71 VARIABLE tmp59 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U14 SOURCE FIR_HLS.cpp:71 VARIABLE tmp59_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U14 SOURCE FIR_HLS.cpp:71 VARIABLE tmp60 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 SOURCE FIR_HLS.cpp:71 VARIABLE tmp61 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 SOURCE FIR_HLS.cpp:71 VARIABLE tmp61_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 SOURCE FIR_HLS.cpp:71 VARIABLE tmp62 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_27_4_1_U15 SOURCE FIR_HLS.cpp:71 VARIABLE tmp63 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_27_4_1_U15 SOURCE FIR_HLS.cpp:71 VARIABLE tmp63_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_10ns_27_4_1_U15 SOURCE FIR_HLS.cpp:71 VARIABLE tmp64 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 SOURCE FIR_HLS.cpp:71 VARIABLE tmp65 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 SOURCE FIR_HLS.cpp:71 VARIABLE tmp65_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 SOURCE FIR_HLS.cpp:71 VARIABLE tmp66 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U16 SOURCE FIR_HLS.cpp:71 VARIABLE tmp67 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U16 SOURCE FIR_HLS.cpp:71 VARIABLE tmp67_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_10s_27_4_1_U16 SOURCE FIR_HLS.cpp:71 VARIABLE tmp68 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 SOURCE FIR_HLS.cpp:71 VARIABLE tmp69 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 SOURCE FIR_HLS.cpp:71 VARIABLE tmp69_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 SOURCE FIR_HLS.cpp:71 VARIABLE tmp70 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U17 SOURCE FIR_HLS.cpp:71 VARIABLE tmp71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U17 SOURCE FIR_HLS.cpp:71 VARIABLE tmp71_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_27_4_1_U17 SOURCE FIR_HLS.cpp:71 VARIABLE tmp72 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 SOURCE FIR_HLS.cpp:71 VARIABLE tmp73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 SOURCE FIR_HLS.cpp:71 VARIABLE tmp73_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 SOURCE FIR_HLS.cpp:71 VARIABLE tmp74 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 SOURCE FIR_HLS.cpp:71 VARIABLE tmp75 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 SOURCE FIR_HLS.cpp:71 VARIABLE tmp75_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 SOURCE FIR_HLS.cpp:71 VARIABLE tmp76 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 SOURCE FIR_HLS.cpp:71 VARIABLE tmp76_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 SOURCE FIR_HLS.cpp:71 VARIABLE tmp77 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 SOURCE FIR_HLS.cpp:71 VARIABLE tmp77_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 SOURCE FIR_HLS.cpp:71 VARIABLE tmp78 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 SOURCE FIR_HLS.cpp:71 VARIABLE tmp78_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 SOURCE FIR_HLS.cpp:71 VARIABLE tmp79 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 SOURCE FIR_HLS.cpp:71 VARIABLE tmp79_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 SOURCE FIR_HLS.cpp:71 VARIABLE tmp80 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp81_fu_1326_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_26_4_1_U19 SOURCE FIR_HLS.cpp:71 VARIABLE tmp83 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_26_4_1_U19 SOURCE FIR_HLS.cpp:71 VARIABLE tmp83_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_9ns_26_4_1_U19 SOURCE FIR_HLS.cpp:71 VARIABLE tmp84 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 SOURCE FIR_HLS.cpp:71 VARIABLE tmp85 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 SOURCE FIR_HLS.cpp:71 VARIABLE tmp85_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 SOURCE FIR_HLS.cpp:71 VARIABLE tmp86 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 SOURCE FIR_HLS.cpp:71 VARIABLE tmp86_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 SOURCE FIR_HLS.cpp:71 VARIABLE tmp87 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 SOURCE FIR_HLS.cpp:71 VARIABLE tmp87_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 SOURCE FIR_HLS.cpp:71 VARIABLE tmp88 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 SOURCE FIR_HLS.cpp:71 VARIABLE tmp89 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 SOURCE FIR_HLS.cpp:71 VARIABLE tmp89_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 SOURCE FIR_HLS.cpp:71 VARIABLE tmp90 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 SOURCE FIR_HLS.cpp:71 VARIABLE tmp90_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp91_fu_1332_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_3073_p3 SOURCE FIR_HLS.cpp:71 VARIABLE tmp92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp931_fu_1346_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp931 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 SOURCE FIR_HLS.cpp:71 VARIABLE tmp95 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 SOURCE FIR_HLS.cpp:71 VARIABLE tmp95_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 SOURCE FIR_HLS.cpp:71 VARIABLE tmp96 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 SOURCE FIR_HLS.cpp:71 VARIABLE tmp97 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 SOURCE FIR_HLS.cpp:71 VARIABLE tmp97_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 SOURCE FIR_HLS.cpp:71 VARIABLE tmp98 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 SOURCE FIR_HLS.cpp:71 VARIABLE tmp98_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_25_4_1_U22 SOURCE FIR_HLS.cpp:71 VARIABLE tmp99 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_25_4_1_U22 SOURCE FIR_HLS.cpp:71 VARIABLE tmp99_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_8ns_25_4_1_U22 SOURCE FIR_HLS.cpp:71 VARIABLE tmp100 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 SOURCE FIR_HLS.cpp:71 VARIABLE tmp101 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 SOURCE FIR_HLS.cpp:71 VARIABLE tmp101_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 SOURCE FIR_HLS.cpp:71 VARIABLE tmp102 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 SOURCE FIR_HLS.cpp:71 VARIABLE tmp102_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U23 SOURCE FIR_HLS.cpp:71 VARIABLE tmp103 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U23 SOURCE FIR_HLS.cpp:71 VARIABLE tmp103_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_9s_26_4_1_U23 SOURCE FIR_HLS.cpp:71 VARIABLE tmp104 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 SOURCE FIR_HLS.cpp:71 VARIABLE tmp105 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 SOURCE FIR_HLS.cpp:71 VARIABLE tmp105_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 SOURCE FIR_HLS.cpp:71 VARIABLE tmp106 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp107_fu_1352_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp108_fu_1382_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp109_fu_1388_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 SOURCE FIR_HLS.cpp:71 VARIABLE tmp111 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 SOURCE FIR_HLS.cpp:71 VARIABLE tmp111_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 SOURCE FIR_HLS.cpp:71 VARIABLE tmp112 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp113_fu_1424_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp115_fu_1430_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp116_fu_2542_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp117_fu_1436_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3121_p3 SOURCE FIR_HLS.cpp:71 VARIABLE tmp118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 SOURCE FIR_HLS.cpp:71 VARIABLE tmp119 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 SOURCE FIR_HLS.cpp:71 VARIABLE tmp119_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 SOURCE FIR_HLS.cpp:71 VARIABLE tmp120 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp121_fu_1442_p2 SOURCE FIR_HLS.cpp:71 VARIABLE tmp121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_3132_p3 SOURCE FIR_HLS.cpp:71 VARIABLE tmp122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 SOURCE FIR_HLS.cpp:71 VARIABLE tmp123 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 SOURCE FIR_HLS.cpp:71 VARIABLE tmp123_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 SOURCE FIR_HLS.cpp:71 VARIABLE tmp124 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 SOURCE FIR_HLS.cpp:71 VARIABLE sext_ln71_126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_1_U27 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14ns_32s_32_4_1_U43 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13s_30s_30_4_1_U6 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_30s_30_4_1_U28 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_5_fu_2663_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12ns_27s_29_4_1_U8 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_29s_29_4_1_U29 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_8 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_29s_29_4_1_U30 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_9 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11ns_23s_28_4_1_U10 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_10 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_11_fu_2675_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_12_fu_2684_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_28s_28_4_1_U31 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_14 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_12s_28s_29_4_1_U44 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_15 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_28s_28_4_1_U32 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_16 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_28s_28_4_1_U33 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_18_fu_2699_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_19_fu_2806_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_11s_27s_27_4_1_U34 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_20 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U35 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_21 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_22_fu_2711_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9ns_27s_27_4_1_U36 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_23 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_27_4_1_U37 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_24 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_25_fu_2727_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_26_fu_2737_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_27_fu_2819_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_27s_27_4_1_U38 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_29 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_27s_28_4_1_U45 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_30 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_26_4_1_U18 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_31 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U39 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_33_fu_2752_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_26s_26_4_1_U20 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_35 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10s_26s_27_4_1_U40 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_36 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_9s_19s_25_4_1_U21 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_37 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_5ns_25s_25_4_1_U41 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_38 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_39_fu_2767_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_40_fu_2777_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_8ns_26s_26_4_1_U42 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_42 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7s_26s_26_4_1_U46 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_43 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_25s_25_4_1_U24 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_45 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_46_fu_2617_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_47_fu_2866_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_6ns_25s_25_4_1_U3 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_48 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_17s_17s_8s_24s_25_4_1_U4 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_49 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_50_fu_2629_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_6ns_24s_24_4_1_U25 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_51 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_7ns_26s_26_4_1_U26 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_52 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_53_fu_2642_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_54_fu_2651_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_55_fu_2879_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_56_fu_2889_p2 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 46 BRAM 0 URAM 0}} FIR_filter_1 {BINDINFO {{BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_1_U90 SOURCE FIR_HLS.cpp:71 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_1_U90 SOURCE FIR_HLS.cpp:71 VARIABLE tmp_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_1_U90 SOURCE FIR_HLS.cpp:71 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 SOURCE FIR_HLS.cpp:71 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 SOURCE FIR_HLS.cpp:71 VARIABLE tmp2_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 SOURCE FIR_HLS.cpp:71 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 SOURCE FIR_HLS.cpp:71 VARIABLE tmp3_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 SOURCE FIR_HLS.cpp:63 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 SOURCE FIR_HLS.cpp:63 VARIABLE tmp4_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 SOURCE FIR_HLS.cpp:63 VARIABLE tmp5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 SOURCE FIR_HLS.cpp:71 VARIABLE sext_ln71_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_10ns_32s_32_4_1_U91 SOURCE FIR_HLS.cpp:71 VARIABLE add_ln71 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_14s_32s_32_4_1_U92 SOURCE FIR_HLS.cpp:71 VARIABLE FIR_accu32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} FIR_filter_2 {BINDINFO {{BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_1_U100 SOURCE FIR_HLS.cpp:71 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_1_U100 SOURCE FIR_HLS.cpp:71 VARIABLE tmp_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_16s_16s_15ns_32_4_1_U100 SOURCE FIR_HLS.cpp:71 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 SOURCE FIR_HLS.cpp:63 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 SOURCE FIR_HLS.cpp:63 VARIABLE tmp2_cast LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 SOURCE FIR_HLS.cpp:63 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 SOURCE FIR_HLS.cpp:71 VARIABLE sext_ln71_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_16s_16s_13s_32s_32_4_1_U101 SOURCE FIR_HLS.cpp:71 VARIABLE FIR_accu32 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} FIR_Halfband_v1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_fu_725_p2 SOURCE FIR_HLS.cpp:29 VARIABLE sub_ln29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln29_1_fu_751_p2 SOURCE FIR_HLS.cpp:29 VARIABLE sub_ln29_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln29_fu_757_p3 SOURCE FIR_HLS.cpp:29 VARIABLE select_ln29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_FIR_filter_1_fu_411_FIR_delays_write SOURCE FIR_HLS.cpp:29 VARIABLE add_ln29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_fu_895_p2 SOURCE FIR_HLS.cpp:35 VARIABLE sub_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln35_1_fu_921_p2 SOURCE FIR_HLS.cpp:35 VARIABLE sub_ln35_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln35_fu_927_p3 SOURCE FIR_HLS.cpp:35 VARIABLE select_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_FIR_filter_fu_448_x_n SOURCE FIR_HLS.cpp:35 VARIABLE add_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME H_dec_1_20_V_U SOURCE {} VARIABLE H_dec_1_20_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME H_dec_2_20_V_U SOURCE {} VARIABLE H_dec_2_20_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME H_int_2_20_V_U SOURCE {} VARIABLE H_int_2_20_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME H_int_1_20_V_U SOURCE {} VARIABLE H_int_1_20_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {16 2 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 56 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.796 seconds; current allocated memory: 370.121 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FIR_Halfband_v1.
INFO: [VLOG 209-307] Generating Verilog RTL for FIR_Halfband_v1.
Execute       syn_report -model FIR_Halfband_v1 -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 148.46 MHz
Command     autosyn done; 16.899 sec.
Command   csynth_design done; 36.652 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
