$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module parallel_to_serial_testbench $end
  $var wire 1 - clk $end
  $var wire 1 # rst_n $end
  $var wire 1 $ load $end
  $var wire 8 % parallel_in [7:0] $end
  $var wire 1 ) serial_out $end
  $var wire 1 * done $end
  $scope module DUT $end
   $var wire 1 - clk $end
   $var wire 1 # rst_n $end
   $var wire 1 $ load $end
   $var wire 8 % parallel_in [7:0] $end
   $var wire 1 ) serial_out $end
   $var wire 1 * done $end
   $var wire 8 + shift_reg [7:0] $end
   $var wire 3 , count [2:0] $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 & i [31:0] $end
  $upscope $end
  $scope module unnamedblk2 $end
   $var wire 32 ' i [31:0] $end
  $upscope $end
  $scope module unnamedblk3 $end
   $var wire 32 ( i [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00000000 %
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
0)
0*
b00000000 +
b000 ,
0-
#5
1-
#10
1#
0-
#15
b001 ,
1-
#20
1$
b10101010 %
0-
#25
1)
b10101010 +
b000 ,
1-
#30
0$
0-
#35
0)
b01010100 +
b001 ,
1-
#40
b00000000000000000000000000000001 &
0-
#45
1)
b10101000 +
b010 ,
1-
#50
b00000000000000000000000000000010 &
0-
#55
0)
b01010000 +
b011 ,
1-
#60
b00000000000000000000000000000011 &
0-
#65
1)
b10100000 +
b100 ,
1-
#70
b00000000000000000000000000000100 &
0-
#75
0)
b01000000 +
b101 ,
1-
#80
b00000000000000000000000000000101 &
0-
#85
1)
b10000000 +
b110 ,
1-
#90
b00000000000000000000000000000110 &
0-
#95
0)
1*
b00000000 +
b111 ,
1-
#100
b00000000000000000000000000000111 &
0-
#105
1-
#110
b00000000000000000000000000001000 &
0-
#115
1-
#120
1$
b11110000 %
0-
#125
1)
0*
b11110000 +
b000 ,
1-
#130
0$
0-
#135
b11100000 +
b001 ,
1-
#140
b00000000000000000000000000000001 '
0-
#145
b11000000 +
b010 ,
1-
#150
b00000000000000000000000000000010 '
0-
#155
b10000000 +
b011 ,
1-
#160
b00000000000000000000000000000011 '
0-
#165
0)
b00000000 +
b100 ,
1-
#170
b00000000000000000000000000000100 '
0-
#175
b101 ,
1-
#180
b00000000000000000000000000000101 '
0-
#185
b110 ,
1-
#190
b00000000000000000000000000000110 '
0-
#195
1*
b111 ,
1-
#200
b00000000000000000000000000000111 '
0-
#205
1-
#210
b00000000000000000000000000001000 '
0-
#215
1-
#220
1$
b01010101 %
0-
#225
0*
b01010101 +
b000 ,
1-
#230
0$
0-
#235
1)
b10101010 +
b001 ,
1-
#240
0-
#245
0)
b01010100 +
b010 ,
1-
#250
1$
b00110011 %
0-
#255
b00110011 +
b000 ,
1-
#260
0$
0-
#265
b01100110 +
b001 ,
1-
#270
b00000000000000000000000000000001 (
0-
#275
1)
b11001100 +
b010 ,
1-
#280
b00000000000000000000000000000010 (
0-
#285
b10011000 +
b011 ,
1-
#290
b00000000000000000000000000000011 (
0-
#295
0)
b00110000 +
b100 ,
1-
#300
b00000000000000000000000000000100 (
0-
#305
b01100000 +
b101 ,
1-
#310
b00000000000000000000000000000101 (
0-
#315
1)
b11000000 +
b110 ,
1-
#320
b00000000000000000000000000000110 (
0-
#325
1*
b10000000 +
b111 ,
1-
#330
b00000000000000000000000000000111 (
0-
#335
1-
#340
1$
b11000011 %
b00000000000000000000000000001000 (
0-
#345
0*
b11000011 +
b000 ,
1-
#350
0$
0-
#355
b10000110 +
b001 ,
1-
#360
0-
#365
0)
b00001100 +
b010 ,
1-
#370
0-
#375
b00011000 +
b011 ,
1-
#380
0#
b00000000 +
b000 ,
0-
#385
1-
#390
1#
0-
#395
b001 ,
1-
#400
0-
#405
b010 ,
1-
#410
0-
#415
b011 ,
1-
#420
0-
