

================================================================
== Vivado HLS Report for 'StreamSwitch'
================================================================
* Date:           Wed Dec 19 22:11:48 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        StreamSwitchNexys
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.816|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+----------+
    |    Latency    |    Interval   | Pipeline |
    | min |   max   | min |   max   |   Type   |
    +-----+---------+-----+---------+----------+
    |    5|  2081164|    4|  2081164| dataflow |
    +-----+---------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+-----+---------+-----+---------+---------+
        |                 |              |    Latency    |    Interval   | Pipeline|
        |     Instance    |    Module    | min |   max   | min |   max   |   Type  |
        +-----------------+--------------+-----+---------+-----+---------+---------+
        |AXIvideo2Mat_U0  |AXIvideo2Mat  |    3|  2081163|    3|  2081163|   none  |
        |Mat2AXIvideo_U0  |Mat2AXIvideo  |    1|  2077921|    1|  2077921|   none  |
        |Block_proc_U0    |Block_proc    |    0|        0|    0|        0|   none  |
        +-----------------+--------------+-----+---------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        0|      -|      35|     142|
|Instance         |        -|      -|     628|    1063|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     663|    1207|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+-------+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------+--------------+---------+-------+-----+-----+
    |AXIvideo2Mat_U0  |AXIvideo2Mat  |        0|      0|  345|  547|
    |Block_proc_U0    |Block_proc    |        0|      0|    2|   29|
    |Mat2AXIvideo_U0  |Mat2AXIvideo  |        0|      0|  281|  487|
    +-----------------+--------------+---------+-------+-----+-----+
    |Total            |              |        0|      0|  628| 1063|
    +-----------------+--------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+------+-----+---------+
    |img_0_cols_V_c5_U      |        0|  5|  22|     2|   12|       24|
    |img_0_cols_V_c_U       |        0|  5|  22|     2|   12|       24|
    |img_0_data_stream_0_U  |        0|  5|  18|     2|    8|       16|
    |img_0_data_stream_1_U  |        0|  5|  18|     2|    8|       16|
    |img_0_data_stream_2_U  |        0|  5|  18|     2|    8|       16|
    |img_0_rows_V_c4_U      |        0|  5|  22|     2|   12|       24|
    |img_0_rows_V_c_U       |        0|  5|  22|     2|   12|       24|
    +-----------------------+---------+---+----+------+-----+---------+
    |Total                  |        0| 35| 142|    14|   72|      144|
    +-----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|INPUT_STREAM1_TDATA   |  in |   24|    axis    | INPUT_STREAM1_V_data_V |    pointer   |
|INPUT_STREAM1_TKEEP   |  in |    3|    axis    | INPUT_STREAM1_V_keep_V |    pointer   |
|INPUT_STREAM1_TSTRB   |  in |    3|    axis    | INPUT_STREAM1_V_strb_V |    pointer   |
|INPUT_STREAM1_TUSER   |  in |    1|    axis    | INPUT_STREAM1_V_user_V |    pointer   |
|INPUT_STREAM1_TLAST   |  in |    1|    axis    | INPUT_STREAM1_V_last_V |    pointer   |
|INPUT_STREAM1_TID     |  in |    1|    axis    |  INPUT_STREAM1_V_id_V  |    pointer   |
|INPUT_STREAM1_TDEST   |  in |    1|    axis    | INPUT_STREAM1_V_dest_V |    pointer   |
|INPUT_STREAM1_TVALID  |  in |    1|    axis    | INPUT_STREAM1_V_dest_V |    pointer   |
|INPUT_STREAM1_TREADY  | out |    1|    axis    | INPUT_STREAM1_V_dest_V |    pointer   |
|INPUT_STREAM2_TDATA   |  in |   24|    axis    | INPUT_STREAM2_V_data_V |    pointer   |
|INPUT_STREAM2_TKEEP   |  in |    3|    axis    | INPUT_STREAM2_V_keep_V |    pointer   |
|INPUT_STREAM2_TSTRB   |  in |    3|    axis    | INPUT_STREAM2_V_strb_V |    pointer   |
|INPUT_STREAM2_TUSER   |  in |    1|    axis    | INPUT_STREAM2_V_user_V |    pointer   |
|INPUT_STREAM2_TLAST   |  in |    1|    axis    | INPUT_STREAM2_V_last_V |    pointer   |
|INPUT_STREAM2_TID     |  in |    1|    axis    |  INPUT_STREAM2_V_id_V  |    pointer   |
|INPUT_STREAM2_TDEST   |  in |    1|    axis    | INPUT_STREAM2_V_dest_V |    pointer   |
|OUTPUT_STREAM_TDATA   | out |   24|    axis    | OUTPUT_STREAM_V_data_V |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    3|    axis    | OUTPUT_STREAM_V_keep_V |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    3|    axis    | OUTPUT_STREAM_V_strb_V |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    1|    axis    | OUTPUT_STREAM_V_user_V |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|    axis    | OUTPUT_STREAM_V_last_V |    pointer   |
|OUTPUT_STREAM_TID     | out |    1|    axis    |  OUTPUT_STREAM_V_id_V  |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|    axis    | OUTPUT_STREAM_V_dest_V |    pointer   |
|Selection_V           |  in |    1|   ap_none  |       Selection_V      |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |      StreamSwitch      | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |      StreamSwitch      | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      StreamSwitch      | return value |
|ap_done               | out |    1| ap_ctrl_hs |      StreamSwitch      | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      StreamSwitch      | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      StreamSwitch      | return value |
+----------------------+-----+-----+------------+------------------------+--------------+

